
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Sun Oct  8 15:07:38 2023
| Design       : lcd_rgb_colorbar
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared         36           1  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    116.2520 MHz        20.0000         8.6020         11.398
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     11.398       0.000              0            127
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.343       0.000              0            127
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             36
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.349       0.000              0            127
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.269       0.000              0            127
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0             36
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.219
  Launch Clock Delay      :  4.535
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       2.129       4.535         ntclkbufg_0      
 CLMS_22_129/CLK                                                           r       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_129/Q0                    tco                   0.289       4.824 r       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.697       5.521         lcd_id[14]       
 CLMA_26_141/Y0                    td                    0.210       5.731 r       u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.714       6.445         u_clk_div/_N397  
 CLMS_22_117/Y0                    td                    0.210       6.655 r       u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.263       6.918         u_clk_div/_N485_2
 CLMS_22_121/Y0                    td                    0.285       7.203 r       u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=29)       0.562       7.765         h_disp[9]        
 CLMA_26_129/Y0                    td                    0.210       7.975 r       u_lcd_driver/h_back_or[0]/gateop_perm/Z
                                   net (fanout=8)        0.466       8.441         u_lcd_driver/h_back [3]
 CLMA_14_133/COUT                  td                    0.502       8.943 r       u_lcd_driver/N98_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.943         u_lcd_driver/_N214
 CLMA_14_137/Y1                    td                    0.498       9.441 r       u_lcd_driver/N98_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.752      10.193         u_lcd_driver/N98 [6]
                                   td                    0.477      10.670 f       u_lcd_driver/N106_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.670         u_lcd_driver/_N225
 CLMA_22_156/Y3                    td                    0.501      11.171 r       u_lcd_driver/N106_2_7/gateop_A2/Y1
                                   net (fanout=1)        0.581      11.752         u_lcd_driver/N106 [9]
 CLMA_22_168/Y1                    td                    0.685      12.437 r       u_lcd_driver/N107.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.441      12.878         u_lcd_driver/N107
 CLMA_22_176/C1                                                            r       u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  12.878         Logic Levels: 8  
                                                                                   Logic: 3.867ns(46.350%), Route: 4.476ns(53.650%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.271      23.310         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.198      23.508 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.711      24.219         lcd_pclk         
 CLMA_22_176/CLK                                                           r       u_lcd_driver/data_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.341      24.560                          
 clock uncertainty                                      -0.050      24.510                          

 Setup time                                             -0.234      24.276                          

 Data required time                                                 24.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.276                          
 Data arrival time                                                  12.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.219
  Launch Clock Delay      :  4.535
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       2.129       4.535         ntclkbufg_0      
 CLMS_22_129/CLK                                                           r       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_129/Q0                    tco                   0.289       4.824 r       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.697       5.521         lcd_id[14]       
 CLMA_26_141/Y0                    td                    0.210       5.731 r       u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.714       6.445         u_clk_div/_N397  
 CLMS_22_117/Y0                    td                    0.210       6.655 r       u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.263       6.918         u_clk_div/_N485_2
 CLMS_22_121/Y0                    td                    0.285       7.203 r       u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=29)       0.562       7.765         h_disp[9]        
 CLMA_26_129/Y0                    td                    0.210       7.975 r       u_lcd_driver/h_back_or[0]/gateop_perm/Z
                                   net (fanout=8)        0.466       8.441         u_lcd_driver/h_back [3]
 CLMA_14_133/COUT                  td                    0.502       8.943 r       u_lcd_driver/N98_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.943         u_lcd_driver/_N214
 CLMA_14_137/Y1                    td                    0.498       9.441 r       u_lcd_driver/N98_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.604      10.045         u_lcd_driver/N98 [6]
                                   td                    0.327      10.372 f       u_lcd_driver/N100_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.372         u_lcd_driver/N100_1.co [6]
 CLMA_22_148/Y3                    td                    0.501      10.873 r       u_lcd_driver/N100_1.fsub_7/gateop_A2/Y1
                                   net (fanout=2)        0.886      11.759         u_lcd_driver/N100 [9]
 CLMA_22_176/Y1                    td                    0.685      12.444 r       u_lcd_driver/N101.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.119      12.563         u_lcd_driver/N101
 CLMA_22_176/C4                                                            r       u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.563         Logic Levels: 8  
                                                                                   Logic: 3.717ns(46.300%), Route: 4.311ns(53.700%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.271      23.310         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.198      23.508 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.711      24.219         lcd_pclk         
 CLMA_22_176/CLK                                                           r       u_lcd_driver/data_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.341      24.560                          
 clock uncertainty                                      -0.050      24.510                          

 Setup time                                             -0.123      24.387                          

 Data required time                                                 24.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.387                          
 Data arrival time                                                  12.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.824                          
====================================================================================================

====================================================================================================

Startpoint  : u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_driver/v_cnt[10]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.072
  Launch Clock Delay      :  4.535
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       2.129       4.535         ntclkbufg_0      
 CLMS_22_129/CLK                                                           r       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_129/Q0                    tco                   0.289       4.824 r       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.697       5.521         lcd_id[14]       
 CLMA_26_141/Y0                    td                    0.210       5.731 r       u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.714       6.445         u_clk_div/_N397  
 CLMS_22_117/Y0                    td                    0.210       6.655 r       u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.263       6.918         u_clk_div/_N485_2
 CLMS_22_121/Y0                    td                    0.285       7.203 r       u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=29)       0.129       7.332         h_disp[9]        
 CLMA_22_120/Y2                    td                    0.492       7.824 f       u_lcd_driver/h_back_or[1]/gateop_perm/Z
                                   net (fanout=4)        0.258       8.082         u_lcd_driver/h_back_alias [4]
                                   td                    0.477       8.559 f       u_lcd_driver/N124_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.559         u_lcd_driver/N124_1.co [2]
 CLMA_22_124/Y2                    td                    0.271       8.830 r       u_lcd_driver/N124_1.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.444       9.274         u_lcd_driver/N124 [7]
 CLMA_22_116/COUT                  td                    0.515       9.789 r       u_lcd_driver/N125.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.789         u_lcd_driver/N125.co [6]
 CLMA_22_120/Y1                    td                    0.498      10.287 r       u_lcd_driver/N125.eq_4/gateop_A2/Y1
                                   net (fanout=14)       0.749      11.036         u_lcd_driver/N125
 CLMS_22_149/CECO                  td                    0.184      11.220 r       u_lcd_driver/v_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.220         ntR13            
 CLMS_22_153/CECO                  td                    0.184      11.404 r       u_lcd_driver/v_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000      11.404         ntR12            
 CLMS_22_157/CECI                                                          r       u_lcd_driver/v_cnt[10]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  11.404         Logic Levels: 9  
                                                                                   Logic: 3.615ns(52.628%), Route: 3.254ns(47.372%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.271      23.310         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.198      23.508 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.564      24.072         lcd_pclk         
 CLMS_22_157/CLK                                                           r       u_lcd_driver/v_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.341      24.413                          
 clock uncertainty                                      -0.050      24.363                          

 Setup time                                             -0.729      23.634                          

 Data required time                                                 23.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.634                          
 Data arrival time                                                  11.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_clk_div/clk_25m/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.527
  Launch Clock Delay      :  3.664
  Clock Pessimism Removal :  -0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.781       3.664         ntclkbufg_0      
 CLMS_18_137/CLK                                                           r       u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK

 CLMS_18_137/Q3                    tco                   0.221       3.885 f       u_clk_div/clk_25m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.088       3.973         u_clk_div/clk_25m
 CLMS_18_137/D4                                                            f       u_clk_div/clk_25m/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.973         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       2.121       4.527         ntclkbufg_0      
 CLMS_18_137/CLK                                                           r       u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.863       3.664                          
 clock uncertainty                                       0.000       3.664                          

 Hold time                                              -0.034       3.630                          

 Data required time                                                  3.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.630                          
 Data arrival time                                                   3.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.946
  Launch Clock Delay      :  3.937
  Clock Pessimism Removal :  -1.009

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.271       3.310         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.198       3.508 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.429       3.937         lcd_pclk         
 CLMS_22_141/CLK                                                           r       u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_141/Q3                    tco                   0.221       4.158 f       u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.090       4.248         u_lcd_driver/h_cnt [0]
 CLMS_22_141/D4                                                            f       u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.248         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.061%), Route: 0.090ns(28.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.700       4.124         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.288       4.412 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.534       4.946         lcd_pclk         
 CLMS_22_141/CLK                                                           r       u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.009       3.937                          
 clock uncertainty                                       0.000       3.937                          

 Hold time                                              -0.034       3.903                          

 Data required time                                                  3.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.903                          
 Data arrival time                                                   4.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/v_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_lcd_driver/v_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.101
  Launch Clock Delay      :  3.837
  Clock Pessimism Removal :  -0.904

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.271       3.310         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.198       3.508 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.329       3.837         lcd_pclk         
 CLMS_22_149/CLK                                                           r       u_lcd_driver/v_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_22_149/Q0                    tco                   0.222       4.059 f       u_lcd_driver/v_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.088       4.147         u_lcd_driver/v_cnt [1]
                                   td                    0.236       4.383 r       u_lcd_driver/v_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.383         u_lcd_driver/_N241
 CLMS_22_149/COUT                  td                    0.047       4.430 r       u_lcd_driver/v_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.430         u_lcd_driver/_N243
                                   td                    0.047       4.477 r       u_lcd_driver/v_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.477         u_lcd_driver/_N245
 CLMS_22_153/COUT                  td                    0.049       4.526 f       u_lcd_driver/v_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.526         u_lcd_driver/_N247
 CLMS_22_157/CIN                                                           f       u_lcd_driver/v_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.526         Logic Levels: 2  
                                                                                   Logic: 0.601ns(87.228%), Route: 0.088ns(12.772%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.700       4.124         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.288       4.412 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.689       5.101         lcd_pclk         
 CLMS_22_157/CLK                                                           r       u_lcd_driver/v_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.904       4.197                          
 clock uncertainty                                       0.000       4.197                          

 Hold time                                              -0.082       4.115                          

 Data required time                                                  4.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.115                          
 Data arrival time                                                   4.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       2.132       4.538         ntclkbufg_0      
 CLMA_18_128/CLK                                                           r       u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_18_128/Q0                    tco                   0.289       4.827 r       u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.554       5.381         lcd_id[2]        
 CLMA_26_124/Y0                    td                    0.493       5.874 f       u_clk_div/N42_13/gateop_perm/Z
                                   net (fanout=1)        0.384       6.258         u_clk_div/_N489  
 CLMS_22_125/Y3                    td                    0.288       6.546 f       u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=36)       0.242       6.788         u_lcd_driver/h_sync [1]
 CLMS_22_125/Y0                    td                    0.196       6.984 f       u_clk_div/N19_2/gateop_perm/Z
                                   net (fanout=10)       0.746       7.730         u_lcd_driver/v_sync [0]
 CLMA_14_145/Y1                    td                    0.466       8.196 f       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.610       8.806         lcd_pclk         
 IOL_7_133/DO                      td                    0.139       8.945 f       lcd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.945         lcd_clk_obuf/ntO 
 IOBS_0_132/PAD                    td                    3.056      12.001 f       lcd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046      12.047         lcd_clk          
 L5                                                                        f       lcd_clk (port)   

 Data arrival time                                                  12.047         Logic Levels: 6  
                                                                                   Logic: 4.927ns(65.615%), Route: 2.582ns(34.385%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.700       4.124         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.288       4.412 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.394       4.806         lcd_pclk         
 CLMA_18_148/CLK                                                           r       u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_18_148/Q0                    tco                   0.289       5.095 r       u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=5)        0.546       5.641         nt_lcd_de        
 CLMA_10_152/Y0                    td                    0.210       5.851 r       u_lcd_driver/lcd_de_inv/gateop_perm/Z
                                   net (fanout=24)       1.161       7.012         nt_lcd_de_inv    
 IOL_7_93/TO                       td                    0.147       7.159 r       lcd_rgb_tri[5]/opit_1/T
                                   net (fanout=1)        0.000       7.159         lcd_rgb_tri[5]/ntT
 IOBS_0_92/PAD                     tse                   3.056      10.215 f       lcd_rgb_tri[5]/opit_0/O
                                   net (fanout=1)        0.056      10.271         nt_lcd_rgb[5]    
 K2                                                                        f       lcd_rgb[5] (port)

 Data arrival time                                                  10.271         Logic Levels: 3  
                                                                                   Logic: 3.702ns(67.740%), Route: 1.763ns(32.260%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.700       4.124         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.288       4.412 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.394       4.806         lcd_pclk         
 CLMA_18_148/CLK                                                           r       u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_18_148/Q0                    tco                   0.289       5.095 r       u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=5)        0.546       5.641         nt_lcd_de        
 CLMA_10_152/Y0                    td                    0.210       5.851 r       u_lcd_driver/lcd_de_inv/gateop_perm/Z
                                   net (fanout=24)       1.149       7.000         nt_lcd_de_inv    
 IOL_7_94/TO                       td                    0.147       7.147 r       lcd_rgb_tri[4]/opit_1/T
                                   net (fanout=1)        0.000       7.147         lcd_rgb_tri[4]/ntT
 IOBS_0_93/PAD                     tse                   3.056      10.203 f       lcd_rgb_tri[4]/opit_0/O
                                   net (fanout=1)        0.060      10.263         nt_lcd_rgb[4]    
 K1                                                                        f       lcd_rgb[4] (port)

 Data arrival time                                                  10.263         Logic Levels: 3  
                                                                                   Logic: 3.702ns(67.839%), Route: 1.755ns(32.161%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.913       0.960 r       lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.960         lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.082       1.042 r       lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.432       1.474         _N0              
 CLMA_14_136/A4                                                            r       u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.474         Logic Levels: 2  
                                                                                   Logic: 0.995ns(67.503%), Route: 0.479ns(32.497%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.913       0.960 r       lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.960         lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.082       1.042 r       lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.454       1.496         _N0              
 CLMS_22_129/B1                                                            r       u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.496         Logic Levels: 2  
                                                                                   Logic: 0.995ns(66.511%), Route: 0.501ns(33.489%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[23] (port)
Endpoint    : u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 r       lcd_rgb[23] (port)
                                   net (fanout=1)        0.054       0.054         nt_lcd_rgb[23]   
 IOBS_0_144/DIN                    td                    0.913       0.967 r       lcd_rgb_tri[23]/opit_0/O
                                   net (fanout=1)        0.000       0.967         lcd_rgb_tri[23]/ntI
 IOL_7_145/RX_DATA_DD              td                    0.082       1.049 r       lcd_rgb_tri[23]/opit_1/OUT
                                   net (fanout=10)       0.457       1.506         _N2              
 CLMS_22_145/A4                                                            r       u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.506         Logic Levels: 2  
                                                                                   Logic: 0.995ns(66.069%), Route: 0.511ns(33.931%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_18_137/CLK         u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_18_137/CLK         u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_18_153/CLK         u_lcd_display/pixel_data[8]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.917
  Launch Clock Delay      :  2.726
  Clock Pessimism Removal :  0.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.146       2.726         ntclkbufg_0      
 CLMS_22_129/CLK                                                           r       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_129/Q0                    tco                   0.221       2.947 f       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.459       3.406         lcd_id[14]       
 CLMA_26_141/Y0                    td                    0.150       3.556 f       u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.485       4.041         u_clk_div/_N397  
 CLMS_22_117/Y0                    td                    0.150       4.191 f       u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.167       4.358         u_clk_div/_N485_2
 CLMS_22_121/Y0                    td                    0.226       4.584 f       u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=29)       0.365       4.949         h_disp[9]        
 CLMA_26_129/Y0                    td                    0.162       5.111 r       u_lcd_driver/h_back_or[0]/gateop_perm/Z
                                   net (fanout=8)        0.283       5.394         u_lcd_driver/h_back [3]
 CLMA_14_133/COUT                  td                    0.387       5.781 r       u_lcd_driver/N98_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.781         u_lcd_driver/_N214
 CLMA_14_137/Y1                    td                    0.366       6.147 f       u_lcd_driver/N98_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.532       6.679         u_lcd_driver/N98 [6]
                                   td                    0.368       7.047 f       u_lcd_driver/N106_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.047         u_lcd_driver/_N225
 CLMA_22_156/Y3                    td                    0.387       7.434 r       u_lcd_driver/N106_2_7/gateop_A2/Y1
                                   net (fanout=1)        0.348       7.782         u_lcd_driver/N106 [9]
 CLMA_22_168/Y1                    td                    0.528       8.310 r       u_lcd_driver/N107.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.262       8.572         u_lcd_driver/N107
 CLMA_22_176/C1                                                            r       u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.572         Logic Levels: 8  
                                                                                   Logic: 2.945ns(50.376%), Route: 2.901ns(49.624%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.469      22.313         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.159      22.472 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.445      22.917         lcd_pclk         
 CLMA_22_176/CLK                                                           r       u_lcd_driver/data_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.234      23.151                          
 clock uncertainty                                      -0.050      23.101                          

 Setup time                                             -0.180      22.921                          

 Data required time                                                 22.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.921                          
 Data arrival time                                                   8.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.917
  Launch Clock Delay      :  2.726
  Clock Pessimism Removal :  0.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.146       2.726         ntclkbufg_0      
 CLMS_22_129/CLK                                                           r       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_129/Q0                    tco                   0.221       2.947 f       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.459       3.406         lcd_id[14]       
 CLMA_26_141/Y0                    td                    0.150       3.556 f       u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.485       4.041         u_clk_div/_N397  
 CLMS_22_117/Y0                    td                    0.150       4.191 f       u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.167       4.358         u_clk_div/_N485_2
 CLMS_22_121/Y0                    td                    0.226       4.584 f       u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=29)       0.365       4.949         h_disp[9]        
 CLMA_26_129/Y0                    td                    0.162       5.111 r       u_lcd_driver/h_back_or[0]/gateop_perm/Z
                                   net (fanout=8)        0.283       5.394         u_lcd_driver/h_back [3]
 CLMA_14_133/COUT                  td                    0.387       5.781 r       u_lcd_driver/N98_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.781         u_lcd_driver/_N214
 CLMA_14_137/Y1                    td                    0.383       6.164 r       u_lcd_driver/N98_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.367       6.531         u_lcd_driver/N98 [6]
                                   td                    0.251       6.782 f       u_lcd_driver/N100_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.782         u_lcd_driver/N100_1.co [6]
 CLMA_22_148/Y3                    td                    0.365       7.147 f       u_lcd_driver/N100_1.fsub_7/gateop_A2/Y1
                                   net (fanout=2)        0.617       7.764         u_lcd_driver/N100 [9]
 CLMA_22_176/Y1                    td                    0.528       8.292 r       u_lcd_driver/N101.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.070       8.362         u_lcd_driver/N101
 CLMA_22_176/C4                                                            r       u_lcd_driver/data_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.362         Logic Levels: 8  
                                                                                   Logic: 2.823ns(50.089%), Route: 2.813ns(49.911%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.469      22.313         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.159      22.472 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.445      22.917         lcd_pclk         
 CLMA_22_176/CLK                                                           r       u_lcd_driver/data_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.234      23.151                          
 clock uncertainty                                      -0.050      23.101                          

 Setup time                                             -0.094      23.007                          

 Data required time                                                 23.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.007                          
 Data arrival time                                                   8.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.645                          
====================================================================================================

====================================================================================================

Startpoint  : u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_driver/v_cnt[10]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.819
  Launch Clock Delay      :  2.726
  Clock Pessimism Removal :  0.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.146       2.726         ntclkbufg_0      
 CLMS_22_129/CLK                                                           r       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_129/Q0                    tco                   0.221       2.947 f       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.459       3.406         lcd_id[14]       
 CLMA_26_141/Y0                    td                    0.150       3.556 f       u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.485       4.041         u_clk_div/_N397  
 CLMS_22_117/Y0                    td                    0.150       4.191 f       u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.167       4.358         u_clk_div/_N485_2
 CLMS_22_121/Y0                    td                    0.226       4.584 f       u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=29)       0.076       4.660         h_disp[9]        
 CLMA_22_120/Y2                    td                    0.379       5.039 f       u_lcd_driver/h_back_or[1]/gateop_perm/Z
                                   net (fanout=4)        0.172       5.211         u_lcd_driver/h_back_alias [4]
                                   td                    0.368       5.579 f       u_lcd_driver/N124_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.579         u_lcd_driver/N124_1.co [2]
 CLMA_22_124/Y2                    td                    0.209       5.788 r       u_lcd_driver/N124_1.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.267       6.055         u_lcd_driver/N124 [7]
 CLMA_22_116/COUT                  td                    0.397       6.452 r       u_lcd_driver/N125.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.452         u_lcd_driver/N125.co [6]
 CLMA_22_120/Y1                    td                    0.366       6.818 f       u_lcd_driver/N125.eq_4/gateop_A2/Y1
                                   net (fanout=14)       0.527       7.345         u_lcd_driver/N125
 CLMS_22_149/CECO                  td                    0.132       7.477 f       u_lcd_driver/v_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.477         ntR13            
 CLMS_22_153/CECO                  td                    0.132       7.609 f       u_lcd_driver/v_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       7.609         ntR12            
 CLMS_22_157/CECI                                                          f       u_lcd_driver/v_cnt[10]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   7.609         Logic Levels: 9  
                                                                                   Logic: 2.730ns(55.908%), Route: 2.153ns(44.092%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.469      22.313         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.159      22.472 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.347      22.819         lcd_pclk         
 CLMS_22_157/CLK                                                           r       u_lcd_driver/v_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.234      23.053                          
 clock uncertainty                                      -0.050      23.003                          

 Setup time                                             -0.576      22.427                          

 Data required time                                                 22.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.427                          
 Data arrival time                                                   7.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_clk_div/clk_25m/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.720
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.020       2.306         ntclkbufg_0      
 CLMS_18_137/CLK                                                           r       u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK

 CLMS_18_137/Q3                    tco                   0.178       2.484 f       u_clk_div/clk_25m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.063       2.547         u_clk_div/clk_25m
 CLMS_18_137/D4                                                            f       u_clk_div/clk_25m/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.547         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.140       2.720         ntclkbufg_0      
 CLMS_18_137/CLK                                                           r       u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.414       2.306                          
 clock uncertainty                                       0.000       2.306                          

 Hold time                                              -0.028       2.278                          

 Data required time                                                  2.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.278                          
 Data arrival time                                                   2.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.314
  Launch Clock Delay      :  2.737
  Clock Pessimism Removal :  -0.577

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.469       2.313         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.159       2.472 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.265       2.737         lcd_pclk         
 CLMS_22_141/CLK                                                           r       u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_141/Q3                    tco                   0.178       2.915 f       u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.065       2.980         u_lcd_driver/h_cnt [0]
 CLMS_22_141/D4                                                            f       u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.980         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.251%), Route: 0.065ns(26.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.668       2.776         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.222       2.998 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.316       3.314         lcd_pclk         
 CLMS_22_141/CLK                                                           r       u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.577       2.737                          
 clock uncertainty                                       0.000       2.737                          

 Hold time                                              -0.028       2.709                          

 Data required time                                                  2.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.709                          
 Data arrival time                                                   2.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_driver/pixel_xpos[3]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.810  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.356
  Launch Clock Delay      :  2.312
  Clock Pessimism Removal :  -0.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.026       2.312         ntclkbufg_0      
 CLMS_22_129/CLK                                                           r       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_129/Q0                    tco                   0.182       2.494 r       u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.211       2.705         lcd_id[14]       
 CLMS_22_125/Y1                    td                    0.159       2.864 r       u_clk_div/N39_13/gateop_perm/Z
                                   net (fanout=50)       0.440       3.304         u_lcd_driver/h_back [2]
 CLMS_22_133/C1                                                            r       u_lcd_driver/pixel_xpos[3]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.304         Logic Levels: 1  
                                                                                   Logic: 0.341ns(34.375%), Route: 0.651ns(65.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.668       2.776         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.222       2.998 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.358       3.356         lcd_pclk         
 CLMS_22_133/CLK                                                           r       u_lcd_driver/pixel_xpos[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.234       3.122                          
 clock uncertainty                                       0.000       3.122                          

 Hold time                                              -0.094       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.128       2.708         ntclkbufg_0      
 CLMS_22_145/CLK                                                           r       u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_145/Q1                    tco                   0.223       2.931 f       u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.281       3.212         lcd_id[4]        
 CLMS_22_157/Y2                    td                    0.264       3.476 f       u_clk_div/N38_2/gateop_perm/Z
                                   net (fanout=2)        0.423       3.899         u_clk_div/_N403  
 CLMS_22_125/Y1                    td                    0.151       4.050 f       u_clk_div/N39_13/gateop_perm/Z
                                   net (fanout=50)       0.079       4.129         u_lcd_driver/h_back [2]
 CLMS_22_125/Y0                    td                    0.378       4.507 f       u_clk_div/N19_2/gateop_perm/Z
                                   net (fanout=10)       0.506       5.013         u_lcd_driver/v_sync [0]
 CLMA_14_145/Y1                    td                    0.359       5.372 f       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.404       5.776         lcd_pclk         
 IOL_7_133/DO                      td                    0.106       5.882 f       lcd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.882         lcd_clk_obuf/ntO 
 IOBS_0_132/PAD                    td                    2.358       8.240 f       lcd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046       8.286         lcd_clk          
 L5                                                                        f       lcd_clk (port)   

 Data arrival time                                                   8.286         Logic Levels: 6  
                                                                                   Logic: 3.839ns(68.824%), Route: 1.739ns(31.176%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.668       2.776         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.222       2.998 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.231       3.229         lcd_pclk         
 CLMA_18_148/CLK                                                           r       u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_18_148/Q0                    tco                   0.221       3.450 f       u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=5)        0.269       3.719         nt_lcd_de        
 CLMA_10_144/Y0                    td                    0.264       3.983 f       u_lcd_driver/N0[0]/gateop_perm/Z
                                   net (fanout=8)        0.791       4.774         lcd_rgb_o[0]     
 IOL_7_210/DO                      td                    0.106       4.880 f       lcd_rgb_tri[6]/opit_1/O
                                   net (fanout=1)        0.000       4.880         lcd_rgb_tri[6]/ntO
 IOBS_0_209/PAD                    td                    2.358       7.238 f       lcd_rgb_tri[6]/opit_0/O
                                   net (fanout=1)        0.063       7.301         nt_lcd_rgb[6]    
 F5                                                                        f       lcd_rgb[6] (port)

 Data arrival time                                                   7.301         Logic Levels: 3  
                                                                                   Logic: 2.949ns(72.421%), Route: 1.123ns(27.579%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[5] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.668       2.776         nt_sys_clk       
 CLMA_14_145/Y1                    td                    0.222       2.998 r       u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=23)       0.231       3.229         lcd_pclk         
 CLMA_18_148/CLK                                                           r       u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_18_148/Q0                    tco                   0.221       3.450 f       u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=5)        0.349       3.799         nt_lcd_de        
 CLMA_10_152/Y0                    td                    0.150       3.949 f       u_lcd_driver/lcd_de_inv/gateop_perm/Z
                                   net (fanout=24)       0.812       4.761         nt_lcd_de_inv    
 IOL_7_93/TO                       td                    0.106       4.867 f       lcd_rgb_tri[5]/opit_1/T
                                   net (fanout=1)        0.000       4.867         lcd_rgb_tri[5]/ntT
 IOBS_0_92/PAD                     tse                   2.358       7.225 f       lcd_rgb_tri[5]/opit_0/O
                                   net (fanout=1)        0.056       7.281         nt_lcd_rgb[5]    
 K2                                                                        f       lcd_rgb[5] (port)

 Data arrival time                                                   7.281         Logic Levels: 3  
                                                                                   Logic: 2.835ns(69.965%), Route: 1.217ns(30.035%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.734       0.781 r       lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.781         lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.066       0.847 r       lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.257       1.104         _N0              
 CLMA_14_136/A4                                                            r       u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.104         Logic Levels: 2  
                                                                                   Logic: 0.800ns(72.464%), Route: 0.304ns(27.536%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.734       0.781 r       lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.781         lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.066       0.847 r       lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.275       1.122         _N0              
 CLMS_22_129/B1                                                            r       u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.122         Logic Levels: 2  
                                                                                   Logic: 0.800ns(71.301%), Route: 0.322ns(28.699%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[23] (port)
Endpoint    : u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 r       lcd_rgb[23] (port)
                                   net (fanout=1)        0.054       0.054         nt_lcd_rgb[23]   
 IOBS_0_144/DIN                    td                    0.734       0.788 r       lcd_rgb_tri[23]/opit_0/O
                                   net (fanout=1)        0.000       0.788         lcd_rgb_tri[23]/ntI
 IOL_7_145/RX_DATA_DD              td                    0.066       0.854 r       lcd_rgb_tri[23]/opit_1/OUT
                                   net (fanout=10)       0.274       1.128         _N2              
 CLMS_22_145/B4                                                            r       u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.128         Logic Levels: 2  
                                                                                   Logic: 0.800ns(70.922%), Route: 0.328ns(29.078%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_18_137/CLK         u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_18_137/CLK         u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_18_153/CLK         u_lcd_display/pixel_data[8]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                             
+---------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/place_route/lcd_rgb_colorbar_pnr.adf       
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/report_timing/lcd_rgb_colorbar_rtp.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/report_timing/lcd_rgb_colorbar.rtr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/report_timing/rtr.db                       
+---------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 817 MB
Total CPU time to report_timing completion : 0h:0m:4s
Process Total CPU time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:6s
