//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun May 25 17:58:48 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_test/src/gowin_clkdiv/gowin_clkdiv.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_test/src/gowin_rpll/gowin_rpll.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_test/src/msx_slot/msx_slot.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_test/src/tangprimer20k_vdp_cartridge_test.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_test/src/test_controller/test_controller.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_test/src/uart/ip_uart.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_test/src/vga/ip_vga.v"
`timescale 100 ps/100 ps
module ip_vga (
  clk42m,
  p_slot_reset_n_d,
  w_latch_data,
  p_video_hs_d,
  p_video_vs_d,
  ff_pixel,
  n11_6,
  p_video_b_d,
  p_video_g_d,
  p_video_r_d
)
;
input clk42m;
input p_slot_reset_n_d;
input [7:0] w_latch_data;
output p_video_hs_d;
output p_video_vs_d;
output ff_pixel;
output n11_6;
output [1:0] p_video_b_d;
output [1:0] p_video_g_d;
output [1:0] p_video_r_d;
wire n90_4;
wire n337_3;
wire n355_3;
wire ff_hs_5;
wire ff_vs_5;
wire ff_g_3_6;
wire n204_7;
wire n202_7;
wire n230_7;
wire n229_7;
wire n227_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n110_7;
wire n108_7;
wire n107_7;
wire n103_7;
wire n102_7;
wire n31_7;
wire n29_7;
wire n28_7;
wire n27_7;
wire n26_7;
wire n25_7;
wire n24_7;
wire n23_7;
wire n56_7;
wire n90_5;
wire n90_6;
wire n90_7;
wire n337_4;
wire n337_5;
wire n337_7;
wire n355_4;
wire n355_5;
wire ff_hs_6;
wire ff_hs_7;
wire ff_vs_6;
wire ff_vs_7;
wire ff_g_3_7;
wire n203_8;
wire n228_8;
wire n109_8;
wire n107_8;
wire n104_8;
wire n103_8;
wire n30_8;
wire n23_8;
wire n136_8;
wire n136_9;
wire n337_8;
wire n337_9;
wire n104_10;
wire n203_10;
wire n228_10;
wire n105_9;
wire n106_9;
wire n337_11;
wire n136_11;
wire n109_10;
wire n26_10;
wire n28_10;
wire n30_10;
wire w_digit_21;
wire w_digit_23;
wire w_digit_25;
wire w_digit_27;
wire n180_10;
wire n205_9;
wire ff_h_active;
wire ff_v_active;
wire ff_enable;
wire w_digit_15;
wire w_digit_17;
wire w_digit;
wire n7_6;
wire n111_9;
wire n32_9;
wire [5:4] w_x;
wire [9:0] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [3:0] ff_r;
wire [3:0] ff_g;
wire [3:0] ff_b;
wire VCC;
wire GND;
  LUT4 n90_s0 (
    .F(n90_4),
    .I0(ff_enable),
    .I1(n90_5),
    .I2(n90_6),
    .I3(n90_7) 
);
defparam n90_s0.INIT=16'h8000;
  LUT4 n337_s0 (
    .F(n337_3),
    .I0(n337_4),
    .I1(n337_5),
    .I2(n337_11),
    .I3(n337_7) 
);
defparam n337_s0.INIT=16'hFBFF;
  LUT4 n355_s0 (
    .F(n355_3),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[1]),
    .I2(n355_4),
    .I3(n355_5) 
);
defparam n355_s0.INIT=16'h00F4;
  LUT4 ff_hs_s2 (
    .F(ff_hs_5),
    .I0(n90_5),
    .I1(ff_hs_6),
    .I2(ff_hs_7),
    .I3(n90_4) 
);
defparam ff_hs_s2.INIT=16'hFF80;
  LUT4 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(ff_vs_7),
    .I2(n136_11),
    .I3(n90_4) 
);
defparam ff_vs_s2.INIT=16'h8F00;
  LUT4 ff_g_3_s2 (
    .F(ff_g_3_6),
    .I0(ff_r[3]),
    .I1(ff_g_3_7),
    .I2(n56_7),
    .I3(ff_enable) 
);
defparam ff_g_3_s2.INIT=16'h8F00;
  LUT3 w_x_4_s3 (
    .F(w_x[4]),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[3]),
    .I2(ff_h_cnt[4]) 
);
defparam w_x_4_s3.INIT=8'h78;
  LUT3 n204_s2 (
    .F(n204_7),
    .I0(ff_g[1]),
    .I1(ff_g[0]),
    .I2(n56_7) 
);
defparam n204_s2.INIT=8'h60;
  LUT4 n202_s2 (
    .F(n202_7),
    .I0(ff_g[2]),
    .I1(n203_8),
    .I2(ff_g[3]),
    .I3(n56_7) 
);
defparam n202_s2.INIT=16'h7800;
  LUT2 n230_s2 (
    .F(n230_7),
    .I0(ff_b[0]),
    .I1(n136_11) 
);
defparam n230_s2.INIT=4'h4;
  LUT3 n229_s2 (
    .F(n229_7),
    .I0(ff_b[1]),
    .I1(ff_b[0]),
    .I2(n136_11) 
);
defparam n229_s2.INIT=8'h60;
  LUT4 n227_s2 (
    .F(n227_7),
    .I0(ff_b[2]),
    .I1(n228_8),
    .I2(ff_b[3]),
    .I3(n136_11) 
);
defparam n227_s2.INIT=16'h7800;
  LUT3 n179_s2 (
    .F(n179_7),
    .I0(ff_r[0]),
    .I1(ff_r[1]),
    .I2(n56_7) 
);
defparam n179_s2.INIT=8'h60;
  LUT4 n178_s2 (
    .F(n178_7),
    .I0(ff_r[0]),
    .I1(ff_r[1]),
    .I2(ff_r[2]),
    .I3(n56_7) 
);
defparam n178_s2.INIT=16'h7800;
  LUT3 n177_s2 (
    .F(n177_7),
    .I0(ff_r[3]),
    .I1(ff_g_3_7),
    .I2(n56_7) 
);
defparam n177_s2.INIT=8'h60;
  LUT2 n110_s2 (
    .F(n110_7),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n110_s2.INIT=4'h6;
  LUT4 n108_s2 (
    .F(n108_7),
    .I0(ff_v_cnt[2]),
    .I1(n109_8),
    .I2(ff_v_cnt[3]),
    .I3(n136_11) 
);
defparam n108_s2.INIT=16'h7800;
  LUT2 n107_s2 (
    .F(n107_7),
    .I0(ff_v_cnt[4]),
    .I1(n107_8) 
);
defparam n107_s2.INIT=4'h6;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(ff_v_cnt[8]),
    .I1(n103_8) 
);
defparam n103_s2.INIT=4'h6;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_v_cnt[8]),
    .I1(n103_8),
    .I2(ff_v_cnt[9]),
    .I3(n136_11) 
);
defparam n102_s2.INIT=16'h7800;
  LUT2 n31_s2 (
    .F(n31_7),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]) 
);
defparam n31_s2.INIT=4'h6;
  LUT4 n29_s2 (
    .F(n29_7),
    .I0(ff_h_cnt[2]),
    .I1(n30_8),
    .I2(ff_h_cnt[3]),
    .I3(n56_7) 
);
defparam n29_s2.INIT=16'h7800;
  LUT2 n28_s2 (
    .F(n28_7),
    .I0(ff_h_cnt[4]),
    .I1(n28_10) 
);
defparam n28_s2.INIT=4'h6;
  LUT4 n27_s2 (
    .F(n27_7),
    .I0(ff_h_cnt[4]),
    .I1(n28_10),
    .I2(ff_h_cnt[5]),
    .I3(n56_7) 
);
defparam n27_s2.INIT=16'h7800;
  LUT2 n26_s2 (
    .F(n26_7),
    .I0(ff_h_cnt[6]),
    .I1(n26_10) 
);
defparam n26_s2.INIT=4'h6;
  LUT4 n25_s2 (
    .F(n25_7),
    .I0(ff_h_cnt[6]),
    .I1(n26_10),
    .I2(ff_h_cnt[7]),
    .I3(n56_7) 
);
defparam n25_s2.INIT=16'h7800;
  LUT4 n24_s2 (
    .F(n24_7),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[7]),
    .I2(n26_10),
    .I3(ff_h_cnt[8]) 
);
defparam n24_s2.INIT=16'h7F80;
  LUT4 n23_s2 (
    .F(n23_7),
    .I0(n26_10),
    .I1(n23_8),
    .I2(ff_h_cnt[9]),
    .I3(n56_7) 
);
defparam n23_s2.INIT=16'h7800;
  LUT3 n56_s2 (
    .F(n56_7),
    .I0(n90_5),
    .I1(n90_6),
    .I2(n90_7) 
);
defparam n56_s2.INIT=8'h7F;
  LUT4 p_video_b_d_0_s (
    .F(p_video_b_d[0]),
    .I0(ff_v_active),
    .I1(ff_b[2]),
    .I2(ff_h_active),
    .I3(ff_pixel) 
);
defparam p_video_b_d_0_s.INIT=16'hFF80;
  LUT4 p_video_b_d_1_s (
    .F(p_video_b_d[1]),
    .I0(ff_v_active),
    .I1(ff_b[3]),
    .I2(ff_h_active),
    .I3(ff_pixel) 
);
defparam p_video_b_d_1_s.INIT=16'hFF80;
  LUT4 p_video_g_d_0_s (
    .F(p_video_g_d[0]),
    .I0(ff_v_active),
    .I1(ff_g[2]),
    .I2(ff_h_active),
    .I3(ff_pixel) 
);
defparam p_video_g_d_0_s.INIT=16'hFF80;
  LUT4 p_video_g_d_1_s (
    .F(p_video_g_d[1]),
    .I0(ff_v_active),
    .I1(ff_g[3]),
    .I2(ff_h_active),
    .I3(ff_pixel) 
);
defparam p_video_g_d_1_s.INIT=16'hFF80;
  LUT4 p_video_r_d_0_s (
    .F(p_video_r_d[0]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(ff_r[2]),
    .I3(ff_pixel) 
);
defparam p_video_r_d_0_s.INIT=16'hFF80;
  LUT4 p_video_r_d_1_s (
    .F(p_video_r_d[1]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(ff_r[3]),
    .I3(ff_pixel) 
);
defparam p_video_r_d_1_s.INIT=16'hFF80;
  LUT4 n90_s1 (
    .F(n90_5),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[9]) 
);
defparam n90_s1.INIT=16'h1000;
  LUT3 n90_s2 (
    .F(n90_6),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[0]) 
);
defparam n90_s2.INIT=8'h40;
  LUT3 n90_s3 (
    .F(n90_7),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[3]),
    .I2(ff_h_cnt[5]) 
);
defparam n90_s3.INIT=8'h40;
  LUT4 n337_s1 (
    .F(n337_4),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[7]),
    .I2(ff_h_cnt[8]),
    .I3(n337_8) 
);
defparam n337_s1.INIT=16'hEFF7;
  LUT3 n337_s2 (
    .F(n337_5),
    .I0(ff_h_cnt[9]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[8]) 
);
defparam n337_s2.INIT=8'h01;
  LUT4 n337_s4 (
    .F(n337_7),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(n90_6),
    .I3(n337_9) 
);
defparam n337_s4.INIT=16'h0100;
  LUT4 n355_s1 (
    .F(n355_4),
    .I0(ff_h_cnt[0]),
    .I1(w_digit),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[1]) 
);
defparam n355_s1.INIT=16'h0DDC;
  LUT4 n355_s2 (
    .F(n355_5),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[0]),
    .I3(w_digit) 
);
defparam n355_s2.INIT=16'hFE00;
  LUT3 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[3]),
    .I2(ff_h_cnt[4]) 
);
defparam ff_hs_s3.INIT=8'h80;
  LUT4 ff_hs_s4 (
    .F(ff_hs_7),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[1]),
    .I3(ff_enable) 
);
defparam ff_hs_s4.INIT=16'h1000;
  LUT2 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(ff_v_cnt[4]),
    .I1(n107_8) 
);
defparam ff_vs_s3.INIT=4'h8;
  LUT4 ff_vs_s4 (
    .F(ff_vs_7),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[8]),
    .I3(n337_9) 
);
defparam ff_vs_s4.INIT=16'h4000;
  LUT3 ff_g_3_s3 (
    .F(ff_g_3_7),
    .I0(ff_r[0]),
    .I1(ff_r[1]),
    .I2(ff_r[2]) 
);
defparam ff_g_3_s3.INIT=8'h80;
  LUT2 n203_s3 (
    .F(n203_8),
    .I0(ff_g[1]),
    .I1(ff_g[0]) 
);
defparam n203_s3.INIT=4'h8;
  LUT2 n228_s3 (
    .F(n228_8),
    .I0(ff_b[1]),
    .I1(ff_b[0]) 
);
defparam n228_s3.INIT=4'h8;
  LUT2 n109_s3 (
    .F(n109_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n109_s3.INIT=4'h8;
  LUT4 n107_s3 (
    .F(n107_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[2]),
    .I3(ff_v_cnt[3]) 
);
defparam n107_s3.INIT=16'h8000;
  LUT2 n104_s3 (
    .F(n104_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]) 
);
defparam n104_s3.INIT=4'h8;
  LUT4 n103_s3 (
    .F(n103_8),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[7]),
    .I2(n107_8),
    .I3(n104_8) 
);
defparam n103_s3.INIT=16'h8000;
  LUT2 n30_s3 (
    .F(n30_8),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]) 
);
defparam n30_s3.INIT=4'h8;
  LUT3 n23_s3 (
    .F(n23_8),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[7]),
    .I2(ff_h_cnt[8]) 
);
defparam n23_s3.INIT=8'h80;
  LUT4 n136_s3 (
    .F(n136_8),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[5]),
    .I2(ff_v_cnt[6]),
    .I3(ff_v_cnt[3]) 
);
defparam n136_s3.INIT=16'h0100;
  LUT4 n136_s4 (
    .F(n136_9),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[7]),
    .I2(ff_v_cnt[8]),
    .I3(ff_v_cnt[9]) 
);
defparam n136_s4.INIT=16'h0100;
  LUT4 n337_s5 (
    .F(n337_8),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[5]) 
);
defparam n337_s5.INIT=16'h007F;
  LUT2 n337_s6 (
    .F(n337_9),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[7]) 
);
defparam n337_s6.INIT=4'h4;
  LUT4 n104_s4 (
    .F(n104_10),
    .I0(ff_vs_6),
    .I1(ff_v_cnt[5]),
    .I2(ff_v_cnt[6]),
    .I3(ff_v_cnt[7]) 
);
defparam n104_s4.INIT=16'h7F80;
  LUT4 n203_s4 (
    .F(n203_10),
    .I0(ff_g[2]),
    .I1(ff_g[1]),
    .I2(ff_g[0]),
    .I3(n56_7) 
);
defparam n203_s4.INIT=16'h6A00;
  LUT4 n228_s4 (
    .F(n228_10),
    .I0(ff_b[2]),
    .I1(ff_b[1]),
    .I2(ff_b[0]),
    .I3(n136_11) 
);
defparam n228_s4.INIT=16'h6A00;
  LUT4 w_x_5_s5 (
    .F(w_x[5]),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[3]),
    .I3(ff_h_cnt[4]) 
);
defparam w_x_5_s5.INIT=16'h9555;
  LUT4 n105_s3 (
    .F(n105_9),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[4]),
    .I2(n107_8),
    .I3(ff_v_cnt[6]) 
);
defparam n105_s3.INIT=16'h7F80;
  LUT3 n106_s3 (
    .F(n106_9),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[4]),
    .I2(n107_8) 
);
defparam n106_s3.INIT=8'h6A;
  LUT4 n337_s7 (
    .F(n337_11),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[0]),
    .I2(ff_v_cnt[1]),
    .I3(ff_v_cnt[3]) 
);
defparam n337_s7.INIT=16'hEA15;
  LUT4 n136_s5 (
    .F(n136_11),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(n136_8),
    .I3(n136_9) 
);
defparam n136_s5.INIT=16'h7FFF;
  LUT4 n109_s4 (
    .F(n109_10),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[0]),
    .I2(ff_v_cnt[1]),
    .I3(n136_11) 
);
defparam n109_s4.INIT=16'h6A00;
  LUT4 n26_s4 (
    .F(n26_10),
    .I0(ff_h_cnt[5]),
    .I1(ff_hs_6),
    .I2(ff_h_cnt[0]),
    .I3(ff_h_cnt[1]) 
);
defparam n26_s4.INIT=16'h8000;
  LUT4 n28_s4 (
    .F(n28_10),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[3]),
    .I2(ff_h_cnt[0]),
    .I3(ff_h_cnt[1]) 
);
defparam n28_s4.INIT=16'h8000;
  LUT4 n30_s4 (
    .F(n30_10),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[1]),
    .I3(n56_7) 
);
defparam n30_s4.INIT=16'h6A00;
  LUT4 w_digit_s21 (
    .F(w_digit_21),
    .I0(w_latch_data[1]),
    .I1(w_latch_data[0]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam w_digit_s21.INIT=16'hACCA;
  LUT4 w_digit_s20 (
    .F(w_digit_23),
    .I0(w_latch_data[3]),
    .I1(w_latch_data[2]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam w_digit_s20.INIT=16'hACCA;
  LUT4 w_digit_s23 (
    .F(w_digit_25),
    .I0(w_latch_data[5]),
    .I1(w_latch_data[4]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam w_digit_s23.INIT=16'hACCA;
  LUT4 w_digit_s22 (
    .F(w_digit_27),
    .I0(w_latch_data[7]),
    .I1(w_latch_data[6]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam w_digit_s22.INIT=16'hACCA;
  LUT4 n180_s4 (
    .F(n180_10),
    .I0(ff_r[0]),
    .I1(n90_5),
    .I2(n90_6),
    .I3(n90_7) 
);
defparam n180_s4.INIT=16'h1555;
  LUT4 n205_s3 (
    .F(n205_9),
    .I0(ff_g[0]),
    .I1(n90_5),
    .I2(n90_6),
    .I3(n90_7) 
);
defparam n205_s3.INIT=16'h1555;
  DFFCE ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n23_7),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n24_7),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n25_7),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n26_7),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n27_7),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n28_7),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n29_7),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n30_10),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_h_cnt_1_s0 (
    .Q(ff_h_cnt[1]),
    .D(n31_7),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_h_cnt_0_s0 (
    .Q(ff_h_cnt[0]),
    .D(n32_9),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_hs_s0 (
    .Q(p_video_hs_d),
    .D(n56_7),
    .CLK(clk42m),
    .CE(ff_hs_5),
    .CLEAR(n11_6) 
);
  DFFCE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(VCC),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n102_7),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_v_cnt_8_s0 (
    .Q(ff_v_cnt[8]),
    .D(n103_7),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n104_10),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n105_9),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_v_cnt_5_s0 (
    .Q(ff_v_cnt[5]),
    .D(n106_9),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_v_cnt_4_s0 (
    .Q(ff_v_cnt[4]),
    .D(n107_7),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n108_7),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n109_10),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_v_cnt_1_s0 (
    .Q(ff_v_cnt[1]),
    .D(n110_7),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_v_cnt_0_s0 (
    .Q(ff_v_cnt[0]),
    .D(n111_9),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_vs_s0 (
    .Q(p_video_vs_d),
    .D(n136_11),
    .CLK(clk42m),
    .CE(ff_vs_5),
    .CLEAR(n11_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(VCC),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_r_3_s0 (
    .Q(ff_r[3]),
    .D(n177_7),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_r_2_s0 (
    .Q(ff_r[2]),
    .D(n178_7),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_r_1_s0 (
    .Q(ff_r[1]),
    .D(n179_7),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_r_0_s0 (
    .Q(ff_r[0]),
    .D(n180_10),
    .CLK(clk42m),
    .CE(ff_enable),
    .CLEAR(n11_6) 
);
  DFFCE ff_g_3_s0 (
    .Q(ff_g[3]),
    .D(n202_7),
    .CLK(clk42m),
    .CE(ff_g_3_6),
    .CLEAR(n11_6) 
);
  DFFCE ff_g_2_s0 (
    .Q(ff_g[2]),
    .D(n203_10),
    .CLK(clk42m),
    .CE(ff_g_3_6),
    .CLEAR(n11_6) 
);
  DFFCE ff_g_1_s0 (
    .Q(ff_g[1]),
    .D(n204_7),
    .CLK(clk42m),
    .CE(ff_g_3_6),
    .CLEAR(n11_6) 
);
  DFFCE ff_g_0_s0 (
    .Q(ff_g[0]),
    .D(n205_9),
    .CLK(clk42m),
    .CE(ff_g_3_6),
    .CLEAR(n11_6) 
);
  DFFCE ff_b_3_s0 (
    .Q(ff_b[3]),
    .D(n227_7),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_b_2_s0 (
    .Q(ff_b[2]),
    .D(n228_10),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_b_1_s0 (
    .Q(ff_b[1]),
    .D(n229_7),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFCE ff_b_0_s0 (
    .Q(ff_b[0]),
    .D(n230_7),
    .CLK(clk42m),
    .CE(n90_4),
    .CLEAR(n11_6) 
);
  DFFR ff_pixel_s0 (
    .Q(ff_pixel),
    .D(n355_3),
    .CLK(clk42m),
    .RESET(n337_3) 
);
  DFFC ff_enable_s0 (
    .Q(ff_enable),
    .D(n7_6),
    .CLK(clk42m),
    .CLEAR(n11_6) 
);
  MUX2_LUT5 w_digit_s19 (
    .O(w_digit_15),
    .I0(w_digit_23),
    .I1(w_digit_21),
    .S0(w_x[4]) 
);
  MUX2_LUT5 w_digit_s18 (
    .O(w_digit_17),
    .I0(w_digit_27),
    .I1(w_digit_25),
    .S0(w_x[4]) 
);
  MUX2_LUT6 w_digit_s13 (
    .O(w_digit),
    .I0(w_digit_17),
    .I1(w_digit_15),
    .S0(w_x[5]) 
);
  INV n11_s2 (
    .O(n11_6),
    .I(p_slot_reset_n_d) 
);
  INV n7_s2 (
    .O(n7_6),
    .I(ff_enable) 
);
  INV n111_s4 (
    .O(n111_9),
    .I(ff_v_cnt[0]) 
);
  INV n32_s4 (
    .O(n32_9),
    .I(ff_h_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_vga */
module ip_uart (
  clk14m_d,
  n11_6,
  p_slot_reset_n_d,
  uart_tx_d
)
;
input clk14m_d;
input n11_6;
input p_slot_reset_n_d;
output uart_tx_d;
wire n185_3;
wire ff_state_3_8;
wire n111_7;
wire n109_7;
wire n108_7;
wire n107_7;
wire n106_7;
wire n105_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n103_7;
wire n112_6;
wire n110_6;
wire n104_6;
wire n101_6;
wire n47_6;
wire n45_6;
wire n44_6;
wire n43_6;
wire n42_6;
wire n15_10;
wire n10_10;
wire n9_8;
wire n185_4;
wire n44_7;
wire n48_7;
wire [8:0] ff_uart_count;
wire [3:0] ff_state;
wire [9:1] ff_data;
wire VCC;
wire GND;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(ff_uart_count[8]),
    .I1(ff_uart_count[7]),
    .I2(n185_4),
    .I3(p_slot_reset_n_d) 
);
defparam n185_s0.INIT=16'h10FF;
  LUT4 ff_state_3_s3 (
    .F(ff_state_3_8),
    .I0(ff_uart_count[8]),
    .I1(ff_uart_count[7]),
    .I2(n185_4),
    .I3(n103_7) 
);
defparam ff_state_3_s3.INIT=16'h10FF;
  LUT2 n111_s2 (
    .F(n111_7),
    .I0(ff_data[2]),
    .I1(n103_7) 
);
defparam n111_s2.INIT=4'h8;
  LUT2 n109_s2 (
    .F(n109_7),
    .I0(ff_data[4]),
    .I1(n103_7) 
);
defparam n109_s2.INIT=4'h8;
  LUT2 n108_s2 (
    .F(n108_7),
    .I0(ff_data[5]),
    .I1(n103_7) 
);
defparam n108_s2.INIT=4'h8;
  LUT2 n107_s2 (
    .F(n107_7),
    .I0(ff_data[6]),
    .I1(n103_7) 
);
defparam n107_s2.INIT=4'h8;
  LUT2 n106_s2 (
    .F(n106_7),
    .I0(ff_data[7]),
    .I1(n103_7) 
);
defparam n106_s2.INIT=4'h8;
  LUT2 n105_s2 (
    .F(n105_7),
    .I0(ff_data[8]),
    .I1(n103_7) 
);
defparam n105_s2.INIT=4'h8;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n100_s2.INIT=16'h0770;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n99_s2.INIT=16'h0788;
  LUT4 n98_s2 (
    .F(n98_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n98_s2.INIT=16'h08F0;
  LUT4 n103_s2 (
    .F(n103_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n103_s2.INIT=16'hFFFE;
  LUT2 n112_s1 (
    .F(n112_6),
    .I0(ff_data[1]),
    .I1(n103_7) 
);
defparam n112_s1.INIT=4'hB;
  LUT2 n110_s1 (
    .F(n110_6),
    .I0(ff_data[3]),
    .I1(n103_7) 
);
defparam n110_s1.INIT=4'hB;
  LUT2 n104_s1 (
    .F(n104_6),
    .I0(ff_data[9]),
    .I1(n103_7) 
);
defparam n104_s1.INIT=4'hB;
  LUT3 n101_s1 (
    .F(n101_6),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n101_s1.INIT=8'h07;
  LUT2 n47_s1 (
    .F(n47_6),
    .I0(ff_uart_count[0]),
    .I1(ff_uart_count[1]) 
);
defparam n47_s1.INIT=4'h9;
  LUT4 n45_s1 (
    .F(n45_6),
    .I0(ff_uart_count[0]),
    .I1(ff_uart_count[1]),
    .I2(ff_uart_count[2]),
    .I3(ff_uart_count[3]) 
);
defparam n45_s1.INIT=16'hFE01;
  LUT2 n44_s1 (
    .F(n44_6),
    .I0(ff_uart_count[4]),
    .I1(n44_7) 
);
defparam n44_s1.INIT=4'h6;
  LUT3 n43_s1 (
    .F(n43_6),
    .I0(ff_uart_count[4]),
    .I1(n44_7),
    .I2(ff_uart_count[5]) 
);
defparam n43_s1.INIT=8'hB4;
  LUT4 n42_s1 (
    .F(n42_6),
    .I0(ff_uart_count[4]),
    .I1(ff_uart_count[5]),
    .I2(n44_7),
    .I3(ff_uart_count[6]) 
);
defparam n42_s1.INIT=16'hEF10;
  LUT3 n15_s4 (
    .F(n15_10),
    .I0(ff_uart_count[0]),
    .I1(ff_uart_count[1]),
    .I2(ff_uart_count[2]) 
);
defparam n15_s4.INIT=8'hE1;
  LUT2 n10_s4 (
    .F(n10_10),
    .I0(ff_uart_count[7]),
    .I1(n185_4) 
);
defparam n10_s4.INIT=4'h6;
  LUT3 n9_s3 (
    .F(n9_8),
    .I0(ff_uart_count[7]),
    .I1(n185_4),
    .I2(ff_uart_count[8]) 
);
defparam n9_s3.INIT=8'hB4;
  LUT4 n185_s1 (
    .F(n185_4),
    .I0(ff_uart_count[4]),
    .I1(ff_uart_count[5]),
    .I2(ff_uart_count[6]),
    .I3(n44_7) 
);
defparam n185_s1.INIT=16'h0100;
  LUT4 n44_s2 (
    .F(n44_7),
    .I0(ff_uart_count[0]),
    .I1(ff_uart_count[1]),
    .I2(ff_uart_count[2]),
    .I3(ff_uart_count[3]) 
);
defparam n44_s2.INIT=16'h0001;
  DFFR ff_uart_count_7_s0 (
    .Q(ff_uart_count[7]),
    .D(n10_10),
    .CLK(clk14m_d),
    .RESET(n185_3) 
);
  DFFR ff_uart_count_6_s0 (
    .Q(ff_uart_count[6]),
    .D(n42_6),
    .CLK(clk14m_d),
    .RESET(n11_6) 
);
  DFFR ff_uart_count_5_s0 (
    .Q(ff_uart_count[5]),
    .D(n43_6),
    .CLK(clk14m_d),
    .RESET(n11_6) 
);
  DFFR ff_uart_count_4_s0 (
    .Q(ff_uart_count[4]),
    .D(n44_6),
    .CLK(clk14m_d),
    .RESET(n11_6) 
);
  DFFR ff_uart_count_3_s0 (
    .Q(ff_uart_count[3]),
    .D(n45_6),
    .CLK(clk14m_d),
    .RESET(n11_6) 
);
  DFFR ff_uart_count_2_s0 (
    .Q(ff_uart_count[2]),
    .D(n15_10),
    .CLK(clk14m_d),
    .RESET(n185_3) 
);
  DFFR ff_uart_count_1_s0 (
    .Q(ff_uart_count[1]),
    .D(n47_6),
    .CLK(clk14m_d),
    .RESET(n11_6) 
);
  DFFR ff_uart_count_0_s0 (
    .Q(ff_uart_count[0]),
    .D(n48_7),
    .CLK(clk14m_d),
    .RESET(n11_6) 
);
  DFFR ff_uart_count_8_s0 (
    .Q(ff_uart_count[8]),
    .D(n9_8),
    .CLK(clk14m_d),
    .RESET(n185_3) 
);
  DFFRE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n98_7),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .RESET(n11_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFRE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n99_7),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .RESET(n11_6) 
);
defparam ff_state_2_s1.INIT=1'b0;
  DFFRE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n100_7),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .RESET(n11_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFRE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n101_6),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .RESET(n11_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFSE ff_data_9_s1 (
    .Q(ff_data[9]),
    .D(n103_7),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .SET(n11_6) 
);
defparam ff_data_9_s1.INIT=1'b1;
  DFFSE ff_data_8_s1 (
    .Q(ff_data[8]),
    .D(n104_6),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .SET(n11_6) 
);
defparam ff_data_8_s1.INIT=1'b1;
  DFFSE ff_data_7_s1 (
    .Q(ff_data[7]),
    .D(n105_7),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .SET(n11_6) 
);
defparam ff_data_7_s1.INIT=1'b1;
  DFFSE ff_data_6_s1 (
    .Q(ff_data[6]),
    .D(n106_7),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .SET(n11_6) 
);
defparam ff_data_6_s1.INIT=1'b1;
  DFFSE ff_data_5_s1 (
    .Q(ff_data[5]),
    .D(n107_7),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .SET(n11_6) 
);
defparam ff_data_5_s1.INIT=1'b1;
  DFFSE ff_data_4_s1 (
    .Q(ff_data[4]),
    .D(n108_7),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .SET(n11_6) 
);
defparam ff_data_4_s1.INIT=1'b1;
  DFFSE ff_data_3_s1 (
    .Q(ff_data[3]),
    .D(n109_7),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .SET(n11_6) 
);
defparam ff_data_3_s1.INIT=1'b1;
  DFFSE ff_data_2_s1 (
    .Q(ff_data[2]),
    .D(n110_6),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .SET(n11_6) 
);
defparam ff_data_2_s1.INIT=1'b1;
  DFFSE ff_data_1_s1 (
    .Q(ff_data[1]),
    .D(n111_7),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .SET(n11_6) 
);
defparam ff_data_1_s1.INIT=1'b1;
  DFFSE ff_data_0_s1 (
    .Q(uart_tx_d),
    .D(n112_6),
    .CLK(clk14m_d),
    .CE(ff_state_3_8),
    .SET(n11_6) 
);
defparam ff_data_0_s1.INIT=1'b1;
  INV n48_s2 (
    .O(n48_7),
    .I(ff_uart_count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_uart */
module Gowin_rPLL (
  clk14m_d,
  clk86m
)
;
input clk14m_d;
output clk86m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk86m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2A-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.32";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_CLKDIV (
  clk86m,
  p_slot_reset_n_d,
  clk42m
)
;
input clk86m;
input p_slot_reset_n_d;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk86m),
    .RESETN(p_slot_reset_n_d) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk42m,
  n11_6,
  bus_rdata_en,
  p_slot_wr_n_d,
  p_slot_rd_n_d,
  p_slot_ioreq_n_d,
  p_slot_sltsl_n_d,
  p_slot_mreq_n_d,
  n30_7,
  n30_8,
  p_slot_address_d,
  p_slot_data_in,
  bus_rdata,
  bus_ioreq,
  bus_valid,
  bus_write,
  p_slot_data_dir_d_4,
  bus_address,
  bus_wdata,
  ff_rdata
)
;
input clk42m;
input n11_6;
input bus_rdata_en;
input p_slot_wr_n_d;
input p_slot_rd_n_d;
input p_slot_ioreq_n_d;
input p_slot_sltsl_n_d;
input p_slot_mreq_n_d;
input n30_7;
input n30_8;
input [7:0] p_slot_address_d;
input [7:0] p_slot_data_in;
input [7:0] bus_rdata;
output bus_ioreq;
output bus_valid;
output bus_write;
output p_slot_data_dir_d_4;
output [7:0] bus_address;
output [7:0] bus_wdata;
output [7:0] ff_rdata;
wire n20_3;
wire w_active;
wire n221_3;
wire w_active_4;
wire ff_valid_8;
wire n38_5;
wire n52_13;
wire ff_active;
wire VCC;
wire GND;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(p_slot_wr_n_d),
    .I1(p_slot_rd_n_d),
    .I2(p_slot_ioreq_n_d) 
);
defparam n20_s0.INIT=8'h07;
  LUT3 w_active_s0 (
    .F(w_active),
    .I0(p_slot_wr_n_d),
    .I1(p_slot_rd_n_d),
    .I2(w_active_4) 
);
defparam w_active_s0.INIT=8'h07;
  LUT3 n221_s0 (
    .F(n221_3),
    .I0(p_slot_wr_n_d),
    .I1(ff_active),
    .I2(w_active_4) 
);
defparam n221_s0.INIT=8'h01;
  LUT3 w_active_s1 (
    .F(w_active_4),
    .I0(p_slot_sltsl_n_d),
    .I1(p_slot_mreq_n_d),
    .I2(p_slot_ioreq_n_d) 
);
defparam w_active_s1.INIT=8'hE0;
  LUT3 ff_valid_s4 (
    .F(ff_valid_8),
    .I0(n30_7),
    .I1(n30_8),
    .I2(ff_active) 
);
defparam ff_valid_s4.INIT=8'h8F;
  LUT4 n38_s1 (
    .F(n38_5),
    .I0(ff_active),
    .I1(p_slot_wr_n_d),
    .I2(p_slot_rd_n_d),
    .I3(w_active_4) 
);
defparam n38_s1.INIT=16'h0015;
  LUT4 n52_s4 (
    .F(n52_13),
    .I0(p_slot_wr_n_d),
    .I1(w_active),
    .I2(bus_write),
    .I3(ff_active) 
);
defparam n52_s4.INIT=16'hF077;
  DFFCE ff_address_7_s0 (
    .Q(bus_address[7]),
    .D(p_slot_address_d[7]),
    .CLK(clk42m),
    .CE(n38_5),
    .CLEAR(n11_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(bus_address[6]),
    .D(p_slot_address_d[6]),
    .CLK(clk42m),
    .CE(n38_5),
    .CLEAR(n11_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(bus_address[5]),
    .D(p_slot_address_d[5]),
    .CLK(clk42m),
    .CE(n38_5),
    .CLEAR(n11_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(bus_address[4]),
    .D(p_slot_address_d[4]),
    .CLK(clk42m),
    .CE(n38_5),
    .CLEAR(n11_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(bus_address[3]),
    .D(p_slot_address_d[3]),
    .CLK(clk42m),
    .CE(n38_5),
    .CLEAR(n11_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(bus_address[2]),
    .D(p_slot_address_d[2]),
    .CLK(clk42m),
    .CE(n38_5),
    .CLEAR(n11_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(bus_address[1]),
    .D(p_slot_address_d[1]),
    .CLK(clk42m),
    .CE(n38_5),
    .CLEAR(n11_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(bus_address[0]),
    .D(p_slot_address_d[0]),
    .CLK(clk42m),
    .CE(n38_5),
    .CLEAR(n11_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(bus_wdata[7]),
    .D(p_slot_data_in[7]),
    .CLK(clk42m),
    .CE(n221_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(bus_wdata[6]),
    .D(p_slot_data_in[6]),
    .CLK(clk42m),
    .CE(n221_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(bus_wdata[5]),
    .D(p_slot_data_in[5]),
    .CLK(clk42m),
    .CE(n221_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(bus_wdata[4]),
    .D(p_slot_data_in[4]),
    .CLK(clk42m),
    .CE(n221_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(bus_wdata[3]),
    .D(p_slot_data_in[3]),
    .CLK(clk42m),
    .CE(n221_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(bus_wdata[2]),
    .D(p_slot_data_in[2]),
    .CLK(clk42m),
    .CE(n221_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(bus_wdata[1]),
    .D(p_slot_data_in[1]),
    .CLK(clk42m),
    .CE(n221_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(bus_wdata[0]),
    .D(p_slot_data_in[0]),
    .CLK(clk42m),
    .CE(n221_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_ioreq_s0 (
    .Q(bus_ioreq),
    .D(n20_3),
    .CLK(clk42m),
    .CE(n38_5),
    .CLEAR(n11_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(bus_rdata[7]),
    .CLK(clk42m),
    .CE(bus_rdata_en),
    .CLEAR(n11_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(bus_rdata[6]),
    .CLK(clk42m),
    .CE(bus_rdata_en),
    .CLEAR(n11_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(bus_rdata[5]),
    .CLK(clk42m),
    .CE(bus_rdata_en),
    .CLEAR(n11_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(bus_rdata[4]),
    .CLK(clk42m),
    .CE(bus_rdata_en),
    .CLEAR(n11_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(bus_rdata[3]),
    .CLK(clk42m),
    .CE(bus_rdata_en),
    .CLEAR(n11_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(bus_rdata[2]),
    .CLK(clk42m),
    .CE(bus_rdata_en),
    .CLEAR(n11_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(bus_rdata[1]),
    .CLK(clk42m),
    .CE(bus_rdata_en),
    .CLEAR(n11_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(bus_rdata[0]),
    .CLK(clk42m),
    .CE(bus_rdata_en),
    .CLEAR(n11_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk42m),
    .CLEAR(n11_6) 
);
  DFFCE ff_valid_s1 (
    .Q(bus_valid),
    .D(n38_5),
    .CLK(clk42m),
    .CE(ff_valid_8),
    .CLEAR(n11_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(bus_write),
    .D(n52_13),
    .CLK(clk42m),
    .PRESET(n11_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV p_slot_data_dir_d_s0 (
    .O(p_slot_data_dir_d_4),
    .I(bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module test_controller (
  clk42m,
  n11_6,
  bus_write,
  bus_valid,
  bus_ioreq,
  bus_wdata,
  dipsw_d,
  bus_address,
  bus_rdata_en,
  n30_7,
  n30_8,
  bus_rdata,
  w_latch_data
)
;
input clk42m;
input n11_6;
input bus_write;
input bus_valid;
input bus_ioreq;
input [7:0] bus_wdata;
input [4:0] dipsw_d;
input [7:0] bus_address;
output bus_rdata_en;
output n30_7;
output n30_8;
output [7:0] bus_rdata;
output [7:0] w_latch_data;
wire n25_3;
wire n26_3;
wire n27_3;
wire n28_3;
wire n29_3;
wire n44_3;
wire n24_6;
wire n23_6;
wire n22_6;
wire n30_6;
wire n44_4;
wire VCC;
wire GND;
  LUT4 n25_s0 (
    .F(n25_3),
    .I0(w_latch_data[4]),
    .I1(dipsw_d[4]),
    .I2(bus_address[0]),
    .I3(n30_6) 
);
defparam n25_s0.INIT=16'hAC00;
  LUT4 n26_s0 (
    .F(n26_3),
    .I0(w_latch_data[3]),
    .I1(dipsw_d[3]),
    .I2(bus_address[0]),
    .I3(n30_6) 
);
defparam n26_s0.INIT=16'hAC00;
  LUT4 n27_s0 (
    .F(n27_3),
    .I0(w_latch_data[2]),
    .I1(dipsw_d[2]),
    .I2(bus_address[0]),
    .I3(n30_6) 
);
defparam n27_s0.INIT=16'hAC00;
  LUT4 n28_s0 (
    .F(n28_3),
    .I0(w_latch_data[1]),
    .I1(dipsw_d[1]),
    .I2(bus_address[0]),
    .I3(n30_6) 
);
defparam n28_s0.INIT=16'hAC00;
  LUT4 n29_s0 (
    .F(n29_3),
    .I0(w_latch_data[0]),
    .I1(dipsw_d[0]),
    .I2(bus_address[0]),
    .I3(n30_6) 
);
defparam n29_s0.INIT=16'hAC00;
  LUT4 n44_s0 (
    .F(n44_3),
    .I0(bus_write),
    .I1(bus_valid),
    .I2(bus_address[0]),
    .I3(n44_4) 
);
defparam n44_s0.INIT=16'h8000;
  LUT3 n24_s1 (
    .F(n24_6),
    .I0(bus_address[0]),
    .I1(w_latch_data[5]),
    .I2(n30_6) 
);
defparam n24_s1.INIT=8'h80;
  LUT3 n23_s1 (
    .F(n23_6),
    .I0(bus_address[0]),
    .I1(w_latch_data[6]),
    .I2(n30_6) 
);
defparam n23_s1.INIT=8'h80;
  LUT3 n22_s1 (
    .F(n22_6),
    .I0(bus_address[0]),
    .I1(w_latch_data[7]),
    .I2(n30_6) 
);
defparam n22_s1.INIT=8'h80;
  LUT4 n30_s1 (
    .F(n30_6),
    .I0(bus_write),
    .I1(bus_valid),
    .I2(n30_7),
    .I3(n30_8) 
);
defparam n30_s1.INIT=16'h4000;
  LUT2 n44_s1 (
    .F(n44_4),
    .I0(n30_7),
    .I1(n30_8) 
);
defparam n44_s1.INIT=4'h8;
  LUT4 n30_s2 (
    .F(n30_7),
    .I0(bus_address[1]),
    .I1(bus_address[2]),
    .I2(bus_address[3]),
    .I3(bus_address[4]) 
);
defparam n30_s2.INIT=16'h0100;
  LUT4 n30_s3 (
    .F(n30_8),
    .I0(bus_address[5]),
    .I1(bus_address[6]),
    .I2(bus_address[7]),
    .I3(bus_ioreq) 
);
defparam n30_s3.INIT=16'h0100;
  DFFC ff_rdata_6_s0 (
    .Q(bus_rdata[6]),
    .D(n23_6),
    .CLK(clk42m),
    .CLEAR(n11_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(bus_rdata[5]),
    .D(n24_6),
    .CLK(clk42m),
    .CLEAR(n11_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(bus_rdata[4]),
    .D(n25_3),
    .CLK(clk42m),
    .CLEAR(n11_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(bus_rdata[3]),
    .D(n26_3),
    .CLK(clk42m),
    .CLEAR(n11_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(bus_rdata[2]),
    .D(n27_3),
    .CLK(clk42m),
    .CLEAR(n11_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(bus_rdata[1]),
    .D(n28_3),
    .CLK(clk42m),
    .CLEAR(n11_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(bus_rdata[0]),
    .D(n29_3),
    .CLK(clk42m),
    .CLEAR(n11_6) 
);
  DFFC ff_rdata_en_s0 (
    .Q(bus_rdata_en),
    .D(n30_6),
    .CLK(clk42m),
    .CLEAR(n11_6) 
);
  DFFCE ff_latch_7_s0 (
    .Q(w_latch_data[7]),
    .D(bus_wdata[7]),
    .CLK(clk42m),
    .CE(n44_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_latch_6_s0 (
    .Q(w_latch_data[6]),
    .D(bus_wdata[6]),
    .CLK(clk42m),
    .CE(n44_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_latch_5_s0 (
    .Q(w_latch_data[5]),
    .D(bus_wdata[5]),
    .CLK(clk42m),
    .CE(n44_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_latch_4_s0 (
    .Q(w_latch_data[4]),
    .D(bus_wdata[4]),
    .CLK(clk42m),
    .CE(n44_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_latch_3_s0 (
    .Q(w_latch_data[3]),
    .D(bus_wdata[3]),
    .CLK(clk42m),
    .CE(n44_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_latch_2_s0 (
    .Q(w_latch_data[2]),
    .D(bus_wdata[2]),
    .CLK(clk42m),
    .CE(n44_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_latch_1_s0 (
    .Q(w_latch_data[1]),
    .D(bus_wdata[1]),
    .CLK(clk42m),
    .CE(n44_3),
    .CLEAR(n11_6) 
);
  DFFCE ff_latch_0_s0 (
    .Q(w_latch_data[0]),
    .D(bus_wdata[0]),
    .CLK(clk42m),
    .CE(n44_3),
    .CLEAR(n11_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(bus_rdata[7]),
    .D(n22_6),
    .CLK(clk42m),
    .CLEAR(n11_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* test_controller */
module tangprimer20k_vdp_cartridge_test (
  clk14m,
  clk27m,
  dipsw,
  p_slot_reset_n,
  p_slot_sltsl_n,
  p_slot_mreq_n,
  p_slot_ioreq_n,
  p_slot_wr_n,
  p_slot_rd_n,
  p_slot_m1_n,
  p_slot_rfsh_n,
  p_slot_address,
  p_slot_data,
  p_slot_data_dir,
  p_slot_busdir,
  p_slot_oe_n,
  p_slot_int,
  p_slot_wait,
  p_video_hs,
  p_video_vs,
  p_video_r,
  p_video_g,
  p_video_b,
  uart_tx
)
;
input clk14m;
input clk27m;
input [4:0] dipsw;
input p_slot_reset_n;
input p_slot_sltsl_n;
input p_slot_mreq_n;
input p_slot_ioreq_n;
input p_slot_wr_n;
input p_slot_rd_n;
input p_slot_m1_n;
input p_slot_rfsh_n;
input [15:0] p_slot_address;
inout [7:0] p_slot_data;
output p_slot_data_dir;
output p_slot_busdir;
output p_slot_oe_n;
output p_slot_int;
output p_slot_wait;
output p_video_hs;
output p_video_vs;
output [4:0] p_video_r;
output [4:0] p_video_g;
output [4:0] p_video_b;
output uart_tx;
wire clk14m_d;
wire p_slot_reset_n_d;
wire p_slot_sltsl_n_d;
wire p_slot_mreq_n_d;
wire p_slot_ioreq_n_d;
wire p_slot_wr_n_d;
wire p_slot_rd_n_d;
wire p_slot_busdir_d;
wire p_slot_busdir_d_5;
wire p_slot_busdir_d_6;
wire p_video_hs_d;
wire p_video_vs_d;
wire ff_pixel;
wire n11_6;
wire uart_tx_d;
wire clk86m;
wire clk42m;
wire bus_ioreq;
wire bus_valid;
wire bus_write;
wire p_slot_data_dir_d_4;
wire bus_rdata_en;
wire n30_7;
wire n30_8;
wire [4:0] dipsw_d;
wire [7:0] p_slot_address_d;
wire [7:0] p_slot_data_in;
wire [1:0] p_video_b_d;
wire [1:0] p_video_g_d;
wire [1:0] p_video_r_d;
wire [7:0] bus_address;
wire [7:0] bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] bus_rdata;
wire [7:0] w_latch_data;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF dipsw_0_ibuf (
    .O(dipsw_d[0]),
    .I(dipsw[0]) 
);
  IBUF dipsw_1_ibuf (
    .O(dipsw_d[1]),
    .I(dipsw[1]) 
);
  IBUF dipsw_2_ibuf (
    .O(dipsw_d[2]),
    .I(dipsw[2]) 
);
  IBUF dipsw_3_ibuf (
    .O(dipsw_d[3]),
    .I(dipsw[3]) 
);
  IBUF dipsw_4_ibuf (
    .O(dipsw_d[4]),
    .I(dipsw[4]) 
);
  IBUF p_slot_reset_n_ibuf (
    .O(p_slot_reset_n_d),
    .I(p_slot_reset_n) 
);
  IBUF p_slot_sltsl_n_ibuf (
    .O(p_slot_sltsl_n_d),
    .I(p_slot_sltsl_n) 
);
  IBUF p_slot_mreq_n_ibuf (
    .O(p_slot_mreq_n_d),
    .I(p_slot_mreq_n) 
);
  IBUF p_slot_ioreq_n_ibuf (
    .O(p_slot_ioreq_n_d),
    .I(p_slot_ioreq_n) 
);
  IBUF p_slot_wr_n_ibuf (
    .O(p_slot_wr_n_d),
    .I(p_slot_wr_n) 
);
  IBUF p_slot_rd_n_ibuf (
    .O(p_slot_rd_n_d),
    .I(p_slot_rd_n) 
);
  IBUF p_slot_address_0_ibuf (
    .O(p_slot_address_d[0]),
    .I(p_slot_address[0]) 
);
  IBUF p_slot_address_1_ibuf (
    .O(p_slot_address_d[1]),
    .I(p_slot_address[1]) 
);
  IBUF p_slot_address_2_ibuf (
    .O(p_slot_address_d[2]),
    .I(p_slot_address[2]) 
);
  IBUF p_slot_address_3_ibuf (
    .O(p_slot_address_d[3]),
    .I(p_slot_address[3]) 
);
  IBUF p_slot_address_4_ibuf (
    .O(p_slot_address_d[4]),
    .I(p_slot_address[4]) 
);
  IBUF p_slot_address_5_ibuf (
    .O(p_slot_address_d[5]),
    .I(p_slot_address[5]) 
);
  IBUF p_slot_address_6_ibuf (
    .O(p_slot_address_d[6]),
    .I(p_slot_address[6]) 
);
  IBUF p_slot_address_7_ibuf (
    .O(p_slot_address_d[7]),
    .I(p_slot_address[7]) 
);
  IOBUF p_slot_data_0_iobuf (
    .O(p_slot_data_in[0]),
    .IO(p_slot_data[0]),
    .I(ff_rdata[0]),
    .OEN(bus_write) 
);
  IOBUF p_slot_data_1_iobuf (
    .O(p_slot_data_in[1]),
    .IO(p_slot_data[1]),
    .I(ff_rdata[1]),
    .OEN(bus_write) 
);
  IOBUF p_slot_data_2_iobuf (
    .O(p_slot_data_in[2]),
    .IO(p_slot_data[2]),
    .I(ff_rdata[2]),
    .OEN(bus_write) 
);
  IOBUF p_slot_data_3_iobuf (
    .O(p_slot_data_in[3]),
    .IO(p_slot_data[3]),
    .I(ff_rdata[3]),
    .OEN(bus_write) 
);
  IOBUF p_slot_data_4_iobuf (
    .O(p_slot_data_in[4]),
    .IO(p_slot_data[4]),
    .I(ff_rdata[4]),
    .OEN(bus_write) 
);
  IOBUF p_slot_data_5_iobuf (
    .O(p_slot_data_in[5]),
    .IO(p_slot_data[5]),
    .I(ff_rdata[5]),
    .OEN(bus_write) 
);
  IOBUF p_slot_data_6_iobuf (
    .O(p_slot_data_in[6]),
    .IO(p_slot_data[6]),
    .I(ff_rdata[6]),
    .OEN(bus_write) 
);
  IOBUF p_slot_data_7_iobuf (
    .O(p_slot_data_in[7]),
    .IO(p_slot_data[7]),
    .I(ff_rdata[7]),
    .OEN(bus_write) 
);
  OBUF p_slot_data_dir_obuf (
    .O(p_slot_data_dir),
    .I(p_slot_data_dir_d_4) 
);
  OBUF p_slot_busdir_obuf (
    .O(p_slot_busdir),
    .I(p_slot_busdir_d) 
);
  OBUF p_slot_oe_n_obuf (
    .O(p_slot_oe_n),
    .I(GND) 
);
  OBUF p_slot_int_obuf (
    .O(p_slot_int),
    .I(GND) 
);
  OBUF p_slot_wait_obuf (
    .O(p_slot_wait),
    .I(GND) 
);
  OBUF p_video_hs_obuf (
    .O(p_video_hs),
    .I(p_video_hs_d) 
);
  OBUF p_video_vs_obuf (
    .O(p_video_vs),
    .I(p_video_vs_d) 
);
  OBUF p_video_r_0_obuf (
    .O(p_video_r[0]),
    .I(p_video_r_d[0]) 
);
  OBUF p_video_r_1_obuf (
    .O(p_video_r[1]),
    .I(p_video_r_d[1]) 
);
  OBUF p_video_r_2_obuf (
    .O(p_video_r[2]),
    .I(ff_pixel) 
);
  OBUF p_video_r_3_obuf (
    .O(p_video_r[3]),
    .I(GND) 
);
  OBUF p_video_r_4_obuf (
    .O(p_video_r[4]),
    .I(GND) 
);
  OBUF p_video_g_0_obuf (
    .O(p_video_g[0]),
    .I(p_video_g_d[0]) 
);
  OBUF p_video_g_1_obuf (
    .O(p_video_g[1]),
    .I(p_video_g_d[1]) 
);
  OBUF p_video_g_2_obuf (
    .O(p_video_g[2]),
    .I(ff_pixel) 
);
  OBUF p_video_g_3_obuf (
    .O(p_video_g[3]),
    .I(GND) 
);
  OBUF p_video_g_4_obuf (
    .O(p_video_g[4]),
    .I(GND) 
);
  OBUF p_video_b_0_obuf (
    .O(p_video_b[0]),
    .I(p_video_b_d[0]) 
);
  OBUF p_video_b_1_obuf (
    .O(p_video_b[1]),
    .I(p_video_b_d[1]) 
);
  OBUF p_video_b_2_obuf (
    .O(p_video_b[2]),
    .I(ff_pixel) 
);
  OBUF p_video_b_3_obuf (
    .O(p_video_b[3]),
    .I(GND) 
);
  OBUF p_video_b_4_obuf (
    .O(p_video_b[4]),
    .I(GND) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(uart_tx_d) 
);
  LUT3 p_slot_busdir_d_s (
    .F(p_slot_busdir_d),
    .I0(p_slot_ioreq_n_d),
    .I1(p_slot_busdir_d_5),
    .I2(p_slot_busdir_d_6) 
);
defparam p_slot_busdir_d_s.INIT=8'h10;
  LUT4 p_slot_busdir_d_s0 (
    .F(p_slot_busdir_d_5),
    .I0(p_slot_address_d[1]),
    .I1(p_slot_address_d[7]),
    .I2(p_slot_address_d[3]),
    .I3(p_slot_address_d[4]) 
);
defparam p_slot_busdir_d_s0.INIT=16'hFE3F;
  LUT4 p_slot_busdir_d_s1 (
    .F(p_slot_busdir_d_6),
    .I0(p_slot_rd_n_d),
    .I1(p_slot_address_d[2]),
    .I2(p_slot_address_d[5]),
    .I3(p_slot_address_d[6]) 
);
defparam p_slot_busdir_d_s1.INIT=16'h0001;
  ip_vga u_vga (
    .clk42m(clk42m),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .w_latch_data(w_latch_data[7:0]),
    .p_video_hs_d(p_video_hs_d),
    .p_video_vs_d(p_video_vs_d),
    .ff_pixel(ff_pixel),
    .n11_6(n11_6),
    .p_video_b_d(p_video_b_d[1:0]),
    .p_video_g_d(p_video_g_d[1:0]),
    .p_video_r_d(p_video_r_d[1:0])
);
  ip_uart u_uart (
    .clk14m_d(clk14m_d),
    .n11_6(n11_6),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .uart_tx_d(uart_tx_d)
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk86m(clk86m)
);
  Gowin_CLKDIV u_clkdiv (
    .clk86m(clk86m),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk42m(clk42m),
    .n11_6(n11_6),
    .bus_rdata_en(bus_rdata_en),
    .p_slot_wr_n_d(p_slot_wr_n_d),
    .p_slot_rd_n_d(p_slot_rd_n_d),
    .p_slot_ioreq_n_d(p_slot_ioreq_n_d),
    .p_slot_sltsl_n_d(p_slot_sltsl_n_d),
    .p_slot_mreq_n_d(p_slot_mreq_n_d),
    .n30_7(n30_7),
    .n30_8(n30_8),
    .p_slot_address_d(p_slot_address_d[7:0]),
    .p_slot_data_in(p_slot_data_in[7:0]),
    .bus_rdata(bus_rdata[7:0]),
    .bus_ioreq(bus_ioreq),
    .bus_valid(bus_valid),
    .bus_write(bus_write),
    .p_slot_data_dir_d_4(p_slot_data_dir_d_4),
    .bus_address(bus_address[7:0]),
    .bus_wdata(bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  test_controller u_test_controller (
    .clk42m(clk42m),
    .n11_6(n11_6),
    .bus_write(bus_write),
    .bus_valid(bus_valid),
    .bus_ioreq(bus_ioreq),
    .bus_wdata(bus_wdata[7:0]),
    .dipsw_d(dipsw_d[4:0]),
    .bus_address(bus_address[7:0]),
    .bus_rdata_en(bus_rdata_en),
    .n30_7(n30_7),
    .n30_8(n30_8),
    .bus_rdata(bus_rdata[7:0]),
    .w_latch_data(w_latch_data[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangprimer20k_vdp_cartridge_test */
