{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-02 22:30:46.807\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m28\u001b[0m - \u001b[1mFrontPanel SDK Version: 5.3.6\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:46.810\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m39\u001b[0m - \u001b[1mFrontPanel API ready\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:46.967\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m117\u001b[0m - \u001b[1mBitstream file: c:\\Users\\User\\measurement_setting\\bitstream\\top_bh_fpga.bit\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:46.967\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m120\u001b[0m - \u001b[1mBitstream date: 2026-01-02 22:25:50\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:46.973\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m147\u001b[0m - \u001b[1mModel        : XEM7310-A75\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:46.973\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m148\u001b[0m - \u001b[1mSerial Number: 1917000Q6P\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:46.974\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m149\u001b[0m - \u001b[1mInterface    : USB 3\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:46.974\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m150\u001b[0m - \u001b[1mUSB Speed    : SUPER\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:46.974\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m151\u001b[0m - \u001b[1mMax Blocksize: 16384\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:46.974\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m152\u001b[0m - \u001b[1mWire Width   : 32\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:46.975\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m153\u001b[0m - \u001b[1mTrigger Width: 32\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:46.976\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m154\u001b[0m - \u001b[1mPipe Width   : 32\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:47.100\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m172\u001b[0m - \u001b[1mInput bitstream file: \"top_bh_fpga.bit\" is connected to the device!\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:47.101\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m184\u001b[0m - \u001b[1mFrontPanel is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:47.102\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m85\u001b[0m - \u001b[1mAutoWireIn is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:47.102\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m86\u001b[0m - \u001b[1mAutoWireOut is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:47.102\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m89\u001b[0m - \u001b[1mAutoTriggerOut is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-02 22:30:47.102\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m92\u001b[0m - \u001b[1mFPGA initialized!\n",
      "\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "p_config = { # Trigger는 다시 당겨지고..\n",
    "    \"asic_mode\":                      {\"trigger\": 1,  \"value\": 0},   # 0 training_only, 1 train_inf_sweep, 2 inference_only\n",
    "    \"training_epochs\":                {\"trigger\": 2,  \"value\": 200},\n",
    "    \"inference_epochs\":               {\"trigger\": 3,  \"value\": 500},\n",
    "    \"dataset\":                        {\"trigger\": 4,  \"value\": 1},   # 0 DVS_GESTURE, 1 N_MNIST, 2 NTIDIGITS\n",
    "    \"timesteps\":                      {\"trigger\": 5,  \"value\": 5},\n",
    "    \"input_size_layer1\":              {\"trigger\": 6,  \"value\": 578},\n",
    "    \"long_time_input_streaming_mode\": {\"trigger\": 7,  \"value\": 0},\n",
    "    \"binary_classifier_mode\":         {\"trigger\": 8,  \"value\": 0},\n",
    "    \"loser_encourage_mode\":           {\"trigger\": 9,  \"value\": 0},\n",
    "    \"layer1_cut_list\":                {\"trigger\": 10, \"value\": [256,17,171,342,342,342,342,342,342,342,342,342,342,342,496]},\n",
    "    \"layer2_cut_list\":                {\"trigger\": 11, \"value\": [256,17,171,342,342,342,342,342,342,342,342,342,342,342,496]},\n",
    "}\n",
    "\n",
    "import time\n",
    "import numpy as np\n",
    "from mms_ok import XEM7310\n",
    "\n",
    "def signed_encoding_32bit(value):\n",
    "    return value & 0xFFFFFFFF\n",
    "def signed_decoding_32bit(value):\n",
    "    return value - 0x100000000 if value & 0x80000000 else value\n",
    "\n",
    "bitstream_path = r\"bitstream/top_bh_fpga.bit\"\n",
    "fpga = XEM7310(bitstream_path=bitstream_path)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-02 22:30:47.400\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mreset\u001b[0m:\u001b[36m264\u001b[0m - \u001b[1mReset Start (1.0s)\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Resetting FPGA for 1.0 seconds...\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-02 22:30:48.415\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mreset\u001b[0m:\u001b[36m272\u001b[0m - \u001b[1mReset End (1.0s)\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "System reset complete.\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "######### p_config mode ######################################################################\n",
      "WireOut 0x20 value: 0 <-- asic_mode\n",
      "WireOut 0x20 value: 200 <-- training_epochs\n",
      "WireOut 0x20 value: 500 <-- inference_epochs\n",
      "WireOut 0x20 value: 1 <-- dataset\n",
      "WireOut 0x20 value: 5 <-- timesteps\n",
      "WireOut 0x20 value: 578 <-- input_size_layer1\n",
      "WireOut 0x20 value: 0 <-- long_time_input_streaming_mode\n",
      "WireOut 0x20 value: 0 <-- binary_classifier_mode\n",
      "WireOut 0x20 value: 0 <-- loser_encourage_mode\n",
      "WireOut 0x20 value: 256 <-- layer1_cut_list[0]\n",
      "WireOut 0x20 value: 17 <-- layer1_cut_list[1]\n",
      "WireOut 0x20 value: 171 <-- layer1_cut_list[2]\n",
      "WireOut 0x20 value: 342 <-- layer1_cut_list[3]\n",
      "WireOut 0x20 value: 342 <-- layer1_cut_list[4]\n",
      "WireOut 0x20 value: 342 <-- layer1_cut_list[5]\n",
      "WireOut 0x20 value: 342 <-- layer1_cut_list[6]\n",
      "WireOut 0x20 value: 342 <-- layer1_cut_list[7]\n",
      "WireOut 0x20 value: 342 <-- layer1_cut_list[8]\n",
      "WireOut 0x20 value: 342 <-- layer1_cut_list[9]\n",
      "WireOut 0x20 value: 342 <-- layer1_cut_list[10]\n",
      "WireOut 0x20 value: 342 <-- layer1_cut_list[11]\n",
      "WireOut 0x20 value: 342 <-- layer1_cut_list[12]\n",
      "WireOut 0x20 value: 342 <-- layer1_cut_list[13]\n",
      "WireOut 0x20 value: 496 <-- layer1_cut_list[14]\n",
      "WireOut 0x20 value: 256 <-- layer2_cut_list[0]\n",
      "WireOut 0x20 value: 17 <-- layer2_cut_list[1]\n",
      "WireOut 0x20 value: 171 <-- layer2_cut_list[2]\n",
      "WireOut 0x20 value: 342 <-- layer2_cut_list[3]\n",
      "WireOut 0x20 value: 342 <-- layer2_cut_list[4]\n",
      "WireOut 0x20 value: 342 <-- layer2_cut_list[5]\n",
      "WireOut 0x20 value: 342 <-- layer2_cut_list[6]\n",
      "WireOut 0x20 value: 342 <-- layer2_cut_list[7]\n",
      "WireOut 0x20 value: 342 <-- layer2_cut_list[8]\n",
      "WireOut 0x20 value: 342 <-- layer2_cut_list[9]\n",
      "WireOut 0x20 value: 342 <-- layer2_cut_list[10]\n",
      "WireOut 0x20 value: 342 <-- layer2_cut_list[11]\n",
      "WireOut 0x20 value: 342 <-- layer2_cut_list[12]\n",
      "WireOut 0x20 value: 342 <-- layer2_cut_list[13]\n",
      "WireOut 0x20 value: 496 <-- layer2_cut_list[14]\n",
      "######### p_config done mode ######################################################################\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# ######### Reset ######################################################################\n",
    "reset_time = 1.0  # seconds\n",
    "print(f'Resetting FPGA for {reset_time} seconds...')\n",
    "fpga.reset(reset_address = 0x00, reset_time = reset_time, active_low = True)\n",
    "print('System reset complete.')\n",
    "time.sleep(1.0)\n",
    "# ######### Reset ######################################################################\n",
    "\n",
    "print('')\n",
    "print('')\n",
    "print('')\n",
    "print('')\n",
    "\n",
    "# fpga.SetWireInValue(0x01, signed_encoding_32bit(0))\n",
    "# ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "# print(f'WireOut 0x20 value: {ep20wireout}')\n",
    "# ep21wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x21))\n",
    "# print(f'WireOut 0x21 value: {ep21wireout}')\n",
    "\n",
    "# ######### p_config mode ######################################################################\n",
    "config_ongoing_sleep_time = 0.01  # seconds\n",
    "# config mode on\n",
    "print(f'######### p_config mode ######################################################################')\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(1))\n",
    "fpga.ActivateTriggerIn(0x40, 0)\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(0))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "# asic_mode: 0 training_only, 1 train_inf_sweep, 2 inference_only \n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['asic_mode']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['asic_mode']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['asic_mode']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "print(f'WireOut 0x20 value: {ep20wireout} <-- asic_mode')\n",
    "time.sleep(config_ongoing_sleep_time)\n",
    "# training_epochs\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['training_epochs']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['training_epochs']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['training_epochs']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "print(f'WireOut 0x20 value: {ep20wireout} <-- training_epochs')\n",
    "time.sleep(config_ongoing_sleep_time)\n",
    "# inference_epochs\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['inference_epochs']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['inference_epochs']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['inference_epochs']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "print(f'WireOut 0x20 value: {ep20wireout} <-- inference_epochs')\n",
    "time.sleep(config_ongoing_sleep_time)\n",
    "# dataset: 0 DVS_GESTURE, 1 N_MNIST, 2 NTIDIGITS\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['dataset']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['dataset']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['dataset']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "print(f'WireOut 0x20 value: {ep20wireout} <-- dataset')\n",
    "time.sleep(config_ongoing_sleep_time)\n",
    "# timesteps\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['timesteps']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['timesteps']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['timesteps']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "print(f'WireOut 0x20 value: {ep20wireout} <-- timesteps')\n",
    "time.sleep(config_ongoing_sleep_time)\n",
    "# input_size_layer1_define\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['input_size_layer1']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['input_size_layer1']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['input_size_layer1']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "print(f'WireOut 0x20 value: {ep20wireout} <-- input_size_layer1')\n",
    "time.sleep(config_ongoing_sleep_time)\n",
    "# long_time_input_streaming_mode\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['long_time_input_streaming_mode']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['long_time_input_streaming_mode']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['long_time_input_streaming_mode']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "print(f'WireOut 0x20 value: {ep20wireout} <-- long_time_input_streaming_mode')\n",
    "time.sleep(config_ongoing_sleep_time)\n",
    "# binary_classifier_mode\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['binary_classifier_mode']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['binary_classifier_mode']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['binary_classifier_mode']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "print(f'WireOut 0x20 value: {ep20wireout} <-- binary_classifier_mode')\n",
    "time.sleep(config_ongoing_sleep_time)\n",
    "# loser_encourage_mode\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['loser_encourage_mode']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['loser_encourage_mode']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['loser_encourage_mode']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "print(f'WireOut 0x20 value: {ep20wireout} <-- loser_encourage_mode')\n",
    "time.sleep(config_ongoing_sleep_time)\n",
    "# layer1_cut_list\n",
    "for i in range(15):\n",
    "    fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['layer1_cut_list']['value'][i]))\n",
    "    fpga.ActivateTriggerIn(0x40, p_config['layer1_cut_list']['trigger'])\n",
    "    fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['layer1_cut_list']['trigger']))\n",
    "    time.sleep(config_ongoing_sleep_time)\n",
    "    ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "    print(f'WireOut 0x20 value: {ep20wireout} <-- layer1_cut_list[{i}]')\n",
    "# layer2_cut_list\n",
    "for i in range(15):\n",
    "    fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['layer2_cut_list']['value'][i]))\n",
    "    fpga.ActivateTriggerIn(0x40, p_config['layer2_cut_list']['trigger'])\n",
    "    fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['layer2_cut_list']['trigger']))\n",
    "    time.sleep(config_ongoing_sleep_time)\n",
    "    ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "    print(f'WireOut 0x20 value: {ep20wireout} <-- layer2_cut_list[{i}]')\n",
    "# ######### p_config mode######################################################################\n",
    "    \n",
    "    \n",
    "print('')\n",
    "print('')\n",
    "print('')\n",
    "print('')\n",
    "\n",
    "# ######### p_config done mode ######################################################################\n",
    "print(f'######### p_config done mode ######################################################################')\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(2))\n",
    "fpga.ActivateTriggerIn(0x40, 0)\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(0))\n",
    "# ######### p_config done mode ######################################################################\n",
    "\n",
    "\n",
    "    \n",
    "print('')\n",
    "print('')\n",
    "print('')\n",
    "print('')\n",
    "\n",
    "# ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "# print(f'WireOut 0x20 value: {ep20wireout}')\n",
    "# ep21wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x21))\n",
    "# print(f'WireOut 0x21 value: {ep21wireout}')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(0))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "# fpga.close() "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "ok",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
