{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720614289583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720614289596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 21:24:49 2024 " "Processing started: Wed Jul 10 21:24:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720614289596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614289596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614289596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720614291905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720614291905 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2_system.qsys " "Elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614324868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:34 Progress: Loading max10_10m08_ptmch/nios2_system.qsys " "2024.07.10.21:25:34 Progress: Loading max10_10m08_ptmch/nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614334116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:35 Progress: Reading input file " "2024.07.10.21:25:35 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614335456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:35 Progress: Adding altpll_0 \[altpll 18.1\] " "2024.07.10.21:25:35 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614335714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:39 Progress: Parameterizing module altpll_0 " "2024.07.10.21:25:39 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614339926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:39 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.07.10.21:25:39 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614339940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:40 Progress: Parameterizing module clk_0 " "2024.07.10.21:25:40 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614340403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:40 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.07.10.21:25:40 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614340407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:40 Progress: Parameterizing module jtag_uart " "2024.07.10.21:25:40 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614340481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:40 Progress: Adding nios2_cpu \[altera_nios2_gen2 18.1\] " "2024.07.10.21:25:40 Progress: Adding nios2_cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614340514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:41 Progress: Parameterizing module nios2_cpu " "2024.07.10.21:25:41 Progress: Parameterizing module nios2_cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614341011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:41 Progress: Adding onchip_flash \[altera_onchip_flash 18.1\] " "2024.07.10.21:25:41 Progress: Adding onchip_flash \[altera_onchip_flash 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614341020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:41 Progress: Parameterizing module onchip_flash " "2024.07.10.21:25:41 Progress: Parameterizing module onchip_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614341325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:41 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2024.07.10.21:25:41 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614341326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:41 Progress: Parameterizing module onchip_memory " "2024.07.10.21:25:41 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614341408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:41 Progress: Adding uart \[altera_avalon_uart 18.1\] " "2024.07.10.21:25:41 Progress: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614341417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:41 Progress: Parameterizing module uart " "2024.07.10.21:25:41 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614341469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:41 Progress: Building connections " "2024.07.10.21:25:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614341481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:41 Progress: Parameterizing connections " "2024.07.10.21:25:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614341628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:41 Progress: Validating " "2024.07.10.21:25:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614341634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.10.21:25:43 Progress: Done reading input file " "2024.07.10.21:25:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614343733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614345736 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614345744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH " "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614348023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614353405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614353441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614353451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614353467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"nios2_system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"nios2_system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614362779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614362800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0004_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0004_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614362800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614363577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614363612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: \"nios2_system\" instantiated altera_nios2_gen2 \"nios2_cpu\" " "Nios2_cpu: \"nios2_system\" instantiated altera_nios2_gen2 \"nios2_cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614364592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash: Generating top-level entity altera_onchip_flash " "Onchip_flash: Generating top-level entity altera_onchip_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614364599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash: \"nios2_system\" instantiated altera_onchip_flash \"onchip_flash\" " "Onchip_flash: \"nios2_system\" instantiated altera_onchip_flash \"onchip_flash\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614364612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios2_system_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios2_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614364631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_memory --dir=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0006_onchip_memory_gen//nios2_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_memory --dir=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0006_onchip_memory_gen//nios2_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614364632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios2_system_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios2_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614365261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614365271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'nios2_system_uart' " "Uart: Starting RTL generation for module 'nios2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614365283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0007_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0007_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0007_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0007_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614365283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'nios2_system_uart' " "Uart: Done RTL generation for module 'nios2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614366250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"nios2_system\" instantiated altera_avalon_uart \"uart\" " "Uart: \"nios2_system\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614366269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614374094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614374817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614375644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614376497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614377497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614378286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614379029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614383730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614383750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614383770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios2_system_nios2_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios2_system_nios2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614383818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_nios2_cpu_cpu --dir=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0010_cpu_gen//nios2_system_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_nios2_cpu_cpu --dir=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9914_7567534304289687593.dir/0010_cpu_gen//nios2_system_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614383819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.10 21:26:25 (*) Starting Nios II generation " "Cpu: # 2024.07.10 21:26:25 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.10 21:26:25 (*)   Checking for plaintext license. " "Cpu: # 2024.07.10 21:26:25 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.10 21:26:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.07.10 21:26:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.10 21:26:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.07.10 21:26:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.10 21:26:27 (*)   Plaintext license not found. " "Cpu: # 2024.07.10 21:26:27 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.10 21:26:27 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.07.10 21:26:27 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.10 21:26:27 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.07.10 21:26:27 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.10 21:26:27 (*)   Creating all objects for CPU " "Cpu: # 2024.07.10 21:26:27 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.10 21:26:29 (*)   Generating RTL from CPU objects " "Cpu: # 2024.07.10 21:26:29 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.10 21:26:29 (*)   Creating plain-text RTL " "Cpu: # 2024.07.10 21:26:29 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.10 21:26:30 (*) Done Nios II generation " "Cpu: # 2024.07.10 21:26:30 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios2_system_nios2_cpu_cpu' " "Cpu: Done RTL generation for module 'nios2_system_nios2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\" " "Nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\" " "Nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614390857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614391913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614391926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Done \"nios2_system\" with 26 modules, 47 files " "Nios2_system: Done \"nios2_system\" with 26 modules, 47 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614391928 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2_system.qsys " "Finished elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614393754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tb/ptmch_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tb/ptmch_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_top_tb " "Found entity 1: ptmch_top_tb" {  } { { "rtl/tb/ptmch_top_tb.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/rtl/tb/ptmch_top_tb.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614393948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614393948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_10m08_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_10m08_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_10m08_top " "Found entity 1: max10_10m08_top" {  } { { "max10_10m08_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614393954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614393954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ptmch/ptmch_trg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ptmch/ptmch_trg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_trg " "Found entity 1: ptmch_trg" {  } { { "rtl/ptmch/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/rtl/ptmch/ptmch_trg.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614393963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614393963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ptmch/ptmch_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ptmch/ptmch_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_top " "Found entity 1: ptmch_top" {  } { { "rtl/ptmch/ptmch_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/rtl/ptmch/ptmch_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614393969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614393969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/nios2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/nios2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system " "Found entity 1: nios2_system" {  } { { "db/ip/nios2_system/nios2_system.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/nios2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/nios2_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394105 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios2_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios2_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/nios2_system/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394306 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394306 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394306 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394306 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394306 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394306 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios2_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios2_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/nios2_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/nios2_system/submodules/nios2_system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_altpll_0_dffpipe_l2c " "Found entity 1: nios2_system_altpll_0_dffpipe_l2c" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394376 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_altpll_0_stdsync_sv6 " "Found entity 2: nios2_system_altpll_0_stdsync_sv6" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394376 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_altpll_0_altpll_5b92 " "Found entity 3: nios2_system_altpll_0_altpll_5b92" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394376 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_altpll_0 " "Found entity 4: nios2_system_altpll_0" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_irq_mapper " "Found entity 1: nios2_system_irq_mapper" {  } { { "db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394409 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_jtag_uart_scfifo_w " "Found entity 2: nios2_system_jtag_uart_scfifo_w" {  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394409 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394409 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_jtag_uart_scfifo_r " "Found entity 4: nios2_system_jtag_uart_scfifo_r" {  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394409 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_jtag_uart " "Found entity 5: nios2_system_jtag_uart" {  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0 " "Found entity 1: nios2_system_mm_interconnect_0" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720614394551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720614394552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394556 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router " "Found entity 2: nios2_system_mm_interconnect_0_router" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720614394565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720614394566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394568 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_002 " "Found entity 2: nios2_system_mm_interconnect_0_router_002" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux_004 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_nios2_cpu " "Found entity 1: nios2_system_nios2_cpu" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_nios2_cpu_cpu_register_bank_a_module " "Found entity 1: nios2_system_nios2_cpu_cpu_register_bank_a_module" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_nios2_cpu_cpu_register_bank_b_module " "Found entity 2: nios2_system_nios2_cpu_cpu_register_bank_b_module" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_nios2_cpu_cpu_nios2_oci_debug " "Found entity 3: nios2_system_nios2_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_nios2_cpu_cpu_nios2_oci_break " "Found entity 4: nios2_system_nios2_cpu_cpu_nios2_oci_break" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios2_system_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_system_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios2_system_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_system_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios2_system_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_system_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios2_system_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_system_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios2_system_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_system_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios2_system_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_system_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios2_system_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_system_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios2_system_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_system_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios2_system_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_system_nios2_cpu_cpu_nios2_oci_pib " "Found entity 14: nios2_system_nios2_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_system_nios2_cpu_cpu_nios2_oci_im " "Found entity 15: nios2_system_nios2_cpu_cpu_nios2_oci_im" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_system_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios2_system_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_system_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios2_system_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_system_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios2_system_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_system_nios2_cpu_cpu_nios2_ocimem " "Found entity 19: nios2_system_nios2_cpu_cpu_nios2_ocimem" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_system_nios2_cpu_cpu_nios2_oci " "Found entity 20: nios2_system_nios2_cpu_cpu_nios2_oci" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_system_nios2_cpu_cpu " "Found entity 21: nios2_system_nios2_cpu_cpu" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_system_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_system_nios2_cpu_cpu_debug_slave_tck" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_system_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_nios2_cpu_cpu_test_bench " "Found entity 1: nios2_system_nios2_cpu_cpu_test_bench" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_test_bench.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/nios2_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_onchip_memory " "Found entity 1: nios2_system_onchip_memory" {  } { { "db/ip/nios2_system/submodules/nios2_system_onchip_memory.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios2_system/submodules/nios2_system_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_uart_tx " "Found entity 1: nios2_system_uart_tx" {  } { { "db/ip/nios2_system/submodules/nios2_system_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394822 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_uart_rx_stimulus_source " "Found entity 2: nios2_system_uart_rx_stimulus_source" {  } { { "db/ip/nios2_system/submodules/nios2_system_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394822 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_uart_rx " "Found entity 3: nios2_system_uart_rx" {  } { { "db/ip/nios2_system/submodules/nios2_system_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394822 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_uart_regs " "Found entity 4: nios2_system_uart_regs" {  } { { "db/ip/nios2_system/submodules/nios2_system_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394822 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_uart " "Found entity 5: nios2_system_uart" {  } { { "db/ip/nios2_system/submodules/nios2_system_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "db/ip/nios2_system/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614394929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614394929 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RXD_IN max10_10m08_top.sv(119) " "Verilog HDL Implicit Net warning at max10_10m08_top.sv(119): created implicit net for \"RXD_IN\"" {  } { { "max10_10m08_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614394930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TXD_OUT max10_10m08_top.sv(120) " "Verilog HDL Implicit Net warning at max10_10m08_top.sv(120): created implicit net for \"TXD_OUT\"" {  } { { "max10_10m08_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614394930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "max10_10m08_top " "Elaborating entity \"max10_10m08_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720614395412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system nios2_system:u0 " "Elaborating entity \"nios2_system\" for hierarchy \"nios2_system:u0\"" {  } { { "max10_10m08_top.sv" "u0" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614395432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_altpll_0 nios2_system:u0\|nios2_system_altpll_0:altpll_0 " "Elaborating entity \"nios2_system_altpll_0\" for hierarchy \"nios2_system:u0\|nios2_system_altpll_0:altpll_0\"" {  } { { "db/ip/nios2_system/nios2_system.v" "altpll_0" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/nios2_system.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614395489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_altpll_0_stdsync_sv6 nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"nios2_system_altpll_0_stdsync_sv6\" for hierarchy \"nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "stdsync2" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614395517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_altpll_0_dffpipe_l2c nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_stdsync_sv6:stdsync2\|nios2_system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios2_system_altpll_0_dffpipe_l2c\" for hierarchy \"nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_stdsync_sv6:stdsync2\|nios2_system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "dffpipe3" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614395537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_altpll_0_altpll_5b92 nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_5b92:sd1 " "Elaborating entity \"nios2_system_altpll_0_altpll_5b92\" for hierarchy \"nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_5b92:sd1\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "sd1" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614395564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart nios2_system:u0\|nios2_system_jtag_uart:jtag_uart " "Elaborating entity \"nios2_system_jtag_uart\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/nios2_system/nios2_system.v" "jtag_uart" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/nios2_system.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614395596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart_scfifo_w nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w " "Elaborating entity \"nios2_system_jtag_uart_scfifo_w\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "the_nios2_system_jtag_uart_scfifo_w" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614395645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "wfifo" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614396179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614396198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614396198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614396198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614396198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614396198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614396198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614396198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614396198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614396198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614396198 ""}  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720614396198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614396335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614396335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614396337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614396434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614396434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614396436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614396523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614396523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614396526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614396715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614396715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614396718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614396878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614396878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614396881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614397045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614397045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614397048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart_scfifo_r nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r " "Elaborating entity \"nios2_system_jtag_uart_scfifo_r\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "the_nios2_system_jtag_uart_scfifo_r" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614397073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "nios2_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614397639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614397692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614397692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614397692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614397692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614397692 ""}  } { { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720614397692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614398815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614399112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu " "Elaborating entity \"nios2_system_nios2_cpu\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\"" {  } { { "db/ip/nios2_system/nios2_system.v" "nios2_cpu" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/nios2_system.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614399187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu " "Elaborating entity \"nios2_system_nios2_cpu_cpu\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu.v" "cpu" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614399214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_test_bench nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_test_bench:the_nios2_system_nios2_cpu_cpu_test_bench " "Elaborating entity \"nios2_system_nios2_cpu_cpu_test_bench\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_test_bench:the_nios2_system_nios2_cpu_cpu_test_bench\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_test_bench" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614399429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_register_bank_a_module nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"nios2_system_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "nios2_system_nios2_cpu_cpu_register_bank_a" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614399473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614399860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614399903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614399904 ""}  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720614399904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614400095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614400095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_register_bank_b_module nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_register_bank_b_module:nios2_system_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"nios2_system_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_register_bank_b_module:nios2_system_nios2_cpu_cpu_register_bank_b\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "nios2_system_nios2_cpu_cpu_register_bank_b" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_debug nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci_debug" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614400490 ""}  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720614400490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_break nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_break:the_nios2_system_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_break:the_nios2_system_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci_break" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_xbrk nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_system_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_system_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_dbrk nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_system_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_system_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_itrace nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_system_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_system_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_dtrace nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_system_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_system_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_td_mode nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_system_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_system_nios2_cpu_cpu_nios2_oci_td_mode:nios2_system_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_system_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_system_nios2_cpu_cpu_nios2_oci_td_mode:nios2_system_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "nios2_system_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_fifo nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo\|nios2_system_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo\|nios2_system_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614400982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo\|nios2_system_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo\|nios2_system_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo\|nios2_system_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo\|nios2_system_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_pib nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_pib:the_nios2_system_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_pib:the_nios2_system_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci_pib" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_oci_im nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_im:the_nios2_system_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_im:the_nios2_system_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_oci_im" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_avalon_reg nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_system_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_system_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_nios2_ocimem nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios2_system_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_nios2_ocimem" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_ociram_sp_ram_module nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem\|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios2_system_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem\|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "nios2_system_nios2_cpu_cpu_ociram_sp_ram" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem\|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem\|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem\|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem\|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem\|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem\|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614401374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614401374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614401374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614401374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614401374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614401374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614401374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614401374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614401374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614401374 ""}  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720614401374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614401579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614401579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem\|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem\|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_debug_slave_wrapper nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_system_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_debug_slave_tck nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|nios2_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_system_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios2_system_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|nios2_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_system_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_system_nios2_cpu_cpu_debug_slave_tck" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_nios2_cpu_cpu_debug_slave_sysclk nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_system_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614401876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" "nios2_system_nios2_cpu_cpu_debug_slave_phy" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402148 ""}  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720614402148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash nios2_system:u0\|altera_onchip_flash:onchip_flash " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"nios2_system:u0\|altera_onchip_flash:onchip_flash\"" {  } { { "db/ip/nios2_system/nios2_system.v" "onchip_flash" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/nios2_system.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402410 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"read_count\" assigned a value but never read" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720614402420 "|max10_10m08_top|nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402623 ""}  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720614402623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614402878 ""}  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720614402878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614402982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614403077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_onchip_memory nios2_system:u0\|nios2_system_onchip_memory:onchip_memory " "Elaborating entity \"nios2_system_onchip_memory\" for hierarchy \"nios2_system:u0\|nios2_system_onchip_memory:onchip_memory\"" {  } { { "db/ip/nios2_system/nios2_system.v" "onchip_memory" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/nios2_system.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614403183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:u0\|nios2_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:u0\|nios2_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_onchip_memory.v" "the_altsyncram" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614403233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_onchip_memory.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614403272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:u0\|nios2_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720614403273 ""}  } { { "db/ip/nios2_system/submodules/nios2_system_onchip_memory.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720614403273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_plc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_plc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_plc1 " "Found entity 1: altsyncram_plc1" {  } { { "db/altsyncram_plc1.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/altsyncram_plc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614403436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614403436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_plc1 nios2_system:u0\|nios2_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_plc1:auto_generated " "Elaborating entity \"altsyncram_plc1\" for hierarchy \"nios2_system:u0\|nios2_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_plc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614403439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_uart nios2_system:u0\|nios2_system_uart:uart " "Elaborating entity \"nios2_system_uart\" for hierarchy \"nios2_system:u0\|nios2_system_uart:uart\"" {  } { { "db/ip/nios2_system/nios2_system.v" "uart" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/nios2_system.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614403479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_uart_tx nios2_system:u0\|nios2_system_uart:uart\|nios2_system_uart_tx:the_nios2_system_uart_tx " "Elaborating entity \"nios2_system_uart_tx\" for hierarchy \"nios2_system:u0\|nios2_system_uart:uart\|nios2_system_uart_tx:the_nios2_system_uart_tx\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_uart.v" "the_nios2_system_uart_tx" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614403513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_uart_rx nios2_system:u0\|nios2_system_uart:uart\|nios2_system_uart_rx:the_nios2_system_uart_rx " "Elaborating entity \"nios2_system_uart_rx\" for hierarchy \"nios2_system:u0\|nios2_system_uart:uart\|nios2_system_uart_rx:the_nios2_system_uart_rx\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_uart.v" "the_nios2_system_uart_rx" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614403549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_uart_rx_stimulus_source nios2_system:u0\|nios2_system_uart:uart\|nios2_system_uart_rx:the_nios2_system_uart_rx\|nios2_system_uart_rx_stimulus_source:the_nios2_system_uart_rx_stimulus_source " "Elaborating entity \"nios2_system_uart_rx_stimulus_source\" for hierarchy \"nios2_system:u0\|nios2_system_uart:uart\|nios2_system_uart_rx:the_nios2_system_uart_rx\|nios2_system_uart_rx_stimulus_source:the_nios2_system_uart_rx_stimulus_source\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_uart.v" "the_nios2_system_uart_rx_stimulus_source" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614403594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_uart_regs nios2_system:u0\|nios2_system_uart:uart\|nios2_system_uart_regs:the_nios2_system_uart_regs " "Elaborating entity \"nios2_system_uart_regs\" for hierarchy \"nios2_system:u0\|nios2_system_uart:uart\|nios2_system_uart_regs:the_nios2_system_uart_regs\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_uart.v" "the_nios2_system_uart_regs" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614403635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_mm_interconnect_0\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios2_system/nios2_system.v" "mm_interconnect_0" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/nios2_system.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614403673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_csr_translator\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "onchip_flash_csr_translator" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_data_translator\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "onchip_flash_data_translator" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_data_agent\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "onchip_flash_data_agent" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614404942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 2037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router " "Elaborating entity \"nios2_system_mm_interconnect_0_router\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "router" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 2303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_default_decode nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router\|nios2_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router\|nios2_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_002 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_router_002\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_002_default_decode nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002\|nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002\|nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_demux nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_mux nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 2560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_demux nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_demux_004 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_demux_004\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 2813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_mux nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "crosser" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 2999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/nios2_system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_avalon_st_adapter nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614405989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_irq_mapper nios2_system:u0\|nios2_system_irq_mapper:irq_mapper " "Elaborating entity \"nios2_system_irq_mapper\" for hierarchy \"nios2_system:u0\|nios2_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios2_system/nios2_system.v" "irq_mapper" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/nios2_system.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614406066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios2_system/nios2_system.v" "rst_controller" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/nios2_system.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614406093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios2_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614406121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios2_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614406151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/nios2_system/nios2_system.v" "rst_controller_001" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/nios2_system.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614406177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/nios2_system/nios2_system.v" "rst_controller_002" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/nios2_system.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614406212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptmch_top ptmch_top:ptmch_inst " "Elaborating entity \"ptmch_top\" for hierarchy \"ptmch_top:ptmch_inst\"" {  } { { "max10_10m08_top.sv" "ptmch_inst" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614406250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptmch_trg ptmch_top:ptmch_inst\|ptmch_trg:trg_inst " "Elaborating entity \"ptmch_trg\" for hierarchy \"ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\"" {  } { { "rtl/ptmch/ptmch_top.sv" "trg_inst" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/rtl/ptmch/ptmch_top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614406271 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720614408604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.10.21:27:03 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2024.07.10.21:27:03 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614423097 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614431468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614431917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614436763 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614436954 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614437173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614437414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614437428 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614437430 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720614438261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614438610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614438610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614438749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614438749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614438756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614438756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614438861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614438861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614439018 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614439018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614439018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720614439112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614439112 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720614447153 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/ptmch/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/rtl/ptmch/ptmch_trg.sv" 151 -1 0 } } { "db/ip/nios2_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2878 -1 0 } } { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 3878 -1 0 } } { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 352 -1 0 } } { "db/ip/nios2_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" 398 -1 0 } } { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 3500 -1 0 } } { "db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 2099 -1 0 } } { "db/ip/nios2_system/submodules/nios2_system_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_uart.v" 43 -1 0 } } { "db/ip/nios2_system/submodules/nios2_system_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_uart.v" 42 -1 0 } } { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 273 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1720614447463 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1720614447464 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\|sr_inst_cnt\[3\] ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\|sr_inst_cnt\[3\]~_emulated ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\|sr_inst_cnt\[3\]~1 " "Register \"ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\|sr_inst_cnt\[3\]\" is converted into an equivalent circuit using register \"ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\|sr_inst_cnt\[3\]~_emulated\" and latch \"ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\|sr_inst_cnt\[3\]~1\"" {  } { { "rtl/ptmch/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/rtl/ptmch/ptmch_trg.sv" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1720614447468 "|max10_10m08_top|ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\|sr_inst_cnt\[0\] ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\|sr_inst_cnt\[0\]~_emulated ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\|sr_inst_cnt\[3\]~1 " "Register \"ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\|sr_inst_cnt\[0\]\" is converted into an equivalent circuit using register \"ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\|sr_inst_cnt\[0\]~_emulated\" and latch \"ptmch_top:ptmch_inst\|ptmch_trg:trg_inst\|sr_inst_cnt\[3\]~1\"" {  } { { "rtl/ptmch/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/rtl/ptmch/ptmch_trg.sv" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1720614447468 "|max10_10m08_top|ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1720614447468 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614450271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720614453896 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614455705 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720614457732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720614457732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3056 " "Implemented 3056 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720614458513 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720614458513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2899 " "Implemented 2899 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720614458513 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1720614458513 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1720614458513 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1720614458513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720614458513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720614458682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 21:27:38 2024 " "Processing ended: Wed Jul 10 21:27:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720614458682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:49 " "Elapsed time: 00:02:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720614458682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:21 " "Total CPU time (on all processors): 00:04:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720614458682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720614458682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1720614461898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720614461911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 21:27:40 2024 " "Processing started: Wed Jul 10 21:27:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720614461911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720614461911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720614461912 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720614462633 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1720614462634 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1720614462634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1720614463021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720614463023 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720614463090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720614463197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720614463197 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_5b92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_5b92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 2658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1720614463331 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[1\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 2659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1720614463331 ""}  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 2658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1720614463331 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720614463617 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720614463663 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1720614464845 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720614464926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720614464926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720614464926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720614464926 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1720614464926 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_CONFIG_SEL~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720614464941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCONFIG~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720614464941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_nSTATUS~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720614464941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_CONF_DONE~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720614464941 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1720614464941 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1720614464944 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1720614464944 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1720614464944 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1720614464944 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1720614465082 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1720614466497 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720614466507 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1720614466507 ""}
{ "Info" "ISTA_SDC_FOUND" "max10.sdc " "Reading SDC File: 'max10.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1720614466583 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720614466597 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720614466597 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720614466597 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1720614466597 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1720614466604 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1720614466631 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1720614466659 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1720614466694 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720614466808 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1720614466808 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720614466919 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720614466919 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1720614466919 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) SPI_CLK (Rise) setup and hold " "From SPI_CLK (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) SPI_CLK (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50M (Rise) CLK50M (Rise) setup and hold " "From CLK50M (Rise) to CLK50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) CLK50M (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to CLK50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) setup and hold " "From u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50M (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From CLK50M (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From SPI_CLK (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614466920 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1720614466920 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1720614466921 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720614466921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720614466921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720614466921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       CLK50M " "  10.000       CLK50M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720614466921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.000      SPI_CLK " "   9.000      SPI_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720614466921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " "   5.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720614466921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " "   2.500 u0\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720614466921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 181.818 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc " " 181.818 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720614466921 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1720614466921 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50M~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node CLK50M~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720614467357 ""}  } { { "max10_10m08_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 8387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720614467357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720614467357 ""}  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 2658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720614467357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node nios2_system:u0\|nios2_system_altpll_0:altpll_0\|nios2_system_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720614467357 ""}  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 2658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720614467357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720614467358 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 7944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720614467358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720614467358 ""}  } { { "db/ip/nios2_system/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/rtl/altera_onchip_flash_block.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720614467358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_system:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node nios2_system:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720614467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_system:u0\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node nios2_system:u0\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "db/ip/nios2_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 4147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720614467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|W_rf_wren " "Destination node nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|W_rf_wren" {  } { { "db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 2412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720614467358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios2_system:u0\|nios2_system_nios2_cpu:nios2_cpu\|nios2_system_nios2_cpu_cpu:cpu\|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci\|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 1651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720614467358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720614467358 ""}  } { { "db/ip/nios2_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720614467358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios2_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720614467359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~5 " "Destination node nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~5" {  } { { "db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 3602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720614467359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0 " "Destination node nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 4815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720614467359 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720614467359 ""}  } { { "db/ip/nios2_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 2703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720614467359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_system:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node nios2_system:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720614467359 ""}  } { { "db/ip/nios2_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 4483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720614467359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0  " "Automatically promoted node nios2_system:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720614467359 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 4815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720614467359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_system:u0\|nios2_system_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node nios2_system:u0\|nios2_system_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720614467359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_system:u0\|nios2_system_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node nios2_system:u0\|nios2_system_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 259 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 5376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720614467359 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720614467359 ""}  } { { "db/ip/nios2_system/submodules/nios2_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v" 275 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 2689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720614467359 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720614468663 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720614468671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720614468671 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720614468682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720614468695 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720614468712 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720614468712 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720614468723 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720614469072 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1720614469081 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720614469081 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO0 " "Node \"Arduino_IO0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO1 " "Node \"Arduino_IO1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO10 " "Node \"Arduino_IO10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO11 " "Node \"Arduino_IO11\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO12 " "Node \"Arduino_IO12\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO13 " "Node \"Arduino_IO13\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO2 " "Node \"Arduino_IO2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO3 " "Node \"Arduino_IO3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO4 " "Node \"Arduino_IO4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO5 " "Node \"Arduino_IO5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO6 " "Node \"Arduino_IO6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO7 " "Node \"Arduino_IO7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO8 " "Node \"Arduino_IO8\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO9 " "Node \"Arduino_IO9\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_L20P_CLK1P " "Node \"DIFFIO_L20P_CLK1P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_L20P_CLK1P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_L27N_PLL_CLKOUTN " "Node \"DIFFIO_L27N_PLL_CLKOUTN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_L27N_PLL_CLKOUTN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_L27P_PLL_CLKOUTP " "Node \"DIFFIO_L27P_PLL_CLKOUTP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_L27P_PLL_CLKOUTP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_R16N_CLK3N " "Node \"DIFFIO_R16N_CLK3N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_R16N_CLK3N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_R16P_CLK3P " "Node \"DIFFIO_R16P_CLK3P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_R16P_CLK3P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_R27N " "Node \"DIFFIO_R27N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_R27N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_R28N " "Node \"DIFFIO_R28N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_R28N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_R28P " "Node \"DIFFIO_R28P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_R28P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_R33N " "Node \"DIFFIO_R33N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_R33N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_R33P " "Node \"DIFFIO_R33P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_R33P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_T10N " "Node \"DIFFIO_T10N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_T10N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_T10P " "Node \"DIFFIO_T10P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_T10P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_T1N " "Node \"DIFFIO_T1N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_T1N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_T1P " "Node \"DIFFIO_T1P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_T1P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_T4N " "Node \"DIFFIO_T4N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_T4N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIFFIO_T6P " "Node \"DIFFIO_T6P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIFFIO_T6P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD_IN " "Node \"RXD_IN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD_IN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SGTP_CLK " "Node \"SGTP_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SGTP_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SGTP_DAT\[0\] " "Node \"SGTP_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SGTP_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SGTP_DAT\[1\] " "Node \"SGTP_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SGTP_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SGTP_DAT\[2\] " "Node \"SGTP_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SGTP_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SGTP_DAT\[3\] " "Node \"SGTP_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SGTP_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH1 " "Node \"SWITCH1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH2 " "Node \"SWITCH2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH3 " "Node \"SWITCH3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH4 " "Node \"SWITCH4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH5 " "Node \"SWITCH5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TXD_OUT " "Node \"TXD_OUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXD_OUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720614469338 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1720614469338 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720614469341 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1720614469358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720614471068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720614472975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720614473065 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720614485693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720614485693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720614488474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720614494922 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720614494922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720614500683 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720614500683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720614500687 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.75 " "Total time spent on timing analysis during the Fitter is 7.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720614501127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720614501196 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720614506971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720614506975 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720614515322 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720614517753 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1720614518295 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 MAX 10 " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_N 3.3-V LVCMOS 121 " "Pin RESET_N uses I/O standard 3.3-V LVCMOS at 121" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } } { "max10_10m08_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1720614518324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK50M 3.3-V LVCMOS 27 " "Pin CLK50M uses I/O standard 3.3-V LVCMOS at 27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK50M } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK50M" } } } } { "max10_10m08_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1720614518324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CS 3.3-V LVCMOS 59 " "Pin SPI_CS uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_CS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_CS" } } } } { "max10_10m08_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1720614518324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CLK 3.3-V LVCMOS 60 " "Pin SPI_CLK uses I/O standard 3.3-V LVCMOS at 60" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_CLK" } } } } { "max10_10m08_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1720614518324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MOSI 3.3-V LVCMOS 58 " "Pin SPI_MOSI uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_MOSI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_MOSI" } } } } { "max10_10m08_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1720614518324 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1720614518324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720614518780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 71 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5395 " "Peak virtual memory: 5395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720614522240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 21:28:42 2024 " "Processing ended: Wed Jul 10 21:28:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720614522240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720614522240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720614522240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720614522240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720614525055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720614525072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 21:28:44 2024 " "Processing started: Wed Jul 10 21:28:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720614525072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720614525072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720614525072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1720614527203 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1720614529720 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720614529804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720614530695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 21:28:50 2024 " "Processing ended: Wed Jul 10 21:28:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720614530695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720614530695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720614530695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720614530695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720614532605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720614532634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 21:28:52 2024 " "Processing started: Wed Jul 10 21:28:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720614532634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1720614532634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1720614532634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1720614534379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1720614534413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1720614534413 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1720614535784 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720614535953 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1720614535953 ""}
{ "Info" "ISTA_SDC_FOUND" "max10.sdc " "Reading SDC File: 'max10.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1720614536017 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720614536027 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720614536027 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720614536027 ""}  } {  } 0 332110 "%1!s!" 0 0 "Power Analyzer" 0 -1 1720614536027 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1720614536034 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1720614536054 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1720614536083 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1720614536116 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720614536203 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1720614536203 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720614536293 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720614536293 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1720614536293 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) SPI_CLK (Rise) setup and hold " "From SPI_CLK (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) SPI_CLK (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50M (Rise) CLK50M (Rise) setup and hold " "From CLK50M (Rise) to CLK50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) CLK50M (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to CLK50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) setup and hold " "From u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50M (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From CLK50M (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From SPI_CLK (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614536294 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1720614536294 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1720614536397 ""}
{ "Warning" "WPUTIL_PUTIL_MULTIPLE_REG_CLK_DOMAINS_FOUND_NO_FREQ" "" "Relative toggle rates could not be calculated because no unique register clock domain could be identified for some nodes" {  } {  } 0 222019 "Relative toggle rates could not be calculated because no unique register clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1720614536419 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1720614536667 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1720614537123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1720614537408 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1720614544032 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "19.585 millions of transitions / sec " "Average toggle rate for this design is 19.585 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1720614545564 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "576.91 mW " "Total thermal power estimate for the design is 576.91 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1720614546587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720614547122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 21:29:07 2024 " "Processing ended: Wed Jul 10 21:29:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720614547122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720614547122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720614547122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1720614547122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1720614550921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720614550938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 21:29:08 2024 " "Processing started: Wed Jul 10 21:29:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720614550938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720614550938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720614550938 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1720614551857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1720614553521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1720614553522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614553643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614553643 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1720614554171 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720614554403 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1720614554403 ""}
{ "Info" "ISTA_SDC_FOUND" "max10.sdc " "Reading SDC File: 'max10.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1720614554464 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720614554476 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720614554476 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720614554476 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720614554476 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1720614554485 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1720614554512 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1720614554554 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1720614554593 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720614554691 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720614554691 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720614554826 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720614554826 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720614554826 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) SPI_CLK (Rise) setup and hold " "From SPI_CLK (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) SPI_CLK (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50M (Rise) CLK50M (Rise) setup and hold " "From CLK50M (Rise) to CLK50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) CLK50M (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to CLK50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) setup and hold " "From u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50M (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From CLK50M (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From SPI_CLK (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614554827 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1720614554827 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720614554830 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720614554891 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1720614555040 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720614555125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.636 " "Worst-case setup slack is -5.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.636             -46.667 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -5.636             -46.667 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.137             -15.549 SPI_CLK  " "   -4.137             -15.549 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.198            -832.272 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -3.198            -832.272 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.393               0.000 CLK50M  " "    4.393               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.287               0.000 altera_reserved_tck  " "   45.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614555137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.236               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 CLK50M  " "    0.360               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.362               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 SPI_CLK  " "    0.526               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614555249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.873 " "Worst-case recovery slack is -3.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.873             -43.360 SPI_CLK  " "   -3.873             -43.360 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.514               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.705               0.000 CLK50M  " "    7.705               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.178               0.000 altera_reserved_tck  " "   48.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614555293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.983 " "Worst-case removal slack is 0.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.983               0.000 CLK50M  " "    0.983               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.265               0.000 altera_reserved_tck  " "    1.265               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.573               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.641               0.000 SPI_CLK  " "    2.641               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614555348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.013 " "Worst-case minimum pulse width slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.013               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.099               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.238               0.000 SPI_CLK  " "    4.238               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 CLK50M  " "    4.734               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.614               0.000 altera_reserved_tck  " "   49.614               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.688               0.000 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.688               0.000 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614555376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614555376 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720614555447 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720614555447 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720614555482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720614555617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720614562665 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720614563350 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720614563350 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720614563353 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720614563353 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) SPI_CLK (Rise) setup and hold " "From SPI_CLK (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) SPI_CLK (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50M (Rise) CLK50M (Rise) setup and hold " "From CLK50M (Rise) to CLK50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) CLK50M (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to CLK50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) setup and hold " "From u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50M (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From CLK50M (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From SPI_CLK (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614563353 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1720614563353 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720614563566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.289 " "Worst-case setup slack is -5.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.289             -42.848 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -5.289             -42.848 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.905             -14.792 SPI_CLK  " "   -3.905             -14.792 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.665            -630.833 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -2.665            -630.833 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.600               0.000 CLK50M  " "    4.600               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.561               0.000 altera_reserved_tck  " "   45.561               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614563575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.190               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 CLK50M  " "    0.323               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.325               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 SPI_CLK  " "    0.494               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614563660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.774 " "Worst-case recovery slack is -3.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.774             -42.250 SPI_CLK  " "   -3.774             -42.250 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.794               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.794               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.851               0.000 CLK50M  " "    7.851               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.318               0.000 altera_reserved_tck  " "   48.318               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614563820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.901 " "Worst-case removal slack is 0.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901               0.000 CLK50M  " "    0.901               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 altera_reserved_tck  " "    1.136               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.412               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.412               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.181               0.000 SPI_CLK  " "    2.181               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614563874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.013 " "Worst-case minimum pulse width slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.013               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.099               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.126               0.000 SPI_CLK  " "    4.126               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 CLK50M  " "    4.749               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.629               0.000 altera_reserved_tck  " "   49.629               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.677               0.000 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.677               0.000 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614563920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614563920 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720614563990 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720614563990 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720614564008 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720614564764 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720614564764 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720614564767 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: u0\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 10.000 found on PLL node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720614564767 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720614564767 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) SPI_CLK (Rise) setup and hold " "From SPI_CLK (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) SPI_CLK (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50M (Rise) CLK50M (Rise) setup and hold " "From CLK50M (Rise) to CLK50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) CLK50M (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to CLK50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) setup and hold " "From u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50M (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From CLK50M (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From SPI_CLK (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720614564768 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1720614564768 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720614564862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.825 " "Worst-case setup slack is -1.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.825             -14.600 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -1.825             -14.600 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470              -5.425 SPI_CLK  " "   -1.470              -5.425 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367             -11.744 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -0.367             -11.744 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.718               0.000 CLK50M  " "    7.718               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.638               0.000 altera_reserved_tck  " "   48.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614564872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.099 " "Worst-case hold slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.099               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLK50M  " "    0.151               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 altera_reserved_tck  " "    0.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.152               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 SPI_CLK  " "    0.184               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614564983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614564983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.524 " "Worst-case recovery slack is -1.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.524             -17.564 SPI_CLK  " "   -1.524             -17.564 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.444               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    3.444               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.019               0.000 CLK50M  " "    9.019               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.600               0.000 altera_reserved_tck  " "   49.600               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614565018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.406 " "Worst-case removal slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 CLK50M  " "    0.406               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 altera_reserved_tck  " "    0.506               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.649               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 SPI_CLK  " "    1.224               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614565074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.465 " "Worst-case minimum pulse width slack is 0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.465               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.500               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.775               0.000 SPI_CLK  " "    3.775               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.333               0.000 CLK50M  " "    4.333               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.284               0.000 altera_reserved_tck  " "   49.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.687               0.000 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.687               0.000 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720614565097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720614565097 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720614565164 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720614565164 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720614567329 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720614567331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 65 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720614567655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 21:29:27 2024 " "Processing ended: Wed Jul 10 21:29:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720614567655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720614567655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720614567655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720614567655 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1720614571263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720614571286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 21:29:30 2024 " "Processing started: Wed Jul 10 21:29:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720614571286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1720614571286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1720614571287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1720614575243 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/simulation/modelsim/ simulation " "Generated file top.vo in folder \"C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1720614577868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720614580323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 21:29:40 2024 " "Processing ended: Wed Jul 10 21:29:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720614580323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720614580323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720614580323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1720614580323 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 170 s " "Quartus Prime Full Compilation was successful. 0 errors, 170 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1720614581191 ""}
