;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_IN__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_IN__0__MASK EQU 0x10
ADC_IN__0__PC EQU CYREG_PRT0_PC4
ADC_IN__0__PORT EQU 0
ADC_IN__0__SHIFT EQU 4
ADC_IN__AG EQU CYREG_PRT0_AG
ADC_IN__AMUX EQU CYREG_PRT0_AMUX
ADC_IN__BIE EQU CYREG_PRT0_BIE
ADC_IN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_IN__BYP EQU CYREG_PRT0_BYP
ADC_IN__CTL EQU CYREG_PRT0_CTL
ADC_IN__DM0 EQU CYREG_PRT0_DM0
ADC_IN__DM1 EQU CYREG_PRT0_DM1
ADC_IN__DM2 EQU CYREG_PRT0_DM2
ADC_IN__DR EQU CYREG_PRT0_DR
ADC_IN__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_IN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_IN__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_IN__MASK EQU 0x10
ADC_IN__PORT EQU 0
ADC_IN__PRT EQU CYREG_PRT0_PRT
ADC_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_IN__PS EQU CYREG_PRT0_PS
ADC_IN__SHIFT EQU 4
ADC_IN__SLW EQU CYREG_PRT0_SLW
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* DAC */
DAC_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
DAC_OUT__0__MASK EQU 0x20
DAC_OUT__0__PC EQU CYREG_PRT0_PC5
DAC_OUT__0__PORT EQU 0
DAC_OUT__0__SHIFT EQU 5
DAC_OUT__AG EQU CYREG_PRT0_AG
DAC_OUT__AMUX EQU CYREG_PRT0_AMUX
DAC_OUT__BIE EQU CYREG_PRT0_BIE
DAC_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DAC_OUT__BYP EQU CYREG_PRT0_BYP
DAC_OUT__CTL EQU CYREG_PRT0_CTL
DAC_OUT__DM0 EQU CYREG_PRT0_DM0
DAC_OUT__DM1 EQU CYREG_PRT0_DM1
DAC_OUT__DM2 EQU CYREG_PRT0_DM2
DAC_OUT__DR EQU CYREG_PRT0_DR
DAC_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
DAC_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DAC_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DAC_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
DAC_OUT__MASK EQU 0x20
DAC_OUT__PORT EQU 0
DAC_OUT__PRT EQU CYREG_PRT0_PRT
DAC_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DAC_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DAC_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DAC_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DAC_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DAC_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DAC_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DAC_OUT__PS EQU CYREG_PRT0_PS
DAC_OUT__SHIFT EQU 5
DAC_OUT__SLW EQU CYREG_PRT0_SLW
DAC_viDAC8__CR0 EQU CYREG_DAC2_CR0
DAC_viDAC8__CR1 EQU CYREG_DAC2_CR1
DAC_viDAC8__D EQU CYREG_DAC2_D
DAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DAC_viDAC8__PM_ACT_MSK EQU 0x04
DAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DAC_viDAC8__PM_STBY_MSK EQU 0x04
DAC_viDAC8__STROBE EQU CYREG_DAC2_STROBE
DAC_viDAC8__SW0 EQU CYREG_DAC2_SW0
DAC_viDAC8__SW2 EQU CYREG_DAC2_SW2
DAC_viDAC8__SW3 EQU CYREG_DAC2_SW3
DAC_viDAC8__SW4 EQU CYREG_DAC2_SW4
DAC_viDAC8__TR EQU CYREG_DAC2_TR
DAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
DAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
DAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
DAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
DAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
DAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
DAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
DAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
DAC_viDAC8__TST EQU CYREG_DAC2_TST

/* I2S */
I2S_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
I2S_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
I2S_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
I2S_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
I2S_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
I2S_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
I2S_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
I2S_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
I2S_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
I2S_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
I2S_bI2S_BitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
I2S_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
I2S_bI2S_BitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
I2S_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
I2S_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
I2S_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
I2S_bI2S_BitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
I2S_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
I2S_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
I2S_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
I2S_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
I2S_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
I2S_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
I2S_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
I2S_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
I2S_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
I2S_bI2S_CtlReg__0__MASK EQU 0x01
I2S_bI2S_CtlReg__0__POS EQU 0
I2S_bI2S_CtlReg__1__MASK EQU 0x02
I2S_bI2S_CtlReg__1__POS EQU 1
I2S_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
I2S_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
I2S_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
I2S_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
I2S_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
I2S_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
I2S_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
I2S_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
I2S_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
I2S_bI2S_CtlReg__2__MASK EQU 0x04
I2S_bI2S_CtlReg__2__POS EQU 2
I2S_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
I2S_bI2S_CtlReg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
I2S_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
I2S_bI2S_CtlReg__COUNT_REG EQU CYREG_B0_UDB01_CTL
I2S_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
I2S_bI2S_CtlReg__MASK EQU 0x07
I2S_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2S_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2S_bI2S_CtlReg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
I2S_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
I2S_bI2S_Rx_CH_0__dpRx_u0__A0_REG EQU CYREG_B0_UDB03_A0
I2S_bI2S_Rx_CH_0__dpRx_u0__A1_REG EQU CYREG_B0_UDB03_A1
I2S_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
I2S_bI2S_Rx_CH_0__dpRx_u0__D0_REG EQU CYREG_B0_UDB03_D0
I2S_bI2S_Rx_CH_0__dpRx_u0__D1_REG EQU CYREG_B0_UDB03_D1
I2S_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2S_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
I2S_bI2S_Rx_CH_0__dpRx_u0__F0_REG EQU CYREG_B0_UDB03_F0
I2S_bI2S_Rx_CH_0__dpRx_u0__F1_REG EQU CYREG_B0_UDB03_F1
I2S_bI2S_Rx_STS_0__Sts__0__MASK EQU 0x01
I2S_bI2S_Rx_STS_0__Sts__0__POS EQU 0
I2S_bI2S_Rx_STS_0__Sts__1__MASK EQU 0x02
I2S_bI2S_Rx_STS_0__Sts__1__POS EQU 1
I2S_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2S_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
I2S_bI2S_Rx_STS_0__Sts__MASK EQU 0x03
I2S_bI2S_Rx_STS_0__Sts__MASK_REG EQU CYREG_B0_UDB03_MSK
I2S_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2S_bI2S_Rx_STS_0__Sts__STATUS_REG EQU CYREG_B0_UDB03_ST
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
I2S_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
I2S_bI2S_Tx_CH_0__dpTx_u0__A0_REG EQU CYREG_B0_UDB02_A0
I2S_bI2S_Tx_CH_0__dpTx_u0__A1_REG EQU CYREG_B0_UDB02_A1
I2S_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
I2S_bI2S_Tx_CH_0__dpTx_u0__D0_REG EQU CYREG_B0_UDB02_D0
I2S_bI2S_Tx_CH_0__dpTx_u0__D1_REG EQU CYREG_B0_UDB02_D1
I2S_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
I2S_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
I2S_bI2S_Tx_CH_0__dpTx_u0__F0_REG EQU CYREG_B0_UDB02_F0
I2S_bI2S_Tx_CH_0__dpTx_u0__F1_REG EQU CYREG_B0_UDB02_F1
I2S_bI2S_Tx_STS_0__Sts__0__MASK EQU 0x01
I2S_bI2S_Tx_STS_0__Sts__0__POS EQU 0
I2S_bI2S_Tx_STS_0__Sts__1__MASK EQU 0x02
I2S_bI2S_Tx_STS_0__Sts__1__POS EQU 1
I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
I2S_bI2S_Tx_STS_0__Sts__MASK EQU 0x03
I2S_bI2S_Tx_STS_0__Sts__MASK_REG EQU CYREG_B0_UDB02_MSK
I2S_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
I2S_bI2S_Tx_STS_0__Sts__STATUS_REG EQU CYREG_B0_UDB02_ST
I2S_SCK_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
I2S_SCK_OUT__0__MASK EQU 0x01
I2S_SCK_OUT__0__PC EQU CYREG_PRT0_PC0
I2S_SCK_OUT__0__PORT EQU 0
I2S_SCK_OUT__0__SHIFT EQU 0
I2S_SCK_OUT__AG EQU CYREG_PRT0_AG
I2S_SCK_OUT__AMUX EQU CYREG_PRT0_AMUX
I2S_SCK_OUT__BIE EQU CYREG_PRT0_BIE
I2S_SCK_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
I2S_SCK_OUT__BYP EQU CYREG_PRT0_BYP
I2S_SCK_OUT__CTL EQU CYREG_PRT0_CTL
I2S_SCK_OUT__DM0 EQU CYREG_PRT0_DM0
I2S_SCK_OUT__DM1 EQU CYREG_PRT0_DM1
I2S_SCK_OUT__DM2 EQU CYREG_PRT0_DM2
I2S_SCK_OUT__DR EQU CYREG_PRT0_DR
I2S_SCK_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
I2S_SCK_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
I2S_SCK_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
I2S_SCK_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
I2S_SCK_OUT__MASK EQU 0x01
I2S_SCK_OUT__PORT EQU 0
I2S_SCK_OUT__PRT EQU CYREG_PRT0_PRT
I2S_SCK_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
I2S_SCK_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
I2S_SCK_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
I2S_SCK_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
I2S_SCK_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
I2S_SCK_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
I2S_SCK_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
I2S_SCK_OUT__PS EQU CYREG_PRT0_PS
I2S_SCK_OUT__SHIFT EQU 0
I2S_SCK_OUT__SLW EQU CYREG_PRT0_SLW
I2S_SD_IN__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
I2S_SD_IN__0__MASK EQU 0x02
I2S_SD_IN__0__PC EQU CYREG_PRT0_PC1
I2S_SD_IN__0__PORT EQU 0
I2S_SD_IN__0__SHIFT EQU 1
I2S_SD_IN__AG EQU CYREG_PRT0_AG
I2S_SD_IN__AMUX EQU CYREG_PRT0_AMUX
I2S_SD_IN__BIE EQU CYREG_PRT0_BIE
I2S_SD_IN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
I2S_SD_IN__BYP EQU CYREG_PRT0_BYP
I2S_SD_IN__CTL EQU CYREG_PRT0_CTL
I2S_SD_IN__DM0 EQU CYREG_PRT0_DM0
I2S_SD_IN__DM1 EQU CYREG_PRT0_DM1
I2S_SD_IN__DM2 EQU CYREG_PRT0_DM2
I2S_SD_IN__DR EQU CYREG_PRT0_DR
I2S_SD_IN__INP_DIS EQU CYREG_PRT0_INP_DIS
I2S_SD_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
I2S_SD_IN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
I2S_SD_IN__LCD_EN EQU CYREG_PRT0_LCD_EN
I2S_SD_IN__MASK EQU 0x02
I2S_SD_IN__PORT EQU 0
I2S_SD_IN__PRT EQU CYREG_PRT0_PRT
I2S_SD_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
I2S_SD_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
I2S_SD_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
I2S_SD_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
I2S_SD_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
I2S_SD_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
I2S_SD_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
I2S_SD_IN__PS EQU CYREG_PRT0_PS
I2S_SD_IN__SHIFT EQU 1
I2S_SD_IN__SLW EQU CYREG_PRT0_SLW
I2S_SD_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
I2S_SD_OUT__0__MASK EQU 0x04
I2S_SD_OUT__0__PC EQU CYREG_PRT0_PC2
I2S_SD_OUT__0__PORT EQU 0
I2S_SD_OUT__0__SHIFT EQU 2
I2S_SD_OUT__AG EQU CYREG_PRT0_AG
I2S_SD_OUT__AMUX EQU CYREG_PRT0_AMUX
I2S_SD_OUT__BIE EQU CYREG_PRT0_BIE
I2S_SD_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
I2S_SD_OUT__BYP EQU CYREG_PRT0_BYP
I2S_SD_OUT__CTL EQU CYREG_PRT0_CTL
I2S_SD_OUT__DM0 EQU CYREG_PRT0_DM0
I2S_SD_OUT__DM1 EQU CYREG_PRT0_DM1
I2S_SD_OUT__DM2 EQU CYREG_PRT0_DM2
I2S_SD_OUT__DR EQU CYREG_PRT0_DR
I2S_SD_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
I2S_SD_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
I2S_SD_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
I2S_SD_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
I2S_SD_OUT__MASK EQU 0x04
I2S_SD_OUT__PORT EQU 0
I2S_SD_OUT__PRT EQU CYREG_PRT0_PRT
I2S_SD_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
I2S_SD_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
I2S_SD_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
I2S_SD_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
I2S_SD_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
I2S_SD_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
I2S_SD_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
I2S_SD_OUT__PS EQU CYREG_PRT0_PS
I2S_SD_OUT__SHIFT EQU 2
I2S_SD_OUT__SLW EQU CYREG_PRT0_SLW
I2S_WS_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
I2S_WS_OUT__0__MASK EQU 0x08
I2S_WS_OUT__0__PC EQU CYREG_PRT0_PC3
I2S_WS_OUT__0__PORT EQU 0
I2S_WS_OUT__0__SHIFT EQU 3
I2S_WS_OUT__AG EQU CYREG_PRT0_AG
I2S_WS_OUT__AMUX EQU CYREG_PRT0_AMUX
I2S_WS_OUT__BIE EQU CYREG_PRT0_BIE
I2S_WS_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
I2S_WS_OUT__BYP EQU CYREG_PRT0_BYP
I2S_WS_OUT__CTL EQU CYREG_PRT0_CTL
I2S_WS_OUT__DM0 EQU CYREG_PRT0_DM0
I2S_WS_OUT__DM1 EQU CYREG_PRT0_DM1
I2S_WS_OUT__DM2 EQU CYREG_PRT0_DM2
I2S_WS_OUT__DR EQU CYREG_PRT0_DR
I2S_WS_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
I2S_WS_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
I2S_WS_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
I2S_WS_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
I2S_WS_OUT__MASK EQU 0x08
I2S_WS_OUT__PORT EQU 0
I2S_WS_OUT__PRT EQU CYREG_PRT0_PRT
I2S_WS_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
I2S_WS_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
I2S_WS_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
I2S_WS_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
I2S_WS_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
I2S_WS_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
I2S_WS_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
I2S_WS_OUT__PS EQU CYREG_PRT0_PS
I2S_WS_OUT__SHIFT EQU 3
I2S_WS_OUT__SLW EQU CYREG_PRT0_SLW

/* SW2 */
SW2__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
SW2__0__MASK EQU 0x02
SW2__0__PC EQU CYREG_PRT6_PC1
SW2__0__PORT EQU 6
SW2__0__SHIFT EQU 1
SW2__AG EQU CYREG_PRT6_AG
SW2__AMUX EQU CYREG_PRT6_AMUX
SW2__BIE EQU CYREG_PRT6_BIE
SW2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SW2__BYP EQU CYREG_PRT6_BYP
SW2__CTL EQU CYREG_PRT6_CTL
SW2__DM0 EQU CYREG_PRT6_DM0
SW2__DM1 EQU CYREG_PRT6_DM1
SW2__DM2 EQU CYREG_PRT6_DM2
SW2__DR EQU CYREG_PRT6_DR
SW2__INP_DIS EQU CYREG_PRT6_INP_DIS
SW2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SW2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SW2__LCD_EN EQU CYREG_PRT6_LCD_EN
SW2__MASK EQU 0x02
SW2__PORT EQU 6
SW2__PRT EQU CYREG_PRT6_PRT
SW2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SW2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SW2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SW2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SW2__PS EQU CYREG_PRT6_PS
SW2__SHIFT EQU 1
SW2__SLW EQU CYREG_PRT6_SLW

/* SW3 */
SW3__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
SW3__0__MASK EQU 0x20
SW3__0__PC EQU CYREG_IO_PC_PRT15_PC5
SW3__0__PORT EQU 15
SW3__0__SHIFT EQU 5
SW3__AG EQU CYREG_PRT15_AG
SW3__AMUX EQU CYREG_PRT15_AMUX
SW3__BIE EQU CYREG_PRT15_BIE
SW3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SW3__BYP EQU CYREG_PRT15_BYP
SW3__CTL EQU CYREG_PRT15_CTL
SW3__DM0 EQU CYREG_PRT15_DM0
SW3__DM1 EQU CYREG_PRT15_DM1
SW3__DM2 EQU CYREG_PRT15_DM2
SW3__DR EQU CYREG_PRT15_DR
SW3__INP_DIS EQU CYREG_PRT15_INP_DIS
SW3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SW3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SW3__LCD_EN EQU CYREG_PRT15_LCD_EN
SW3__MASK EQU 0x20
SW3__PORT EQU 15
SW3__PRT EQU CYREG_PRT15_PRT
SW3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SW3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SW3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SW3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SW3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SW3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SW3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SW3__PS EQU CYREG_PRT15_PS
SW3__SHIFT EQU 5
SW3__SLW EQU CYREG_PRT15_SLW

/* P3_0 */
P3_0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
P3_0__0__MASK EQU 0x01
P3_0__0__PC EQU CYREG_PRT3_PC0
P3_0__0__PORT EQU 3
P3_0__0__SHIFT EQU 0
P3_0__AG EQU CYREG_PRT3_AG
P3_0__AMUX EQU CYREG_PRT3_AMUX
P3_0__BIE EQU CYREG_PRT3_BIE
P3_0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_0__BYP EQU CYREG_PRT3_BYP
P3_0__CTL EQU CYREG_PRT3_CTL
P3_0__DM0 EQU CYREG_PRT3_DM0
P3_0__DM1 EQU CYREG_PRT3_DM1
P3_0__DM2 EQU CYREG_PRT3_DM2
P3_0__DR EQU CYREG_PRT3_DR
P3_0__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_0__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_0__MASK EQU 0x01
P3_0__PORT EQU 3
P3_0__PRT EQU CYREG_PRT3_PRT
P3_0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_0__PS EQU CYREG_PRT3_PS
P3_0__SHIFT EQU 0
P3_0__SLW EQU CYREG_PRT3_SLW

/* P3_1 */
P3_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
P3_1__0__MASK EQU 0x02
P3_1__0__PC EQU CYREG_PRT3_PC1
P3_1__0__PORT EQU 3
P3_1__0__SHIFT EQU 1
P3_1__AG EQU CYREG_PRT3_AG
P3_1__AMUX EQU CYREG_PRT3_AMUX
P3_1__BIE EQU CYREG_PRT3_BIE
P3_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_1__BYP EQU CYREG_PRT3_BYP
P3_1__CTL EQU CYREG_PRT3_CTL
P3_1__DM0 EQU CYREG_PRT3_DM0
P3_1__DM1 EQU CYREG_PRT3_DM1
P3_1__DM2 EQU CYREG_PRT3_DM2
P3_1__DR EQU CYREG_PRT3_DR
P3_1__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_1__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_1__MASK EQU 0x02
P3_1__PORT EQU 3
P3_1__PRT EQU CYREG_PRT3_PRT
P3_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_1__PS EQU CYREG_PRT3_PS
P3_1__SHIFT EQU 1
P3_1__SLW EQU CYREG_PRT3_SLW

/* P3_3 */
P3_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
P3_3__0__MASK EQU 0x08
P3_3__0__PC EQU CYREG_PRT3_PC3
P3_3__0__PORT EQU 3
P3_3__0__SHIFT EQU 3
P3_3__AG EQU CYREG_PRT3_AG
P3_3__AMUX EQU CYREG_PRT3_AMUX
P3_3__BIE EQU CYREG_PRT3_BIE
P3_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_3__BYP EQU CYREG_PRT3_BYP
P3_3__CTL EQU CYREG_PRT3_CTL
P3_3__DM0 EQU CYREG_PRT3_DM0
P3_3__DM1 EQU CYREG_PRT3_DM1
P3_3__DM2 EQU CYREG_PRT3_DM2
P3_3__DR EQU CYREG_PRT3_DR
P3_3__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_3__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_3__MASK EQU 0x08
P3_3__PORT EQU 3
P3_3__PRT EQU CYREG_PRT3_PRT
P3_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_3__PS EQU CYREG_PRT3_PS
P3_3__SHIFT EQU 3
P3_3__SLW EQU CYREG_PRT3_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* OUT_I2S_WS */
OUT_I2S_WS__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
OUT_I2S_WS__0__MASK EQU 0x20
OUT_I2S_WS__0__PC EQU CYREG_PRT12_PC5
OUT_I2S_WS__0__PORT EQU 12
OUT_I2S_WS__0__SHIFT EQU 5
OUT_I2S_WS__AG EQU CYREG_PRT12_AG
OUT_I2S_WS__BIE EQU CYREG_PRT12_BIE
OUT_I2S_WS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
OUT_I2S_WS__BYP EQU CYREG_PRT12_BYP
OUT_I2S_WS__DM0 EQU CYREG_PRT12_DM0
OUT_I2S_WS__DM1 EQU CYREG_PRT12_DM1
OUT_I2S_WS__DM2 EQU CYREG_PRT12_DM2
OUT_I2S_WS__DR EQU CYREG_PRT12_DR
OUT_I2S_WS__INP_DIS EQU CYREG_PRT12_INP_DIS
OUT_I2S_WS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
OUT_I2S_WS__MASK EQU 0x20
OUT_I2S_WS__PORT EQU 12
OUT_I2S_WS__PRT EQU CYREG_PRT12_PRT
OUT_I2S_WS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
OUT_I2S_WS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
OUT_I2S_WS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
OUT_I2S_WS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
OUT_I2S_WS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
OUT_I2S_WS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
OUT_I2S_WS__PS EQU CYREG_PRT12_PS
OUT_I2S_WS__SHIFT EQU 5
OUT_I2S_WS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
OUT_I2S_WS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
OUT_I2S_WS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
OUT_I2S_WS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
OUT_I2S_WS__SLW EQU CYREG_PRT12_SLW

/* isr_i2s_rx */
isr_i2s_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_i2s_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_i2s_rx__INTC_MASK EQU 0x04
isr_i2s_rx__INTC_NUMBER EQU 2
isr_i2s_rx__INTC_PRIOR_NUM EQU 7
isr_i2s_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_i2s_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_i2s_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_i2s_tx */
isr_i2s_tx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_i2s_tx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_i2s_tx__INTC_MASK EQU 0x08
isr_i2s_tx__INTC_NUMBER EQU 3
isr_i2s_tx__INTC_PRIOR_NUM EQU 7
isr_i2s_tx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_i2s_tx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_i2s_tx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* OUT_ADC_INT */
OUT_ADC_INT__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
OUT_ADC_INT__0__MASK EQU 0x10
OUT_ADC_INT__0__PC EQU CYREG_PRT12_PC4
OUT_ADC_INT__0__PORT EQU 12
OUT_ADC_INT__0__SHIFT EQU 4
OUT_ADC_INT__AG EQU CYREG_PRT12_AG
OUT_ADC_INT__BIE EQU CYREG_PRT12_BIE
OUT_ADC_INT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
OUT_ADC_INT__BYP EQU CYREG_PRT12_BYP
OUT_ADC_INT__DM0 EQU CYREG_PRT12_DM0
OUT_ADC_INT__DM1 EQU CYREG_PRT12_DM1
OUT_ADC_INT__DM2 EQU CYREG_PRT12_DM2
OUT_ADC_INT__DR EQU CYREG_PRT12_DR
OUT_ADC_INT__INP_DIS EQU CYREG_PRT12_INP_DIS
OUT_ADC_INT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
OUT_ADC_INT__MASK EQU 0x10
OUT_ADC_INT__PORT EQU 12
OUT_ADC_INT__PRT EQU CYREG_PRT12_PRT
OUT_ADC_INT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
OUT_ADC_INT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
OUT_ADC_INT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
OUT_ADC_INT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
OUT_ADC_INT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
OUT_ADC_INT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
OUT_ADC_INT__PS EQU CYREG_PRT12_PS
OUT_ADC_INT__SHIFT EQU 4
OUT_ADC_INT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
OUT_ADC_INT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
OUT_ADC_INT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
OUT_ADC_INT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
OUT_ADC_INT__SLW EQU CYREG_PRT12_SLW

/* isr_adc_eoc */
isr_adc_eoc__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_adc_eoc__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_adc_eoc__INTC_MASK EQU 0x02
isr_adc_eoc__INTC_NUMBER EQU 1
isr_adc_eoc__INTC_PRIOR_NUM EQU 7
isr_adc_eoc__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_adc_eoc__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_adc_eoc__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 65000000
BCLK__BUS_CLK__KHZ EQU 65000
BCLK__BUS_CLK__MHZ EQU 65
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
