// Seed: 3241145397
module module_0 (
    output wor   id_0,
    output wor   id_1,
    input  uwire id_2,
    input  uwire id_3,
    output uwire id_4
);
  initial if (1 * id_3) assert (id_2);
  assign id_0 = id_2;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    output wand id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    input supply1 id_7,
    output tri1 id_8
);
  assign id_8 = id_1;
  wire id_10;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_4,
      id_1,
      id_8
  );
  assign modCall_1.type_11 = 0;
  supply0 id_11 = id_0;
endmodule
