module mux_04(
    finput input, 
    foutput [0:3] outputs, 
    control [0:1] c_select
);

    distribute@(c_select)
    begin
        case(c_select)
            2'b00 : outputs[0] <= input;
            2'b01 : outputs[1] <= input;
            2'b10 : outputs[2] <= input;
            2'b11 : outputs[3] <= input;
        endcase
    end

endmodule