{
    "title": "Fast Cell Library Characterization for Design Technology Co-Optimization Based on Graph Neural Networks. (arXiv:2312.12784v2 [cs.LG] UPDATED)",
    "abstract": "Design technology co-optimization (DTCO) plays a critical role in achieving optimal power, performance, and area (PPA) for advanced semiconductor process development. Cell library characterization is essential in DTCO flow, but traditional methods are time-consuming and costly. To overcome these challenges, we propose a graph neural network (GNN)-based machine learning model for rapid and accurate cell library characterization. Our model incorporates cell structures and demonstrates high prediction accuracy across various process-voltage-temperature (PVT) corners and technology parameters. Validation with 512 unseen technology corners and over one million test data points shows accurate predictions of delay, power, and input pin capacitance for 33 types of cells, with a mean absolute percentage error (MAPE) $\\le$ 0.95% and a speed-up of 100X compared with SPICE simulations. Additionally, we investigate system-level metrics such as worst negative slack (WNS), leakage power, and dynamic ",
    "link": "http://arxiv.org/abs/2312.12784",
    "context": "Title: Fast Cell Library Characterization for Design Technology Co-Optimization Based on Graph Neural Networks. (arXiv:2312.12784v2 [cs.LG] UPDATED)\nAbstract: Design technology co-optimization (DTCO) plays a critical role in achieving optimal power, performance, and area (PPA) for advanced semiconductor process development. Cell library characterization is essential in DTCO flow, but traditional methods are time-consuming and costly. To overcome these challenges, we propose a graph neural network (GNN)-based machine learning model for rapid and accurate cell library characterization. Our model incorporates cell structures and demonstrates high prediction accuracy across various process-voltage-temperature (PVT) corners and technology parameters. Validation with 512 unseen technology corners and over one million test data points shows accurate predictions of delay, power, and input pin capacitance for 33 types of cells, with a mean absolute percentage error (MAPE) $\\le$ 0.95% and a speed-up of 100X compared with SPICE simulations. Additionally, we investigate system-level metrics such as worst negative slack (WNS), leakage power, and dynamic ",
    "path": "papers/23/12/2312.12784.json",
    "total_tokens": 953,
    "translated_title": "基于图神经网络的快速芯片库特征化用于设计技术共优化",
    "translated_abstract": "设计技术共优化在先进半导体工艺开发中实现功耗、性能和面积（PPA）的最佳化发挥着关键作用。芯片库特征化在设计技术共优化流程中至关重要，但传统方法耗时且昂贵。为了克服这些挑战，我们提出了一种基于图神经网络（GNN）的快速准确的芯片库特征化的机器学习模型。我们的模型考虑了芯片结构，并在各种工艺-电压-温度（PVT）角和技术参数上展示出高预测精度。在512个未见过的工艺角和一百万个测试数据点的验证中，我们的模型对于33种类型的单元的延迟、功率和输入引脚电容具有准确的预测，均方绝对百分比误差（MAPE）≤ 0.95%，与SPICE仿真相比加速了100倍。此外，我们还研究了系统级指标，如最差负松弛（WNS）、漏电功耗和动态...",
    "tldr": "提出了一种基于图神经网络的快速准确芯片库特征化的机器学习模型，通过结合芯片结构，在各种工艺参数下预测精度高，并且相较于传统方法具有100倍的加速。",
    "en_tdlr": "A graph neural network-based machine learning model is proposed for rapid and accurate cell library characterization, which incorporates cell structures and demonstrates high prediction accuracy across various process parameters, with a speed-up of 100X compared to traditional methods."
}