$date
	Sat Oct 19 17:55:31 2013
$end

$version
	Synopsys VCS version H-2013.06
$end

$timescale
	1s
$end

$comment Csum: 1 4787142e1c9f8216 $end


$scope module tb_mcu $end
$var reg 1 ! tb_rst $end
$var reg 1 " tb_clk $end
$var reg 8 # tb_imem_data [7:0] $end
$var reg 3 $ tb_apsr [2:0] $end
$var wire 1 % tb_ram_write $end
$var wire 1 & tb_imm_update $end
$var wire 1 ' tb_pc_count $end
$var wire 1 ( tb_pc_load $end
$var wire 1 ) tb_psr_update $end
$var wire 1 * tb_opcode_update $end
$var wire 1 + tb_alu_operation [4] $end
$var wire 1 , tb_alu_operation [3] $end
$var wire 1 - tb_alu_operation [2] $end
$var wire 1 . tb_alu_operation [1] $end
$var wire 1 / tb_alu_operation [0] $end
$var wire 1 0 tb_acc_update $end

$scope module mcu $end
$var wire 1 ! rst $end
$var wire 1 " clk $end
$var wire 8 # imem_data [7:0] $end
$var wire 3 $ apsr [2:0] $end
$var reg 1 1 ram_write $end
$var reg 1 2 imm_update $end
$var reg 1 3 pc_count $end
$var reg 1 4 pc_load $end
$var reg 1 5 psr_update $end
$var reg 1 6 opcode_update $end
$var reg 4 7 alu_operation [3:0] $end
$var reg 1 8 acc_update $end
$var reg 2 9 state [1:0] $end
$var reg 2 : next_state [1:0] $end
$var reg 3 ; psr [2:0] $end
$var reg 8 < opcode [7:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
18
02
16
03
04
15
01
10
1/
1.
1-
1,
0+
0"
0&
1*
0'
0(
1)
0%
1!
b1111 7
b00 :
b00000000 <
bxxx ;
b11 9
b000 $
b00000000 #
$end
#5
1"
#10
0"
0!
#15
1"
b000 ;
b00 9
b01 :
08
00
06
0*
05
0)
13
1'
12
1&
#20
0"
b10101110 #
#25
1"
b01 9
b10 :
02
0&
#30
0"
#35
1"
b10 9
b00 :
18
10
16
1*
15
1)
03
0'
#40
0"
b01000000 #
#45
1"
b01000000 <
b00 9
b01 :
08
00
06
0*
05
0)
13
1'
12
1&
#50
0"
b10101110 #
#55
1"
b01 9
b10 :
02
0&
b0000 7
0,
0-
0.
0/
#60
0"
#65
1"
b10 9
b00 :
18
10
b1111 7
1,
1-
1.
1/
16
1*
15
1)
03
0'
#70
0"
b01000001 #
#75
1"
b01000001 <
b00 9
b01 :
08
00
06
0*
05
0)
13
1'
12
1&
#80
0"
b10101110 #
#85
1"
b01 9
b10 :
02
0&
b0001 7
0,
0-
0.
#90
0"
#95
1"
b10 9
b00 :
18
10
b1111 7
1,
1-
1.
16
1*
15
1)
03
0'
#100
0"
b00000010 #
#105
1"
b00000010 <
b00 9
b01 :
08
00
06
0*
05
0)
13
1'
12
1&
#110
0"
b10101110 #
#115
1"
b01 9
b10 :
02
0&
11
1%
#120
0"
#125
1"
b10 9
b00 :
18
10
16
1*
15
1)
03
0'
01
0%
#130
0"
