****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-nets
	-nworst 10
	-slack_lesser_than 100.0000
	-max_paths 1000
	-transition_time
	-capacitance
	-sort_by slack
	-include_hierarchical_pins
Design : RAM128
Version: T-2022.03-SP3
Date   : Thu Oct 13 13:06:03 2022
****************************************


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1343     0.0032 &  26.8279 f
  data arrival time                                                                                                                          26.8279

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8279
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9418


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1343     0.0034 &  26.8281 f
  data arrival time                                                                                                                          26.8281

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8281
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9420


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1343     0.0036 &  26.8283 f
  data arrival time                                                                                                                          26.8283

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8283
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9422


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1343     0.0038 &  26.8285 f
  data arrival time                                                                                                                          26.8285

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8285
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9424


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1343     0.0039 &  26.8286 f
  data arrival time                                                                                                                          26.8286

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8286
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9425


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0041 &  26.8288 f
  data arrival time                                                                                                                          26.8288

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8288
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9427


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0042 &  26.8289 f
  data arrival time                                                                                                                          26.8289

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8289
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9428


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0044 &  26.8291 f
  data arrival time                                                                                                                          26.8291

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8291
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9430


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0045 &  26.8292 f
  data arrival time                                                                                                                          26.8292

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8292
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9431


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1348     0.0047 &  26.8293 f
  data arrival time                                                                                                                          26.8293

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8293
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9434


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1347     0.0048 &  26.8294 f
  data arrival time                                                                                                                          26.8294

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8294
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9435


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0051 &  26.8297 f
  data arrival time                                                                                                                          26.8297

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8297
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9437


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1345     0.0051 &  26.8297 f
  data arrival time                                                                                                                          26.8297

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8297
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9437


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0052 &  26.8299 f
  data arrival time                                                                                                                          26.8299

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8299
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9438


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1346     0.0053 &  26.8300 f
  data arrival time                                                                                                                          26.8300

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8300
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9440


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1345     0.0054 &  26.8300 f
  data arrival time                                                                                                                          26.8300

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8300
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9440


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1347     0.0054 &  26.8301 f
  data arrival time                                                                                                                          26.8301

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8301
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9441


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0056 &  26.8302 f
  data arrival time                                                                                                                          26.8302

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8302
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9442


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1348     0.0055 &  26.8302 f
  data arrival time                                                                                                                          26.8302

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8302
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9443


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0057 &  26.8303 f
  data arrival time                                                                                                                          26.8303

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8303
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9443


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0057 &  26.8304 f
  data arrival time                                                                                                                          26.8304

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8304
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9443


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0058 &  26.8305 f
  data arrival time                                                                                                                          26.8305

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8305
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9444


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0058 &  26.8305 f
  data arrival time                                                                                                                          26.8305

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8305
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9445


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0059 &  26.8306 f
  data arrival time                                                                                                                          26.8306

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8306
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9445


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0059 &  26.8306 f
  data arrival time                                                                                                                          26.8306

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8306
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9445


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0060 &  26.8306 f
  data arrival time                                                                                                                          26.8306

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8306
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9446


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0060 &  26.8307 f
  data arrival time                                                                                                                          26.8307

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8307
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9446


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0060 &  26.8307 f
  data arrival time                                                                                                                          26.8307

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8307
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9447


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0060 &  26.8307 f
  data arrival time                                                                                                                          26.8307

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8307
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9447


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0061 &  26.8307 f
  data arrival time                                                                                                                          26.8307

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8307
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9447


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0061 &  26.8307 f
  data arrival time                                                                                                                          26.8307

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8307
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9447


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1339     0.4528 &  26.8247 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0624 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0061 &  26.8308 f
  data arrival time                                                                                                                          26.8308

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8308
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9447


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0031 &  26.8349 f
  data arrival time                                                                                                                          26.8349

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8349
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9486


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0032 &  26.8350 f
  data arrival time                                                                                                                          26.8350

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8350
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9487


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0034 &  26.8352 f
  data arrival time                                                                                                                          26.8352

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8352
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9489


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0036 &  26.8354 f
  data arrival time                                                                                                                          26.8354

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8354
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9491


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0037 &  26.8356 f
  data arrival time                                                                                                                          26.8356

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8356
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9493


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0039 &  26.8357 f
  data arrival time                                                                                                                          26.8357

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8357
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9494


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0041 &  26.8359 f
  data arrival time                                                                                                                          26.8359

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8359
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9496


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0042 &  26.8360 f
  data arrival time                                                                                                                          26.8360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9497


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0043 &  26.8361 f
  data arrival time                                                                                                                          26.8361

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8361
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9499


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1340     0.0045 &  26.8363 f
  data arrival time                                                                                                                          26.8363

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8363
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9501


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1338     0.0046 &  26.8364 f
  data arrival time                                                                                                                          26.8364

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8364
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9502


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1337     0.0047 &  26.8365 f
  data arrival time                                                                                                                          26.8365

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8365
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9503


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1336     0.0049 &  26.8367 f
  data arrival time                                                                                                                          26.8367

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8367
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9504


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1336     0.0050 &  26.8368 f
  data arrival time                                                                                                                          26.8368

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8368
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9505


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1338     0.0051 &  26.8369 f
  data arrival time                                                                                                                          26.8369

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8369
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9507


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1337     0.0052 &  26.8370 f
  data arrival time                                                                                                                          26.8370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9508


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0052 &  26.8370 f
  data arrival time                                                                                                                          26.8370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9508


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0054 &  26.8372 f
  data arrival time                                                                                                                          26.8372

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8372
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9509


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1340     0.0053 &  26.8371 f
  data arrival time                                                                                                                          26.8371

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8371
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9509


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0054 &  26.8373 f
  data arrival time                                                                                                                          26.8373

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8373
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9510


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0055 &  26.8373 f
  data arrival time                                                                                                                          26.8373

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8373
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9510


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0056 &  26.8374 f
  data arrival time                                                                                                                          26.8374

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8374
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9511


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0056 &  26.8374 f
  data arrival time                                                                                                                          26.8374

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8374
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9511


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0057 &  26.8375 f
  data arrival time                                                                                                                          26.8375

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8375
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9512


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0057 &  26.8375 f
  data arrival time                                                                                                                          26.8375

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8375
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9512


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0058 &  26.8376 f
  data arrival time                                                                                                                          26.8376

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8376
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9513


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0058 &  26.8376 f
  data arrival time                                                                                                                          26.8376

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8376
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9513


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0058 &  26.8376 f
  data arrival time                                                                                                                          26.8376

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8376
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9513


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0058 &  26.8377 f
  data arrival time                                                                                                                          26.8377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9514


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0059 &  26.8377 f
  data arrival time                                                                                                                          26.8377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9514


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0059 &  26.8377 f
  data arrival time                                                                                                                          26.8377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9514


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1332     0.4599 &  26.8318 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0619 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1335     0.0059 &  26.8377 f
  data arrival time                                                                                                                          26.8377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1137    24.8863
  data required time                                                                                                                         24.8863
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8863
  data arrival time                                                                                                                         -26.8377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9514


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1343     0.0031 &  26.8394 f
  data arrival time                                                                                                                          26.8394

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8394
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9534


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1343     0.0033 &  26.8396 f
  data arrival time                                                                                                                          26.8396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9536


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1343     0.0035 &  26.8398 f
  data arrival time                                                                                                                          26.8398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9537


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1349     0.0031 &  26.8398 f
  data arrival time                                                                                                                          26.8398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9539


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0037 &  26.8400 f
  data arrival time                                                                                                                          26.8400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9539


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0038 &  26.8401 f
  data arrival time                                                                                                                          26.8401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9541


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1349     0.0033 &  26.8400 f
  data arrival time                                                                                                                          26.8400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9541


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1349     0.0035 &  26.8401 f
  data arrival time                                                                                                                          26.8401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9542


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0040 &  26.8403 f
  data arrival time                                                                                                                          26.8403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9542


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0041 &  26.8404 f
  data arrival time                                                                                                                          26.8404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9544


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1349     0.0037 &  26.8403 f
  data arrival time                                                                                                                          26.8403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9544


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1338     0.0031 &  26.8407 f
  data arrival time                                                                                                                          26.8407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9544


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0043 &  26.8406 f
  data arrival time                                                                                                                          26.8406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9545


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1349     0.0038 &  26.8405 f
  data arrival time                                                                                                                          26.8405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9546


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1338     0.0032 &  26.8408 f
  data arrival time                                                                                                                          26.8408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9546


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0044 &  26.8407 f
  data arrival time                                                                                                                          26.8407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9547


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1349     0.0040 &  26.8407 f
  data arrival time                                                                                                                          26.8407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9548


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1338     0.0034 &  26.8410 f
  data arrival time                                                                                                                          26.8410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9548


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1349     0.0041 &  26.8408 f
  data arrival time                                                                                                                          26.8408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9549


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1348     0.0046 &  26.8409 f
  data arrival time                                                                                                                          26.8409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9549


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1338     0.0036 &  26.8412 f
  data arrival time                                                                                                                          26.8412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9550


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1347     0.0047 &  26.8410 f
  data arrival time                                                                                                                          26.8410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9550


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1349     0.0043 &  26.8409 f
  data arrival time                                                                                                                          26.8409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9551


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0038 &  26.8414 f
  data arrival time                                                                                                                          26.8414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9552


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0044 &  26.8411 f
  data arrival time                                                                                                                          26.8411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9552


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1345     0.0050 &  26.8413 f
  data arrival time                                                                                                                          26.8413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9553


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1346     0.0050 &  26.8413 f
  data arrival time                                                                                                                          26.8413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9553


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0039 &  26.8415 f
  data arrival time                                                                                                                          26.8415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9553


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1345     0.0051 &  26.8414 f
  data arrival time                                                                                                                          26.8414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9554


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1354     0.0046 &  26.8412 f
  data arrival time                                                                                                                          26.8412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1142    24.8858
  data required time                                                                                                                         24.8858
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8858
  data arrival time                                                                                                                         -26.8412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9555


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0041 &  26.8417 f
  data arrival time                                                                                                                          26.8417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9555


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1353     0.0047 &  26.8413 f
  data arrival time                                                                                                                          26.8413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1142    24.8858
  data required time                                                                                                                         24.8858
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8858
  data arrival time                                                                                                                         -26.8413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9555


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1346     0.0052 &  26.8415 f
  data arrival time                                                                                                                          26.8415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9556


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1345     0.0053 &  26.8416 f
  data arrival time                                                                                                                          26.8416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9556


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0042 &  26.8418 f
  data arrival time                                                                                                                          26.8418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9556


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1347     0.0053 &  26.8416 f
  data arrival time                                                                                                                          26.8416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9557


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0055 &  26.8418 f
  data arrival time                                                                                                                          26.8418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9557


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0044 &  26.8419 f
  data arrival time                                                                                                                          26.8419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9557


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0050 &  26.8416 f
  data arrival time                                                                                                                          26.8416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9558


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1351     0.0050 &  26.8416 f
  data arrival time                                                                                                                          26.8416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1142    24.8858
  data required time                                                                                                                         24.8858
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8858
  data arrival time                                                                                                                         -26.8416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9558


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1348     0.0054 &  26.8417 f
  data arrival time                                                                                                                          26.8417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9558


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0056 &  26.8419 f
  data arrival time                                                                                                                          26.8419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9558


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0056 &  26.8419 f
  data arrival time                                                                                                                          26.8419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9559


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0051 &  26.8418 f
  data arrival time                                                                                                                          26.8418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9559


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0057 &  26.8420 f
  data arrival time                                                                                                                          26.8420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9559


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0057 &  26.8420 f
  data arrival time                                                                                                                          26.8420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9560


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1343     0.0045 &  26.8421 f
  data arrival time                                                                                                                          26.8421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9560


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0058 &  26.8421 f
  data arrival time                                                                                                                          26.8421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9561


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1352     0.0052 &  26.8419 f
  data arrival time                                                                                                                          26.8419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1142    24.8858
  data required time                                                                                                                         24.8858
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8858
  data arrival time                                                                                                                         -26.8419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9561


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0058 &  26.8421 f
  data arrival time                                                                                                                          26.8421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9561


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1342     0.0046 &  26.8422 f
  data arrival time                                                                                                                          26.8422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9561


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1351     0.0053 &  26.8419 f
  data arrival time                                                                                                                          26.8419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1142    24.8858
  data required time                                                                                                                         24.8858
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8858
  data arrival time                                                                                                                         -26.8419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9561


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0059 &  26.8422 f
  data arrival time                                                                                                                          26.8422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9561


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0059 &  26.8422 f
  data arrival time                                                                                                                          26.8422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9562


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1341     0.0047 &  26.8423 f
  data arrival time                                                                                                                          26.8423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9562


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1353     0.0053 &  26.8420 f
  data arrival time                                                                                                                          26.8420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1142    24.8858
  data required time                                                                                                                         24.8858
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8858
  data arrival time                                                                                                                         -26.8420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9562


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0059 &  26.8422 f
  data arrival time                                                                                                                          26.8422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9562


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0060 &  26.8423 f
  data arrival time                                                                                                                          26.8423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9562


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0060 &  26.8423 f
  data arrival time                                                                                                                          26.8423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9562


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0060 &  26.8423 f
  data arrival time                                                                                                                          26.8423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9562


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0055 &  26.8421 f
  data arrival time                                                                                                                          26.8421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9562


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1340     0.4644 &  26.8363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0625 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1344     0.0060 &  26.8423 f
  data arrival time                                                                                                                          26.8423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1140    24.8860
  data required time                                                                                                                         24.8860
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8860
  data arrival time                                                                                                                         -26.8423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9563


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1354     0.0054 &  26.8421 f
  data arrival time                                                                                                                          26.8421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1142    24.8858
  data required time                                                                                                                         24.8858
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8858
  data arrival time                                                                                                                         -26.8421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9563


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0049 &  26.8425 f
  data arrival time                                                                                                                          26.8425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9563


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0056 &  26.8422 f
  data arrival time                                                                                                                          26.8422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9563


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0050 &  26.8426 f
  data arrival time                                                                                                                          26.8426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9564


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0056 &  26.8423 f
  data arrival time                                                                                                                          26.8423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9564


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0057 &  26.8423 f
  data arrival time                                                                                                                          26.8423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9565


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0057 &  26.8424 f
  data arrival time                                                                                                                          26.8424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9565


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0058 &  26.8424 f
  data arrival time                                                                                                                          26.8424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9566


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0058 &  26.8425 f
  data arrival time                                                                                                                          26.8425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9566


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1341     0.0051 &  26.8427 f
  data arrival time                                                                                                                          26.8427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9566


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1340     0.0052 &  26.8428 f
  data arrival time                                                                                                                          26.8428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9566


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0059 &  26.8425 f
  data arrival time                                                                                                                          26.8425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9566


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0059 &  26.8426 f
  data arrival time                                                                                                                          26.8426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9567


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0059 &  26.8426 f
  data arrival time                                                                                                                          26.8426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9567


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1342     0.0052 &  26.8428 f
  data arrival time                                                                                                                          26.8428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9567


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0060 &  26.8426 f
  data arrival time                                                                                                                          26.8426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9567


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0060 &  26.8426 f
  data arrival time                                                                                                                          26.8426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9567


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0060 &  26.8426 f
  data arrival time                                                                                                                          26.8426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9568


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1346     0.4590 &  26.8366 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0630 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1350     0.0060 &  26.8426 f
  data arrival time                                                                                                                          26.8426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1141    24.8859
  data required time                                                                                                                         24.8859
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8859
  data arrival time                                                                                                                         -26.8426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9568


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0054 &  26.8430 f
  data arrival time                                                                                                                          26.8430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9568


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1343     0.0053 &  26.8429 f
  data arrival time                                                                                                                          26.8429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1139    24.8861
  data required time                                                                                                                         24.8861
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8861
  data arrival time                                                                                                                         -26.8429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9568


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0055 &  26.8431 f
  data arrival time                                                                                                                          26.8431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9569


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0055 &  26.8431 f
  data arrival time                                                                                                                          26.8431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9569


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0056 &  26.8432 f
  data arrival time                                                                                                                          26.8432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9570


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0057 &  26.8433 f
  data arrival time                                                                                                                          26.8433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9571


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0057 &  26.8433 f
  data arrival time                                                                                                                          26.8433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9571


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0058 &  26.8434 f
  data arrival time                                                                                                                          26.8434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9572


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0058 &  26.8434 f
  data arrival time                                                                                                                          26.8434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9572


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0058 &  26.8434 f
  data arrival time                                                                                                                          26.8434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9572


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0059 &  26.8435 f
  data arrival time                                                                                                                          26.8435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9573


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0059 &  26.8435 f
  data arrival time                                                                                                                          26.8435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9573


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0059 &  26.8435 f
  data arrival time                                                                                                                          26.8435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9573


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0059 &  26.8435 f
  data arrival time                                                                                                                          26.8435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9573


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0072 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1509     0.3719 &  26.3719 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0716 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1335     0.4657 &  26.8376 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0621 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1339     0.0059 &  26.8435 f
  data arrival time                                                                                                                          26.8435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1138    24.8862
  data required time                                                                                                                         24.8862
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8862
  data arrival time                                                                                                                         -26.8435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9573


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0032 &  26.8509 f
  data arrival time                                                                                                                          26.8509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9659


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0034 &  26.8510 f
  data arrival time                                                                                                                          26.8510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9660


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0036 &  26.8513 f
  data arrival time                                                                                                                          26.8513

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9663


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0037 &  26.8514 f
  data arrival time                                                                                                                          26.8514

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9664


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0039 &  26.8516 f
  data arrival time                                                                                                                          26.8516

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8516
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9666


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0041 &  26.8518 f
  data arrival time                                                                                                                          26.8518

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8518
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9668


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0043 &  26.8519 f
  data arrival time                                                                                                                          26.8519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9669


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0044 &  26.8521 f
  data arrival time                                                                                                                          26.8521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9671


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0046 &  26.8522 f
  data arrival time                                                                                                                          26.8522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9672


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1385     0.0047 &  26.8524 f
  data arrival time                                                                                                                          26.8524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.8524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9675


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1383     0.0048 &  26.8525 f
  data arrival time                                                                                                                          26.8525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.8525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9676


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1382     0.0049 &  26.8526 f
  data arrival time                                                                                                                          26.8526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.8526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9677


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1381     0.0051 &  26.8528 f
  data arrival time                                                                                                                          26.8528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9678


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1381     0.0052 &  26.8529 f
  data arrival time                                                                                                                          26.8529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9679


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1383     0.0054 &  26.8531 f
  data arrival time                                                                                                                          26.8531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.8531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9681


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1382     0.0055 &  26.8531 f
  data arrival time                                                                                                                          26.8531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.8531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9682


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0032 &  26.8538 f
  data arrival time                                                                                                                          26.8538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9683


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1384     0.0055 &  26.8532 f
  data arrival time                                                                                                                          26.8532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.8532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9683


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0057 &  26.8533 f
  data arrival time                                                                                                                          26.8533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9683


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1385     0.0056 &  26.8532 f
  data arrival time                                                                                                                          26.8532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.8532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9684


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0057 &  26.8534 f
  data arrival time                                                                                                                          26.8534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9684


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0034 &  26.8540 f
  data arrival time                                                                                                                          26.8540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9685


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0058 &  26.8535 f
  data arrival time                                                                                                                          26.8535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9685


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0059 &  26.8535 f
  data arrival time                                                                                                                          26.8535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9686


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0059 &  26.8536 f
  data arrival time                                                                                                                          26.8536

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8536
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9686


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0035 &  26.8542 f
  data arrival time                                                                                                                          26.8542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9686


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0060 &  26.8537 f
  data arrival time                                                                                                                          26.8537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9687


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0060 &  26.8537 f
  data arrival time                                                                                                                          26.8537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9687


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0061 &  26.8537 f
  data arrival time                                                                                                                          26.8537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9687


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0061 &  26.8538 f
  data arrival time                                                                                                                          26.8538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0061 &  26.8538 f
  data arrival time                                                                                                                          26.8538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0062 &  26.8538 f
  data arrival time                                                                                                                          26.8538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0037 &  26.8544 f
  data arrival time                                                                                                                          26.8544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0062 &  26.8538 f
  data arrival time                                                                                                                          26.8538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0062 &  26.8539 f
  data arrival time                                                                                                                          26.8539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9689


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1376     0.4700 &  26.8477 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0655 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1380     0.0062 &  26.8539 f
  data arrival time                                                                                                                          26.8539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.8539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9689


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0039 &  26.8545 f
  data arrival time                                                                                                                          26.8545

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8545
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9690


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0041 &  26.8547 f
  data arrival time                                                                                                                          26.8547

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8547
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9692


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0042 &  26.8548 f
  data arrival time                                                                                                                          26.8548

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8548
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9693


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0044 &  26.8550 f
  data arrival time                                                                                                                          26.8550

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8550
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9695


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0045 &  26.8551 f
  data arrival time                                                                                                                          26.8551

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8551
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9696


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1367     0.0047 &  26.8553 f
  data arrival time                                                                                                                          26.8553

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1146    24.8854
  data required time                                                                                                                         24.8854
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8854
  data arrival time                                                                                                                         -26.8553
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9699


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1366     0.0048 &  26.8554 f
  data arrival time                                                                                                                          26.8554

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1146    24.8854
  data required time                                                                                                                         24.8854
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8854
  data arrival time                                                                                                                         -26.8554
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9700


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1363     0.0051 &  26.8557 f
  data arrival time                                                                                                                          26.8557

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8557
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9702


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0051 &  26.8557 f
  data arrival time                                                                                                                          26.8557

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8557
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9702


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1363     0.0052 &  26.8558 f
  data arrival time                                                                                                                          26.8558

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8558
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9703


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1363     0.0031 &  26.8559 f
  data arrival time                                                                                                                          26.8559

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8559
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9704


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1365     0.0053 &  26.8560 f
  data arrival time                                                                                                                          26.8560

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1146    24.8854
  data required time                                                                                                                         24.8854
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8854
  data arrival time                                                                                                                         -26.8560
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9705


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0054 &  26.8560 f
  data arrival time                                                                                                                          26.8560

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8560
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9705


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1363     0.0033 &  26.8560 f
  data arrival time                                                                                                                          26.8560

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8560
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9705


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1366     0.0054 &  26.8560 f
  data arrival time                                                                                                                          26.8560

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1146    24.8854
  data required time                                                                                                                         24.8854
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8854
  data arrival time                                                                                                                         -26.8560
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9706


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1363     0.0056 &  26.8562 f
  data arrival time                                                                                                                          26.8562

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8562
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9707


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1363     0.0035 &  26.8562 f
  data arrival time                                                                                                                          26.8562

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8562
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9707


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1367     0.0055 &  26.8561 f
  data arrival time                                                                                                                          26.8561

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1146    24.8854
  data required time                                                                                                                         24.8854
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8854
  data arrival time                                                                                                                         -26.8561
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9708


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1363     0.0057 &  26.8563 f
  data arrival time                                                                                                                          26.8563

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8563
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9708


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1363     0.0057 &  26.8563 f
  data arrival time                                                                                                                          26.8563

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8563
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9708


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1363     0.0037 &  26.8564 f
  data arrival time                                                                                                                          26.8564

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8564
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9709


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1363     0.0058 &  26.8564 f
  data arrival time                                                                                                                          26.8564

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8564
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9709


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0058 &  26.8565 f
  data arrival time                                                                                                                          26.8565

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8565
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9710


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0059 &  26.8565 f
  data arrival time                                                                                                                          26.8565

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8565
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9710


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0059 &  26.8566 f
  data arrival time                                                                                                                          26.8566

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8566
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9711


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1363     0.0039 &  26.8566 f
  data arrival time                                                                                                                          26.8566

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8566
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9711


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0060 &  26.8566 f
  data arrival time                                                                                                                          26.8566

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8566
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9711


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0060 &  26.8566 f
  data arrival time                                                                                                                          26.8566

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8566
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9711


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0061 &  26.8567 f
  data arrival time                                                                                                                          26.8567

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8567
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9712


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0061 &  26.8567 f
  data arrival time                                                                                                                          26.8567

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8567
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9712


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0061 &  26.8567 f
  data arrival time                                                                                                                          26.8567

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8567
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9712


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0061 &  26.8567 f
  data arrival time                                                                                                                          26.8567

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8567
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9712


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1358     0.4730 &  26.8506 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0640 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1362     0.0061 &  26.8567 f
  data arrival time                                                                                                                          26.8567

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8567
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9712


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0040 &  26.8567 f
  data arrival time                                                                                                                          26.8567

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8567
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9712


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0042 &  26.8569 f
  data arrival time                                                                                                                          26.8569

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8569
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9714


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0043 &  26.8570 f
  data arrival time                                                                                                                          26.8570

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8570
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9716


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0045 &  26.8572 f
  data arrival time                                                                                                                          26.8572

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9717


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1368     0.0046 &  26.8573 f
  data arrival time                                                                                                                          26.8573

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1147    24.8853
  data required time                                                                                                                         24.8853
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8853
  data arrival time                                                                                                                         -26.8573
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9720


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1367     0.0047 &  26.8574 f
  data arrival time                                                                                                                          26.8574

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1146    24.8854
  data required time                                                                                                                         24.8854
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8854
  data arrival time                                                                                                                         -26.8574
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9721


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1366     0.0048 &  26.8576 f
  data arrival time                                                                                                                          26.8576

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1146    24.8854
  data required time                                                                                                                         24.8854
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8854
  data arrival time                                                                                                                         -26.8576
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9721


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0050 &  26.8577 f
  data arrival time                                                                                                                          26.8577

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8577
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9723


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0051 &  26.8578 f
  data arrival time                                                                                                                          26.8578

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9724


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1366     0.0053 &  26.8580 f
  data arrival time                                                                                                                          26.8580

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1146    24.8854
  data required time                                                                                                                         24.8854
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8854
  data arrival time                                                                                                                         -26.8580
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9726


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1365     0.0053 &  26.8581 f
  data arrival time                                                                                                                          26.8581

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1146    24.8854
  data required time                                                                                                                         24.8854
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8854
  data arrival time                                                                                                                         -26.8581
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9726


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1367     0.0054 &  26.8581 f
  data arrival time                                                                                                                          26.8581

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1146    24.8854
  data required time                                                                                                                         24.8854
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8854
  data arrival time                                                                                                                         -26.8581
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9727


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0055 &  26.8583 f
  data arrival time                                                                                                                          26.8583

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8583
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9728


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1368     0.0055 &  26.8582 f
  data arrival time                                                                                                                          26.8582

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1147    24.8853
  data required time                                                                                                                         24.8853
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8853
  data arrival time                                                                                                                         -26.8582
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9728


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0056 &  26.8583 f
  data arrival time                                                                                                                          26.8583

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8583
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9729


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0057 &  26.8584 f
  data arrival time                                                                                                                          26.8584

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9729


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0058 &  26.8585 f
  data arrival time                                                                                                                          26.8585

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9730


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0058 &  26.8585 f
  data arrival time                                                                                                                          26.8585

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9731


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0059 &  26.8586 f
  data arrival time                                                                                                                          26.8586

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9731


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0059 &  26.8586 f
  data arrival time                                                                                                                          26.8586

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9732


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0060 &  26.8587 f
  data arrival time                                                                                                                          26.8587

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9732


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0060 &  26.8587 f
  data arrival time                                                                                                                          26.8587

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9732


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0060 &  26.8587 f
  data arrival time                                                                                                                          26.8587

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9733


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0060 &  26.8588 f
  data arrival time                                                                                                                          26.8588

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9733


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0061 &  26.8588 f
  data arrival time                                                                                                                          26.8588

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9733


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0061 &  26.8588 f
  data arrival time                                                                                                                          26.8588

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9733


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0074 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1604     0.3776 &  26.3776 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0788 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1360     0.4751 &  26.8527 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0642 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1364     0.0061 &  26.8588 f
  data arrival time                                                                                                                          26.8588

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.8588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9733


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0116 &  26.8515 f
  data arrival time                                                                                                                          26.8515

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8515
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9745


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0118 &  26.8517 f
  data arrival time                                                                                                                          26.8517

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8517
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9747


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0120 &  26.8519 f
  data arrival time                                                                                                                          26.8519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9749


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0122 &  26.8521 f
  data arrival time                                                                                                                          26.8521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9751


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0123 &  26.8523 f
  data arrival time                                                                                                                          26.8523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9753


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0125 &  26.8524 f
  data arrival time                                                                                                                          26.8524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9754


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0127 &  26.8526 f
  data arrival time                                                                                                                          26.8526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9756


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0129 &  26.8528 f
  data arrival time                                                                                                                          26.8528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9758


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0130 &  26.8529 f
  data arrival time                                                                                                                          26.8529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9759


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0131 &  26.8531 f
  data arrival time                                                                                                                          26.8531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9761


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0133 &  26.8532 f
  data arrival time                                                                                                                          26.8532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9762


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0134 &  26.8533 f
  data arrival time                                                                                                                          26.8533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9763


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0135 &  26.8534 f
  data arrival time                                                                                                                          26.8534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9764


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0136 &  26.8535 f
  data arrival time                                                                                                                          26.8535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9766


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0137 &  26.8536 f
  data arrival time                                                                                                                          26.8536

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8536
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9767


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0138 &  26.8538 f
  data arrival time                                                                                                                          26.8538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9768


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0139 &  26.8538 f
  data arrival time                                                                                                                          26.8538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9768


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0140 &  26.8539 f
  data arrival time                                                                                                                          26.8539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9769


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0141 &  26.8540 f
  data arrival time                                                                                                                          26.8540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9770


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1628     0.0119 &  26.8549 f
  data arrival time                                                                                                                          26.8549

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8549
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9771


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0142 &  26.8541 f
  data arrival time                                                                                                                          26.8541

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8541
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9771


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0142 &  26.8542 f
  data arrival time                                                                                                                          26.8542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9772


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0143 &  26.8542 f
  data arrival time                                                                                                                          26.8542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9772


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0144 &  26.8543 f
  data arrival time                                                                                                                          26.8543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9773


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0144 &  26.8543 f
  data arrival time                                                                                                                          26.8543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9773


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1657     0.0145 &  26.8544 f
  data arrival time                                                                                                                          26.8544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9774


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0145 &  26.8544 f
  data arrival time                                                                                                                          26.8544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9774


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0145 &  26.8544 f
  data arrival time                                                                                                                          26.8544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9774


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0146 &  26.8545 f
  data arrival time                                                                                                                          26.8545

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8545
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9775


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0146 &  26.8545 f
  data arrival time                                                                                                                          26.8545

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8545
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9775


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0146 &  26.8545 f
  data arrival time                                                                                                                          26.8545

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8545
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9775


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0146 &  26.8545 f
  data arrival time                                                                                                                          26.8545

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8545
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9775


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1643     0.4670 &  26.8399 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0837 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1656     0.0146 &  26.8545 f
  data arrival time                                                                                                                          26.8545

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1230    24.8770
  data required time                                                                                                                         24.8770
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8770
  data arrival time                                                                                                                         -26.8545
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9775


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0131 &  26.8562 f
  data arrival time                                                                                                                          26.8562

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8562
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9784


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0133 &  26.8564 f
  data arrival time                                                                                                                          26.8564

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8564
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9786


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0135 &  26.8566 f
  data arrival time                                                                                                                          26.8566

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8566
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9788


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0137 &  26.8567 f
  data arrival time                                                                                                                          26.8567

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8567
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9789


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0138 &  26.8569 f
  data arrival time                                                                                                                          26.8569

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8569
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9791


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0140 &  26.8571 f
  data arrival time                                                                                                                          26.8571

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8571
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9793


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0141 &  26.8572 f
  data arrival time                                                                                                                          26.8572

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9794


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0143 &  26.8574 f
  data arrival time                                                                                                                          26.8574

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8574
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9796


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0144 &  26.8575 f
  data arrival time                                                                                                                          26.8575

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8575
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9797


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0145 &  26.8576 f
  data arrival time                                                                                                                          26.8576

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8576
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9798


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0147 &  26.8578 f
  data arrival time                                                                                                                          26.8578

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9800


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0148 &  26.8579 f
  data arrival time                                                                                                                          26.8579

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9801


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0149 &  26.8580 f
  data arrival time                                                                                                                          26.8580

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8580
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9802


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0150 &  26.8581 f
  data arrival time                                                                                                                          26.8581

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8581
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9803


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0151 &  26.8582 f
  data arrival time                                                                                                                          26.8582

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8582
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9804


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0152 &  26.8583 f
  data arrival time                                                                                                                          26.8583

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8583
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9805


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0153 &  26.8584 f
  data arrival time                                                                                                                          26.8584

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9806


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0154 &  26.8584 f
  data arrival time                                                                                                                          26.8584

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9807


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0154 &  26.8585 f
  data arrival time                                                                                                                          26.8585

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9807


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0155 &  26.8586 f
  data arrival time                                                                                                                          26.8586

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9808


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0156 &  26.8586 f
  data arrival time                                                                                                                          26.8586

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9809


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0156 &  26.8587 f
  data arrival time                                                                                                                          26.8587

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9809


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0157 &  26.8587 f
  data arrival time                                                                                                                          26.8587

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9810


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0157 &  26.8588 f
  data arrival time                                                                                                                          26.8588

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9810


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0158 &  26.8588 f
  data arrival time                                                                                                                          26.8588

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9810


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0158 &  26.8589 f
  data arrival time                                                                                                                          26.8589

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9811


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0158 &  26.8589 f
  data arrival time                                                                                                                          26.8589

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9811


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0158 &  26.8589 f
  data arrival time                                                                                                                          26.8589

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9811


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0158 &  26.8589 f
  data arrival time                                                                                                                          26.8589

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9811


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0159 &  26.8589 f
  data arrival time                                                                                                                          26.8589

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9811


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0342 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1565     0.3763 &  26.3763 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0757 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1612     0.4667 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0805 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1629     0.0159 &  26.8589 f
  data arrival time                                                                                                                          26.8589

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1222    24.8778
  data required time                                                                                                                         24.8778
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8778
  data arrival time                                                                                                                         -26.8589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9811


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1638     0.0115 &  26.8634 f
  data arrival time                                                                                                                          26.8634

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8634
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9859


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1638     0.0117 &  26.8637 f
  data arrival time                                                                                                                          26.8637

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8637
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9861


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0178 &  26.8609 f
  data arrival time                                                                                                                          26.8609

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8609
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9862


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1638     0.0119 &  26.8638 f
  data arrival time                                                                                                                          26.8638

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8638
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9863


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0180 &  26.8611 f
  data arrival time                                                                                                                          26.8611

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8611
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9864


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1638     0.0121 &  26.8640 f
  data arrival time                                                                                                                          26.8640

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8640
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9865


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0181 &  26.8613 f
  data arrival time                                                                                                                          26.8613

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8613
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9866


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1638     0.0122 &  26.8642 f
  data arrival time                                                                                                                          26.8642

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8642
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9867


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0183 &  26.8615 f
  data arrival time                                                                                                                          26.8615

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8615
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9868


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0124 &  26.8644 f
  data arrival time                                                                                                                          26.8644

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8644
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9868


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0185 &  26.8616 f
  data arrival time                                                                                                                          26.8616

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8616
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9870


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0126 &  26.8645 f
  data arrival time                                                                                                                          26.8645

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8645
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9870


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0187 &  26.8618 f
  data arrival time                                                                                                                          26.8618

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8618
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9871


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0127 &  26.8647 f
  data arrival time                                                                                                                          26.8647

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8647
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9872


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0188 &  26.8619 f
  data arrival time                                                                                                                          26.8619

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8619
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9873


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0129 &  26.8648 f
  data arrival time                                                                                                                          26.8648

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8648
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9873


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0088 &  26.8640 f
  data arrival time                                                                                                                          26.8640

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8640
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9874


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0190 &  26.8621 f
  data arrival time                                                                                                                          26.8621

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8621
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9874


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0130 &  26.8650 f
  data arrival time                                                                                                                          26.8650

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8650
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9875


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0090 &  26.8641 f
  data arrival time                                                                                                                          26.8641

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8641
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9876


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0191 &  26.8622 f
  data arrival time                                                                                                                          26.8622

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8622
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9876


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0131 &  26.8651 f
  data arrival time                                                                                                                          26.8651

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8651
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9876


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0133 &  26.8652 f
  data arrival time                                                                                                                          26.8652

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8652
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9877


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1738     0.0193 &  26.8624 f
  data arrival time                                                                                                                          26.8624

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8624
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9877


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0092 &  26.8643 f
  data arrival time                                                                                                                          26.8643

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8643
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9878


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0134 &  26.8653 f
  data arrival time                                                                                                                          26.8653

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8653
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9878


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1738     0.0194 &  26.8625 f
  data arrival time                                                                                                                          26.8625

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8625
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9878


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0135 &  26.8654 f
  data arrival time                                                                                                                          26.8654

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8654
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9879


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0093 &  26.8645 f
  data arrival time                                                                                                                          26.8645

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8645
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9879


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1738     0.0195 &  26.8626 f
  data arrival time                                                                                                                          26.8626

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8626
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9880


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0136 &  26.8655 f
  data arrival time                                                                                                                          26.8655

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8655
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9880


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1738     0.0196 &  26.8627 f
  data arrival time                                                                                                                          26.8627

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8627
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9881


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0137 &  26.8657 f
  data arrival time                                                                                                                          26.8657

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8657
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9882


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1738     0.0197 &  26.8629 f
  data arrival time                                                                                                                          26.8629

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8629
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9882


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0138 &  26.8657 f
  data arrival time                                                                                                                          26.8657

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8657
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9882


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1677     0.0095 &  26.8647 f
  data arrival time                                                                                                                          26.8647

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8647
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9883


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1738     0.0198 &  26.8629 f
  data arrival time                                                                                                                          26.8629

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8629
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9883


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0139 &  26.8658 f
  data arrival time                                                                                                                          26.8658

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8658
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9883


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1676     0.0097 &  26.8648 f
  data arrival time                                                                                                                          26.8648

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8648
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9884


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0140 &  26.8659 f
  data arrival time                                                                                                                          26.8659

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8659
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9884


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0199 &  26.8631 f
  data arrival time                                                                                                                          26.8631

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8631
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9884


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0200 &  26.8631 f
  data arrival time                                                                                                                          26.8631

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8631
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9885


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0141 &  26.8660 f
  data arrival time                                                                                                                          26.8660

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8660
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9885


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0141 &  26.8660 f
  data arrival time                                                                                                                          26.8660

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8660
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9885


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0201 &  26.8632 f
  data arrival time                                                                                                                          26.8632

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8632
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9886


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0142 &  26.8661 f
  data arrival time                                                                                                                          26.8661

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8661
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9886


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0202 &  26.8633 f
  data arrival time                                                                                                                          26.8633

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8633
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9886


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0142 &  26.8662 f
  data arrival time                                                                                                                          26.8662

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8662
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9887


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0101 &  26.8652 f
  data arrival time                                                                                                                          26.8652

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1235    24.8765
  data required time                                                                                                                         24.8765
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8765
  data arrival time                                                                                                                         -26.8652
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9887


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0143 &  26.8662 f
  data arrival time                                                                                                                          26.8662

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8662
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9887


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1674     0.0101 &  26.8652 f
  data arrival time                                                                                                                          26.8652

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1235    24.8765
  data required time                                                                                                                         24.8765
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8765
  data arrival time                                                                                                                         -26.8652
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9887


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0203 &  26.8634 f
  data arrival time                                                                                                                          26.8634

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8634
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9887


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0143 &  26.8662 f
  data arrival time                                                                                                                          26.8662

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8662
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9887


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0143 &  26.8663 f
  data arrival time                                                                                                                          26.8663

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8663
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9888


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0203 &  26.8634 f
  data arrival time                                                                                                                          26.8634

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8634
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9888


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0144 &  26.8663 f
  data arrival time                                                                                                                          26.8663

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8663
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9888


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1639     0.0144 &  26.8663 f
  data arrival time                                                                                                                          26.8663

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8663
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9888


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1638     0.0144 &  26.8664 f
  data arrival time                                                                                                                          26.8664

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8664
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9888


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1638     0.0144 &  26.8664 f
  data arrival time                                                                                                                          26.8664

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8664
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9888


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1638     0.0144 &  26.8664 f
  data arrival time                                                                                                                          26.8664

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8664
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9889


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0204 &  26.8635 f
  data arrival time                                                                                                                          26.8635

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8635
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9889


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1625     0.4790 &  26.8519 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0822 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1638     0.0144 &  26.8664 f
  data arrival time                                                                                                                          26.8664

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8664
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9889


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0204 &  26.8636 f
  data arrival time                                                                                                                          26.8636

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8636
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9889


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1673     0.0103 &  26.8654 f
  data arrival time                                                                                                                          26.8654

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1235    24.8765
  data required time                                                                                                                         24.8765
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8765
  data arrival time                                                                                                                         -26.8654
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9889


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0205 &  26.8636 f
  data arrival time                                                                                                                          26.8636

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8636
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9890


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0173 &  26.8648 f
  data arrival time                                                                                                                          26.8648

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8648
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9890


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1674     0.0103 &  26.8655 f
  data arrival time                                                                                                                          26.8655

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1235    24.8765
  data required time                                                                                                                         24.8765
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8765
  data arrival time                                                                                                                         -26.8655
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9890


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0205 &  26.8636 f
  data arrival time                                                                                                                          26.8636

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8636
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9890


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0206 &  26.8637 f
  data arrival time                                                                                                                          26.8637

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8637
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9890


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0206 &  26.8637 f
  data arrival time                                                                                                                          26.8637

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8637
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9891


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0206 &  26.8638 f
  data arrival time                                                                                                                          26.8638

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8638
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9891


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0206 &  26.8638 f
  data arrival time                                                                                                                          26.8638

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8638
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9891


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0207 &  26.8638 f
  data arrival time                                                                                                                          26.8638

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8638
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9891


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0207 &  26.8638 f
  data arrival time                                                                                                                          26.8638

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8638
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9891


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0352 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1518     0.3774 &  26.3774 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0737 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1710     0.4657 &  26.8431 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1737     0.0207 &  26.8638 f
  data arrival time                                                                                                                          26.8638

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1253    24.8747
  data required time                                                                                                                         24.8747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8747
  data arrival time                                                                                                                         -26.8638
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9891


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0175 &  26.8650 f
  data arrival time                                                                                                                          26.8650

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8650
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9892


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1676     0.0105 &  26.8656 f
  data arrival time                                                                                                                          26.8656

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8656
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9892


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0381 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1635     0.3808 &  26.3808 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0805 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1652     0.4690 &  26.8498 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0814 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1677     0.0159 &  26.8657 f
  data arrival time                                                                                                                          26.8657

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8657
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9893


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1651     0.0112 &  26.8665 f
  data arrival time                                                                                                                          26.8665

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1228    24.8772
  data required time                                                                                                                         24.8772
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8772
  data arrival time                                                                                                                         -26.8665
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9893


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0107 &  26.8659 f
  data arrival time                                                                                                                          26.8659

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1235    24.8765
  data required time                                                                                                                         24.8765
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8765
  data arrival time                                                                                                                         -26.8659
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9893


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1677     0.0106 &  26.8657 f
  data arrival time                                                                                                                          26.8657

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8657
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9893


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0176 &  26.8652 f
  data arrival time                                                                                                                          26.8652

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8652
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9893


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0108 &  26.8660 f
  data arrival time                                                                                                                          26.8660

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1235    24.8765
  data required time                                                                                                                         24.8765
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8765
  data arrival time                                                                                                                         -26.8660
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9894


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1651     0.0114 &  26.8666 f
  data arrival time                                                                                                                          26.8666

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1228    24.8772
  data required time                                                                                                                         24.8772
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8772
  data arrival time                                                                                                                         -26.8666
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9895


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0178 &  26.8654 f
  data arrival time                                                                                                                          26.8654

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8654
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9895


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0109 &  26.8661 f
  data arrival time                                                                                                                          26.8661

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1235    24.8765
  data required time                                                                                                                         24.8765
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8765
  data arrival time                                                                                                                         -26.8661
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9895


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0283 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1597     0.3806 &  26.3806 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0774 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1640     0.4718 &  26.8524 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0818 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1640     0.0147 &  26.8671 f
  data arrival time                                                                                                                          26.8671

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8671
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9896


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0110 &  26.8662 f
  data arrival time                                                                                                                          26.8662

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1235    24.8765
  data required time                                                                                                                         24.8765
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8765
  data arrival time                                                                                                                         -26.8662
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9896


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0179 &  26.8655 f
  data arrival time                                                                                                                          26.8655

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8655
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9897


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1651     0.0116 &  26.8669 f
  data arrival time                                                                                                                          26.8669

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1228    24.8772
  data required time                                                                                                                         24.8772
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8772
  data arrival time                                                                                                                         -26.8669
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9897


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0111 &  26.8663 f
  data arrival time                                                                                                                          26.8663

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1235    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8663
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9897


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1641     0.0065 &  26.8672 f
  data arrival time                                                                                                                          26.8672

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1226    24.8774
  data required time                                                                                                                         24.8774
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8774
  data arrival time                                                                                                                         -26.8672
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9898


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0112 &  26.8664 f
  data arrival time                                                                                                                          26.8664

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8664
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9898


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0181 &  26.8657 f
  data arrival time                                                                                                                          26.8657

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8657
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9898


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1651     0.0117 &  26.8670 f
  data arrival time                                                                                                                          26.8670

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1228    24.8772
  data required time                                                                                                                         24.8772
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8772
  data arrival time                                                                                                                         -26.8670
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9899


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0113 &  26.8665 f
  data arrival time                                                                                                                          26.8665

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8665
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9899


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0183 &  26.8658 f
  data arrival time                                                                                                                          26.8658

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8658
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9900


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0114 &  26.8665 f
  data arrival time                                                                                                                          26.8665

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8665
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9900


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1642     0.0067 &  26.8675 f
  data arrival time                                                                                                                          26.8675

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1226    24.8774
  data required time                                                                                                                         24.8774
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8774
  data arrival time                                                                                                                         -26.8675
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9900


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0115 &  26.8666 f
  data arrival time                                                                                                                          26.8666

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8666
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9901


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1651     0.0119 &  26.8672 f
  data arrival time                                                                                                                          26.8672

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8672
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9901


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0115 &  26.8667 f
  data arrival time                                                                                                                          26.8667

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8667
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9901


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0184 &  26.8660 f
  data arrival time                                                                                                                          26.8660

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8660
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9901


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1642     0.0069 &  26.8676 f
  data arrival time                                                                                                                          26.8676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1226    24.8774
  data required time                                                                                                                         24.8774
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8774
  data arrival time                                                                                                                         -26.8676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9902


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0116 &  26.8667 f
  data arrival time                                                                                                                          26.8667

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8667
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9902


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1651     0.0121 &  26.8674 f
  data arrival time                                                                                                                          26.8674

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8674
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9902


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0116 &  26.8668 f
  data arrival time                                                                                                                          26.8668

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8668
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9902


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0185 &  26.8661 f
  data arrival time                                                                                                                          26.8661

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8661
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9903


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0117 &  26.8668 f
  data arrival time                                                                                                                          26.8668

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8668
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9903


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0117 &  26.8669 f
  data arrival time                                                                                                                          26.8669

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8669
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9903


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0118 &  26.8669 f
  data arrival time                                                                                                                          26.8669

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8669
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9904


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1642     0.0071 &  26.8678 f
  data arrival time                                                                                                                          26.8678

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1226    24.8774
  data required time                                                                                                                         24.8774
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8774
  data arrival time                                                                                                                         -26.8678
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9904


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0118 &  26.8670 f
  data arrival time                                                                                                                          26.8670

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8670
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9904


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0187 &  26.8662 f
  data arrival time                                                                                                                          26.8662

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8662
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9904


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1651     0.0123 &  26.8676 f
  data arrival time                                                                                                                          26.8676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9904


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0118 &  26.8670 f
  data arrival time                                                                                                                          26.8670

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8670
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9904


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0118 &  26.8670 f
  data arrival time                                                                                                                          26.8670

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8670
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9904


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0119 &  26.8670 f
  data arrival time                                                                                                                          26.8670

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8670
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9905


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1658     0.4822 &  26.8551 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0857 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1672     0.0119 &  26.8670 f
  data arrival time                                                                                                                          26.8670

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1234    24.8766
  data required time                                                                                                                         24.8766
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8766
  data arrival time                                                                                                                         -26.8670
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9905


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0188 &  26.8664 f
  data arrival time                                                                                                                          26.8664

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8664
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9905


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0381 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1635     0.3808 &  26.3808 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0805 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1652     0.4690 &  26.8498 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0814 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1678     0.0171 &  26.8669 f
  data arrival time                                                                                                                          26.8669

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8669
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9905


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1642     0.0072 &  26.8680 f
  data arrival time                                                                                                                          26.8680

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1226    24.8774
  data required time                                                                                                                         24.8774
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8774
  data arrival time                                                                                                                         -26.8680
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9905


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1651     0.0124 &  26.8677 f
  data arrival time                                                                                                                          26.8677

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8677
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9906


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0189 &  26.8665 f
  data arrival time                                                                                                                          26.8665

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8665
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9906


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0381 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1635     0.3808 &  26.3808 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0805 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1652     0.4690 &  26.8498 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0814 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1678     0.0173 &  26.8671 f
  data arrival time                                                                                                                          26.8671

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8671
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9907


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0126 &  26.8679 f
  data arrival time                                                                                                                          26.8679

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8679
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9907


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0190 &  26.8666 f
  data arrival time                                                                                                                          26.8666

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8666
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9908


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0127 &  26.8680 f
  data arrival time                                                                                                                          26.8680

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8680
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9909


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1647     0.0074 &  26.8681 f
  data arrival time                                                                                                                          26.8681

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1227    24.8773
  data required time                                                                                                                         24.8773
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8773
  data arrival time                                                                                                                         -26.8681
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9909


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0191 &  26.8667 f
  data arrival time                                                                                                                          26.8667

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8667
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9909


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0283 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1597     0.3806 &  26.3806 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0774 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1640     0.4718 &  26.8524 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0818 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1640     0.0160 &  26.8683 f
  data arrival time                                                                                                                          26.8683

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8683
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9909


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0381 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1635     0.3808 &  26.3808 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0805 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1652     0.4690 &  26.8498 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0814 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1678     0.0175 &  26.8673 f
  data arrival time                                                                                                                          26.8673

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8673
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9909


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0192 &  26.8668 f
  data arrival time                                                                                                                          26.8668

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8668
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9910


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1645     0.0075 &  26.8683 f
  data arrival time                                                                                                                          26.8683

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1227    24.8773
  data required time                                                                                                                         24.8773
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8773
  data arrival time                                                                                                                         -26.8683
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9910


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0129 &  26.8682 f
  data arrival time                                                                                                                          26.8682

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8682
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9910


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0193 &  26.8669 f
  data arrival time                                                                                                                          26.8669

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8669
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9911


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0381 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1635     0.3808 &  26.3808 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0805 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1652     0.4690 &  26.8498 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0814 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1678     0.0177 &  26.8674 f
  data arrival time                                                                                                                          26.8674

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8674
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9911


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0130 &  26.8683 f
  data arrival time                                                                                                                          26.8683

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8683
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9911


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0194 &  26.8670 f
  data arrival time                                                                                                                          26.8670

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8670
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9911


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0195 &  26.8671 f
  data arrival time                                                                                                                          26.8671

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8671
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9912


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1642     0.0079 &  26.8686 f
  data arrival time                                                                                                                          26.8686

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1226    24.8774
  data required time                                                                                                                         24.8774
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8774
  data arrival time                                                                                                                         -26.8686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9912


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1644     0.0079 &  26.8686 f
  data arrival time                                                                                                                          26.8686

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1226    24.8774
  data required time                                                                                                                         24.8774
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8774
  data arrival time                                                                                                                         -26.8686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9913


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0381 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1635     0.3808 &  26.3808 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0805 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1652     0.4690 &  26.8498 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0814 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1678     0.0179 &  26.8676 f
  data arrival time                                                                                                                          26.8676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9913


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0131 &  26.8684 f
  data arrival time                                                                                                                          26.8684

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8684
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9913


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1697     0.0196 &  26.8671 f
  data arrival time                                                                                                                          26.8671

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8671
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9913


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0197 &  26.8672 f
  data arrival time                                                                                                                          26.8672

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8672
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9914


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0132 &  26.8685 f
  data arrival time                                                                                                                          26.8685

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8685
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9914


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0381 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1635     0.3808 &  26.3808 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0805 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1652     0.4690 &  26.8498 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0814 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1679     0.0180 &  26.8678 f
  data arrival time                                                                                                                          26.8678

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8678
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9914


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1643     0.0081 &  26.8688 f
  data arrival time                                                                                                                          26.8688

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1226    24.8774
  data required time                                                                                                                         24.8774
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8774
  data arrival time                                                                                                                         -26.8688
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9914


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0197 &  26.8673 f
  data arrival time                                                                                                                          26.8673

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8673
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9914


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0134 &  26.8686 f
  data arrival time                                                                                                                          26.8686

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9915


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0198 &  26.8674 f
  data arrival time                                                                                                                          26.8674

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8674
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9915


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0198 &  26.8674 f
  data arrival time                                                                                                                          26.8674

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8674
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9916


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0135 &  26.8687 f
  data arrival time                                                                                                                          26.8687

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9916


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0381 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1635     0.3808 &  26.3808 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0805 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1652     0.4690 &  26.8498 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0814 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1679     0.0182 &  26.8680 f
  data arrival time                                                                                                                          26.8680

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8680
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9916


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0199 &  26.8675 f
  data arrival time                                                                                                                          26.8675

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8675
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9916


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0199 &  26.8675 f
  data arrival time                                                                                                                          26.8675

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8675
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9916


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1645     0.0082 &  26.8690 f
  data arrival time                                                                                                                          26.8690

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1227    24.8773
  data required time                                                                                                                         24.8773
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8773
  data arrival time                                                                                                                         -26.8690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9917


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0413 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1547     0.3781 &  26.3781 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0746 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1712     0.4722 &  26.8502 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0868 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1712     0.0168 &  26.8671 f
  data arrival time                                                                                                                          26.8671

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1246    24.8754
  data required time                                                                                                                         24.8754
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8754
  data arrival time                                                                                                                         -26.8671
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9917


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0200 &  26.8675 f
  data arrival time                                                                                                                          26.8675

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8675
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9917


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1644     0.0083 &  26.8691 f
  data arrival time                                                                                                                          26.8691

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1226    24.8774
  data required time                                                                                                                         24.8774
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8774
  data arrival time                                                                                                                         -26.8691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9917


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0136 &  26.8688 f
  data arrival time                                                                                                                          26.8688

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8688
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9917


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0200 &  26.8675 f
  data arrival time                                                                                                                          26.8675

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8675
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9917


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0200 &  26.8676 f
  data arrival time                                                                                                                          26.8676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9917


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0381 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1635     0.3808 &  26.3808 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0805 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1652     0.4690 &  26.8498 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0814 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1679     0.0183 &  26.8681 f
  data arrival time                                                                                                                          26.8681

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8681
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9917


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0200 &  26.8676 f
  data arrival time                                                                                                                          26.8676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9918


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0201 &  26.8676 f
  data arrival time                                                                                                                          26.8676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9918


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0201 &  26.8676 f
  data arrival time                                                                                                                          26.8676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9918


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0136 &  26.8689 f
  data arrival time                                                                                                                          26.8689

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9918


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1580     0.3798 &  26.3798 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0771 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1670     0.4678 &  26.8476 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0834 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1696     0.0201 &  26.8676 f
  data arrival time                                                                                                                          26.8676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1242    24.8758
  data required time                                                                                                                         24.8758
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8758
  data arrival time                                                                                                                         -26.8676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9918


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1642     0.0085 &  26.8692 f
  data arrival time                                                                                                                          26.8692

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1226    24.8774
  data required time                                                                                                                         24.8774
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8774
  data arrival time                                                                                                                         -26.8692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9918


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1646     0.0083 &  26.8691 f
  data arrival time                                                                                                                          26.8691

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1227    24.8773
  data required time                                                                                                                         24.8773
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8773
  data arrival time                                                                                                                         -26.8691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9918


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0137 &  26.8690 f
  data arrival time                                                                                                                          26.8690

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9919


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1642     0.0086 &  26.8693 f
  data arrival time                                                                                                                          26.8693

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1226    24.8774
  data required time                                                                                                                         24.8774
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8774
  data arrival time                                                                                                                         -26.8693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9919


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0381 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1635     0.3808 &  26.3808 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0805 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1652     0.4690 &  26.8498 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0814 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1679     0.0185 &  26.8683 f
  data arrival time                                                                                                                          26.8683

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8683
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9919


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0283 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1597     0.3806 &  26.3806 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0774 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1640     0.4718 &  26.8524 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0818 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1640     0.0170 &  26.8694 f
  data arrival time                                                                                                                          26.8694

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1225    24.8775
  data required time                                                                                                                         24.8775
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8775
  data arrival time                                                                                                                         -26.8694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9919


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0138 &  26.8691 f
  data arrival time                                                                                                                          26.8691

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9919


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0381 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1635     0.3808 &  26.3808 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0805 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1652     0.4690 &  26.8498 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0814 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1679     0.0186 &  26.8684 f
  data arrival time                                                                                                                          26.8684

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1236    24.8764
  data required time                                                                                                                         24.8764
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8764
  data arrival time                                                                                                                         -26.8684
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9920


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0466 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1568     0.3828 &  26.3828 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0761 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1633     0.4780 &  26.8608 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1642     0.0087 &  26.8695 f
  data arrival time                                                                                                                          26.8695

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1226    24.8774
  data required time                                                                                                                         24.8774
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8774
  data arrival time                                                                                                                         -26.8695
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9920


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0276 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1505     0.3729 &  26.3729 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0707 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1638     0.4824 &  26.8553 f
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0835 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1652     0.0139 &  26.8692 f
  data arrival time                                                                                                                          26.8692

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1229    24.8771
  data required time                                                                                                                         24.8771
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8771
  data arrival time                                                                                                                         -26.8692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.9920


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0034 &  26.7909 r
  data arrival time                                                                                                                          26.7909

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6412    24.3588
  data required time                                                                                                                         24.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3588
  data arrival time                                                                                                                         -26.7909
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4321


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0036 &  26.7911 r
  data arrival time                                                                                                                          26.7911

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6412    24.3588
  data required time                                                                                                                         24.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3588
  data arrival time                                                                                                                         -26.7911
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4323


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0037 &  26.7913 r
  data arrival time                                                                                                                          26.7913

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6412    24.3588
  data required time                                                                                                                         24.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3588
  data arrival time                                                                                                                         -26.7913
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4325


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0039 &  26.7915 r
  data arrival time                                                                                                                          26.7915

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6412    24.3588
  data required time                                                                                                                         24.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3588
  data arrival time                                                                                                                         -26.7915
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4327


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0041 &  26.7916 r
  data arrival time                                                                                                                          26.7916

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6412    24.3588
  data required time                                                                                                                         24.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3588
  data arrival time                                                                                                                         -26.7916
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4329


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0043 &  26.7918 r
  data arrival time                                                                                                                          26.7918

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7918
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4331


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0044 &  26.7919 r
  data arrival time                                                                                                                          26.7919

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7919
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4332


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0046 &  26.7921 r
  data arrival time                                                                                                                          26.7921

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7921
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4334


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1855     0.0047 &  26.7922 r
  data arrival time                                                                                                                          26.7922

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6414    24.3586
  data required time                                                                                                                         24.3586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3586
  data arrival time                                                                                                                         -26.7922
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4337


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1854     0.0049 &  26.7924 r
  data arrival time                                                                                                                          26.7924

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6414    24.3586
  data required time                                                                                                                         24.3586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3586
  data arrival time                                                                                                                         -26.7924
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4338


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1852     0.0050 &  26.7925 r
  data arrival time                                                                                                                          26.7925

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7925
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4339


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0053 &  26.7928 r
  data arrival time                                                                                                                          26.7928

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7928
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4341


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1851     0.0053 &  26.7928 r
  data arrival time                                                                                                                          26.7928

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7928
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4341


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0054 &  26.7930 r
  data arrival time                                                                                                                          26.7930

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7930
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4342


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1852     0.0056 &  26.7931 r
  data arrival time                                                                                                                          26.7931

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7931
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4344


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1851     0.0056 &  26.7931 r
  data arrival time                                                                                                                          26.7931

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7931
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4344


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1853     0.0057 &  26.7932 r
  data arrival time                                                                                                                          26.7932

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7932
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4345


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1854     0.0058 &  26.7933 r
  data arrival time                                                                                                                          26.7933

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6414    24.3586
  data required time                                                                                                                         24.3586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3586
  data arrival time                                                                                                                         -26.7933
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4347


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0059 &  26.7935 r
  data arrival time                                                                                                                          26.7935

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7935
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4347


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1855     0.0058 &  26.7934 r
  data arrival time                                                                                                                          26.7934

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6414    24.3586
  data required time                                                                                                                         24.3586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3586
  data arrival time                                                                                                                         -26.7934
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4348


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0060 &  26.7935 r
  data arrival time                                                                                                                          26.7935

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7935
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4348


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0061 &  26.7936 r
  data arrival time                                                                                                                          26.7936

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7936
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4348


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0061 &  26.7936 r
  data arrival time                                                                                                                          26.7936

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7936
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4349


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0062 &  26.7937 r
  data arrival time                                                                                                                          26.7937

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7937
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4350


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0062 &  26.7937 r
  data arrival time                                                                                                                          26.7937

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7937
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4350


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0063 &  26.7938 r
  data arrival time                                                                                                                          26.7938

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7938
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4350


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0063 &  26.7938 r
  data arrival time                                                                                                                          26.7938

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7938
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4351


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0063 &  26.7939 r
  data arrival time                                                                                                                          26.7939

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7939
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4351


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0063 &  26.7939 r
  data arrival time                                                                                                                          26.7939

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7939
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4351


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0064 &  26.7939 r
  data arrival time                                                                                                                          26.7939

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7939
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4351


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0064 &  26.7939 r
  data arrival time                                                                                                                          26.7939

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7939
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4352


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1846     0.4453 &  26.7875 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0661 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1849     0.0064 &  26.7939 r
  data arrival time                                                                                                                          26.7939

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.7939
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4352


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1836     0.0032 &  26.7977 r
  data arrival time                                                                                                                          26.7977

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.7977
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4386


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1836     0.0034 &  26.7979 r
  data arrival time                                                                                                                          26.7979

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.7979
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4388


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1836     0.0036 &  26.7981 r
  data arrival time                                                                                                                          26.7981

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.7981
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4390


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1836     0.0037 &  26.7982 r
  data arrival time                                                                                                                          26.7982

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.7982
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4392


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1836     0.0039 &  26.7984 r
  data arrival time                                                                                                                          26.7984

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.7984
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4393


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0041 &  26.7986 r
  data arrival time                                                                                                                          26.7986

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.7986
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4395


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0042 &  26.7987 r
  data arrival time                                                                                                                          26.7987

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4397


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0044 &  26.7989 r
  data arrival time                                                                                                                          26.7989

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4398


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0045 &  26.7990 r
  data arrival time                                                                                                                          26.7990

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4401


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1841     0.0047 &  26.7992 r
  data arrival time                                                                                                                          26.7992

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6410    24.3590
  data required time                                                                                                                         24.3590
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3590
  data arrival time                                                                                                                         -26.7992
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4402


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1840     0.0048 &  26.7993 r
  data arrival time                                                                                                                          26.7993

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6410    24.3590
  data required time                                                                                                                         24.3590
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3590
  data arrival time                                                                                                                         -26.7993
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4403


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0051 &  26.7996 r
  data arrival time                                                                                                                          26.7996

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4406


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1839     0.0051 &  26.7996 r
  data arrival time                                                                                                                          26.7996

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6410    24.3590
  data required time                                                                                                                         24.3590
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3590
  data arrival time                                                                                                                         -26.7996
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4406


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0052 &  26.7997 r
  data arrival time                                                                                                                          26.7997

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.7997
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4406


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1839     0.0054 &  26.7999 r
  data arrival time                                                                                                                          26.7999

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6410    24.3590
  data required time                                                                                                                         24.3590
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3590
  data arrival time                                                                                                                         -26.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4409


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1838     0.0054 &  26.7999 r
  data arrival time                                                                                                                          26.7999

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6410    24.3590
  data required time                                                                                                                         24.3590
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3590
  data arrival time                                                                                                                         -26.7999
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4409


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1840     0.0055 &  26.8000 r
  data arrival time                                                                                                                          26.8000

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6410    24.3590
  data required time                                                                                                                         24.3590
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3590
  data arrival time                                                                                                                         -26.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4410


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1841     0.0055 &  26.8000 r
  data arrival time                                                                                                                          26.8000

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6410    24.3590
  data required time                                                                                                                         24.3590
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3590
  data arrival time                                                                                                                         -26.8000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4411


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0056 &  26.8001 r
  data arrival time                                                                                                                          26.8001

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8001
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4412


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0058 &  26.8003 r
  data arrival time                                                                                                                          26.8003

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.8003
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4412


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0058 &  26.8003 r
  data arrival time                                                                                                                          26.8003

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.8003
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4413


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1843     0.0057 &  26.8002 r
  data arrival time                                                                                                                          26.8002

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8002
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4413


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0059 &  26.8004 r
  data arrival time                                                                                                                          26.8004

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.8004
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4413


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0060 &  26.8005 r
  data arrival time                                                                                                                          26.8005

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.8005
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4414


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0060 &  26.8005 r
  data arrival time                                                                                                                          26.8005

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.8005
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4414


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0060 &  26.8005 r
  data arrival time                                                                                                                          26.8005

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.8005
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4415


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0061 &  26.8006 r
  data arrival time                                                                                                                          26.8006

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.8006
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4415


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0061 &  26.8006 r
  data arrival time                                                                                                                          26.8006

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.8006
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4415


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0061 &  26.8006 r
  data arrival time                                                                                                                          26.8006

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.8006
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4416


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0062 &  26.8007 r
  data arrival time                                                                                                                          26.8007

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.8007
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4416


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0062 &  26.8007 r
  data arrival time                                                                                                                          26.8007

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.8007
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4416


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1833     0.4523 &  26.7945 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0656 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1837     0.0062 &  26.8007 r
  data arrival time                                                                                                                          26.8007

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6409    24.3591
  data required time                                                                                                                         24.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3591
  data arrival time                                                                                                                         -26.8007
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4416


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0033 &  26.8026 r
  data arrival time                                                                                                                          26.8026

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8026
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4439


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0035 &  26.8029 r
  data arrival time                                                                                                                          26.8029

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8029
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4441


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0036 &  26.8030 r
  data arrival time                                                                                                                          26.8030

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8030
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4443


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0038 &  26.8032 r
  data arrival time                                                                                                                          26.8032

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8032
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4445


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0032 &  26.8036 r
  data arrival time                                                                                                                          26.8036

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8036
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4447


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0040 &  26.8034 r
  data arrival time                                                                                                                          26.8034

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8034
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4447


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0034 &  26.8038 r
  data arrival time                                                                                                                          26.8038

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8038
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4448


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0042 &  26.8036 r
  data arrival time                                                                                                                          26.8036

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8036
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4448


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0043 &  26.8037 r
  data arrival time                                                                                                                          26.8037

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8037
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4450


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0036 &  26.8040 r
  data arrival time                                                                                                                          26.8040

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8040
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4450


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0045 &  26.8039 r
  data arrival time                                                                                                                          26.8039

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8039
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4452


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0037 &  26.8041 r
  data arrival time                                                                                                                          26.8041

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8041
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4452


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0039 &  26.8043 r
  data arrival time                                                                                                                          26.8043

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8043
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4454


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1856     0.0046 &  26.8040 r
  data arrival time                                                                                                                          26.8040

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6414    24.3586
  data required time                                                                                                                         24.3586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3586
  data arrival time                                                                                                                         -26.8040
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4454


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0041 &  26.8045 r
  data arrival time                                                                                                                          26.8045

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8045
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4455


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1854     0.0048 &  26.8042 r
  data arrival time                                                                                                                          26.8042

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6414    24.3586
  data required time                                                                                                                         24.3586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3586
  data arrival time                                                                                                                         -26.8042
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4456


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1853     0.0049 &  26.8043 r
  data arrival time                                                                                                                          26.8043

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6414    24.3586
  data required time                                                                                                                         24.3586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3586
  data arrival time                                                                                                                         -26.8043
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4456


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0043 &  26.8046 r
  data arrival time                                                                                                                          26.8046

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8046
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4457


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0044 &  26.8048 r
  data arrival time                                                                                                                          26.8048

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8048
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4459


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1851     0.0052 &  26.8046 r
  data arrival time                                                                                                                          26.8046

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8046
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4459


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1852     0.0052 &  26.8046 r
  data arrival time                                                                                                                          26.8046

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8046
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4459


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1851     0.0053 &  26.8047 r
  data arrival time                                                                                                                          26.8047

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8047
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4460


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1848     0.0045 &  26.8049 r
  data arrival time                                                                                                                          26.8049

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6412    24.3588
  data required time                                                                                                                         24.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3588
  data arrival time                                                                                                                         -26.8049
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4462


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1853     0.0055 &  26.8049 r
  data arrival time                                                                                                                          26.8049

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8049
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4462


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1852     0.0055 &  26.8049 r
  data arrival time                                                                                                                          26.8049

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8049
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4462


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1847     0.0047 &  26.8051 r
  data arrival time                                                                                                                          26.8051

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6412    24.3588
  data required time                                                                                                                         24.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3588
  data arrival time                                                                                                                         -26.8051
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4463


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1854     0.0056 &  26.8050 r
  data arrival time                                                                                                                          26.8050

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6414    24.3586
  data required time                                                                                                                         24.3586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3586
  data arrival time                                                                                                                         -26.8050
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4463


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1845     0.0048 &  26.8052 r
  data arrival time                                                                                                                          26.8052

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6412    24.3588
  data required time                                                                                                                         24.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3588
  data arrival time                                                                                                                         -26.8052
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4464


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1855     0.0057 &  26.8051 r
  data arrival time                                                                                                                          26.8051

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6414    24.3586
  data required time                                                                                                                         24.3586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3586
  data arrival time                                                                                                                         -26.8051
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4465


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0058 &  26.8052 r
  data arrival time                                                                                                                          26.8052

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8052
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4465


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1855     0.0057 &  26.8051 r
  data arrival time                                                                                                                          26.8051

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6414    24.3586
  data required time                                                                                                                         24.3586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3586
  data arrival time                                                                                                                         -26.8051
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4465


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0059 &  26.8053 r
  data arrival time                                                                                                                          26.8053

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8053
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4466


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1843     0.0051 &  26.8055 r
  data arrival time                                                                                                                          26.8055

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8055
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4466


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0060 &  26.8054 r
  data arrival time                                                                                                                          26.8054

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8054
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4466


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1844     0.0051 &  26.8055 r
  data arrival time                                                                                                                          26.8055

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8055
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4466


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0060 &  26.8054 r
  data arrival time                                                                                                                          26.8054

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8054
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4467


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1843     0.0052 &  26.8056 r
  data arrival time                                                                                                                          26.8056

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8056
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4467


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0061 &  26.8055 r
  data arrival time                                                                                                                          26.8055

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8055
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4468


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0061 &  26.8055 r
  data arrival time                                                                                                                          26.8055

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8055
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4468


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0062 &  26.8056 r
  data arrival time                                                                                                                          26.8056

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8056
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4468


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0062 &  26.8056 r
  data arrival time                                                                                                                          26.8056

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8056
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4469


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0062 &  26.8056 r
  data arrival time                                                                                                                          26.8056

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8056
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4469


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1845     0.0054 &  26.8058 r
  data arrival time                                                                                                                          26.8058

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8058
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4469


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0063 &  26.8056 r
  data arrival time                                                                                                                          26.8056

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8056
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4469


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0063 &  26.8057 r
  data arrival time                                                                                                                          26.8057

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8057
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4469


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0063 &  26.8057 r
  data arrival time                                                                                                                          26.8057

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8057
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4470


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1844     0.0054 &  26.8058 r
  data arrival time                                                                                                                          26.8058

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8058
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4470


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1847     0.4572 &  26.7994 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0662 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1850     0.0063 &  26.8057 r
  data arrival time                                                                                                                          26.8057

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6413    24.3587
  data required time                                                                                                                         24.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3587
  data arrival time                                                                                                                         -26.8057
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4470


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1846     0.0055 &  26.8059 r
  data arrival time                                                                                                                          26.8059

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6412    24.3588
  data required time                                                                                                                         24.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3588
  data arrival time                                                                                                                         -26.8059
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4470


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1847     0.0056 &  26.8060 r
  data arrival time                                                                                                                          26.8060

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6412    24.3588
  data required time                                                                                                                         24.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3588
  data arrival time                                                                                                                         -26.8060
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4471


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1848     0.0057 &  26.8061 r
  data arrival time                                                                                                                          26.8061

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6412    24.3588
  data required time                                                                                                                         24.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3588
  data arrival time                                                                                                                         -26.8061
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4473


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0058 &  26.8062 r
  data arrival time                                                                                                                          26.8062

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8062
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4473


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0059 &  26.8063 r
  data arrival time                                                                                                                          26.8063

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8063
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4473


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1848     0.0057 &  26.8061 r
  data arrival time                                                                                                                          26.8061

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6412    24.3588
  data required time                                                                                                                         24.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3588
  data arrival time                                                                                                                         -26.8061
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4474


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0060 &  26.8063 r
  data arrival time                                                                                                                          26.8063

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8063
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4474


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0060 &  26.8064 r
  data arrival time                                                                                                                          26.8064

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8064
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4475


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0060 &  26.8064 r
  data arrival time                                                                                                                          26.8064

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8064
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4475


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0061 &  26.8065 r
  data arrival time                                                                                                                          26.8065

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8065
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4476


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0061 &  26.8065 r
  data arrival time                                                                                                                          26.8065

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8065
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4476


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0061 &  26.8065 r
  data arrival time                                                                                                                          26.8065

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8065
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4476


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0062 &  26.8066 r
  data arrival time                                                                                                                          26.8066

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8066
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4476


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0062 &  26.8066 r
  data arrival time                                                                                                                          26.8066

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8066
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4477


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0062 &  26.8066 r
  data arrival time                                                                                                                          26.8066

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8066
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4477


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0080 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2067     0.3422 &  26.3422 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0749 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1839     0.4582 &  26.8004 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0659 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1842     0.0062 &  26.8066 r
  data arrival time                                                                                                                          26.8066

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6411    24.3589
  data required time                                                                                                                         24.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3589
  data arrival time                                                                                                                         -26.8066
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4477


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1859     0.0033 &  26.8095 r
  data arrival time                                                                                                                          26.8095

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8095
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4510


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1859     0.0035 &  26.8097 r
  data arrival time                                                                                                                          26.8097

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8097
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4512


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1859     0.0036 &  26.8098 r
  data arrival time                                                                                                                          26.8098

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8098
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4514


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1859     0.0038 &  26.8101 r
  data arrival time                                                                                                                          26.8101

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8101
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4516


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1859     0.0040 &  26.8102 r
  data arrival time                                                                                                                          26.8102

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8102
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4517


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1859     0.0042 &  26.8104 r
  data arrival time                                                                                                                          26.8104

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8104
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4519


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1859     0.0043 &  26.8105 r
  data arrival time                                                                                                                          26.8105

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8105
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4520


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1859     0.0045 &  26.8107 r
  data arrival time                                                                                                                          26.8107

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8107
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4522


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1865     0.0046 &  26.8108 r
  data arrival time                                                                                                                          26.8108

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6417    24.3583
  data required time                                                                                                                         24.3583
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3583
  data arrival time                                                                                                                         -26.8108
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4525


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1864     0.0048 &  26.8110 r
  data arrival time                                                                                                                          26.8110

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6416    24.3584
  data required time                                                                                                                         24.3584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3584
  data arrival time                                                                                                                         -26.8110
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4526


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1863     0.0049 &  26.8111 r
  data arrival time                                                                                                                          26.8111

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6416    24.3584
  data required time                                                                                                                         24.3584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3584
  data arrival time                                                                                                                         -26.8111
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4527


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0052 &  26.8114 r
  data arrival time                                                                                                                          26.8114

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8114
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4530


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1861     0.0052 &  26.8114 r
  data arrival time                                                                                                                          26.8114

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6416    24.3584
  data required time                                                                                                                         24.3584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3584
  data arrival time                                                                                                                         -26.8114
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4530


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0053 &  26.8116 r
  data arrival time                                                                                                                          26.8116

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8116
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4531


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1862     0.0055 &  26.8117 r
  data arrival time                                                                                                                          26.8117

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6416    24.3584
  data required time                                                                                                                         24.3584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3584
  data arrival time                                                                                                                         -26.8117
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4533


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1861     0.0055 &  26.8117 r
  data arrival time                                                                                                                          26.8117

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6416    24.3584
  data required time                                                                                                                         24.3584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3584
  data arrival time                                                                                                                         -26.8117
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4533


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1863     0.0056 &  26.8118 r
  data arrival time                                                                                                                          26.8118

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6416    24.3584
  data required time                                                                                                                         24.3584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3584
  data arrival time                                                                                                                         -26.8118
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4534


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1864     0.0057 &  26.8119 r
  data arrival time                                                                                                                          26.8119

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6416    24.3584
  data required time                                                                                                                         24.3584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3584
  data arrival time                                                                                                                         -26.8119
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4535


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0058 &  26.8120 r
  data arrival time                                                                                                                          26.8120

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8120
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4536


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1865     0.0057 &  26.8120 r
  data arrival time                                                                                                                          26.8120

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6417    24.3583
  data required time                                                                                                                         24.3583
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3583
  data arrival time                                                                                                                         -26.8120
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4536


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0059 &  26.8121 r
  data arrival time                                                                                                                          26.8121

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8121
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4536


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0060 &  26.8122 r
  data arrival time                                                                                                                          26.8122

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8122
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4537


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0060 &  26.8122 r
  data arrival time                                                                                                                          26.8122

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8122
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4538


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0061 &  26.8123 r
  data arrival time                                                                                                                          26.8123

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8123
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4538


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0061 &  26.8123 r
  data arrival time                                                                                                                          26.8123

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8123
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4539


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0062 &  26.8124 r
  data arrival time                                                                                                                          26.8124

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8124
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4539


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0062 &  26.8124 r
  data arrival time                                                                                                                          26.8124

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8124
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4539


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0062 &  26.8125 r
  data arrival time                                                                                                                          26.8125

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8125
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4540


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0063 &  26.8125 r
  data arrival time                                                                                                                          26.8125

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8125
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4540


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0063 &  26.8125 r
  data arrival time                                                                                                                          26.8125

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8125
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4540


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0063 &  26.8125 r
  data arrival time                                                                                                                          26.8125

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8125
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4540


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1856     0.4546 &  26.8062 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0667 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1860     0.0063 &  26.8125 r
  data arrival time                                                                                                                          26.8125

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6415    24.3585
  data required time                                                                                                                         24.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3585
  data arrival time                                                                                                                         -26.8125
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4540


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1909     0.0033 &  26.8218 r
  data arrival time                                                                                                                          26.8218

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8218
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4646


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1909     0.0035 &  26.8220 r
  data arrival time                                                                                                                          26.8220

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8220
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4648


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0037 &  26.8222 r
  data arrival time                                                                                                                          26.8222

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8222
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4650


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0039 &  26.8224 r
  data arrival time                                                                                                                          26.8224

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8224
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4652


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0041 &  26.8226 r
  data arrival time                                                                                                                          26.8226

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8226
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4654


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0043 &  26.8228 r
  data arrival time                                                                                                                          26.8228

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8228
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4656


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0044 &  26.8229 r
  data arrival time                                                                                                                          26.8229

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8229
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4657


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0046 &  26.8231 r
  data arrival time                                                                                                                          26.8231

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8231
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4659


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0033 &  26.8241 r
  data arrival time                                                                                                                          26.8241

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6420    24.3580
  data required time                                                                                                                         24.3580
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3580
  data arrival time                                                                                                                         -26.8241
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4661


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1916     0.0048 &  26.8232 r
  data arrival time                                                                                                                          26.8232

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6430    24.3570
  data required time                                                                                                                         24.3570
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3570
  data arrival time                                                                                                                         -26.8232
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4662


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1915     0.0049 &  26.8234 r
  data arrival time                                                                                                                          26.8234

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6429    24.3571
  data required time                                                                                                                         24.3571
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3571
  data arrival time                                                                                                                         -26.8234
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4663


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0035 &  26.8243 r
  data arrival time                                                                                                                          26.8243

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6420    24.3580
  data required time                                                                                                                         24.3580
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3580
  data arrival time                                                                                                                         -26.8243
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4664


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1913     0.0050 &  26.8235 r
  data arrival time                                                                                                                          26.8235

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6429    24.3571
  data required time                                                                                                                         24.3571
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3571
  data arrival time                                                                                                                         -26.8235
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4664


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0037 &  26.8245 r
  data arrival time                                                                                                                          26.8245

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6420    24.3580
  data required time                                                                                                                         24.3580
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3580
  data arrival time                                                                                                                         -26.8245
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4665


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1911     0.0054 &  26.8239 r
  data arrival time                                                                                                                          26.8239

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8239
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4667


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1912     0.0054 &  26.8239 r
  data arrival time                                                                                                                          26.8239

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6429    24.3571
  data required time                                                                                                                         24.3571
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3571
  data arrival time                                                                                                                         -26.8239
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4667


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0039 &  26.8247 r
  data arrival time                                                                                                                          26.8247

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6420    24.3580
  data required time                                                                                                                         24.3580
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3580
  data arrival time                                                                                                                         -26.8247
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4667


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1911     0.0055 &  26.8240 r
  data arrival time                                                                                                                          26.8240

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8240
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4668


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0041 &  26.8248 r
  data arrival time                                                                                                                          26.8248

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6420    24.3580
  data required time                                                                                                                         24.3580
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3580
  data arrival time                                                                                                                         -26.8248
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4669


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1913     0.0056 &  26.8241 r
  data arrival time                                                                                                                          26.8241

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6429    24.3571
  data required time                                                                                                                         24.3571
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3571
  data arrival time                                                                                                                         -26.8241
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4670


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1912     0.0057 &  26.8242 r
  data arrival time                                                                                                                          26.8242

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6429    24.3571
  data required time                                                                                                                         24.3571
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3571
  data arrival time                                                                                                                         -26.8242
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4671


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0042 &  26.8250 r
  data arrival time                                                                                                                          26.8250

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6420    24.3580
  data required time                                                                                                                         24.3580
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3580
  data arrival time                                                                                                                         -26.8250
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4671


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1914     0.0057 &  26.8242 r
  data arrival time                                                                                                                          26.8242

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6429    24.3571
  data required time                                                                                                                         24.3571
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3571
  data arrival time                                                                                                                         -26.8242
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4671


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0044 &  26.8252 r
  data arrival time                                                                                                                          26.8252

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6420    24.3580
  data required time                                                                                                                         24.3580
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3580
  data arrival time                                                                                                                         -26.8252
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4672


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1915     0.0058 &  26.8243 r
  data arrival time                                                                                                                          26.8243

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6429    24.3571
  data required time                                                                                                                         24.3571
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3571
  data arrival time                                                                                                                         -26.8243
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4672


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0060 &  26.8245 r
  data arrival time                                                                                                                          26.8245

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8245
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4673


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1916     0.0059 &  26.8244 r
  data arrival time                                                                                                                          26.8244

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6430    24.3570
  data required time                                                                                                                         24.3570
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3570
  data arrival time                                                                                                                         -26.8244
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4674


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0061 &  26.8246 r
  data arrival time                                                                                                                          26.8246

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8246
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4674


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0046 &  26.8254 r
  data arrival time                                                                                                                          26.8254

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8254
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4674


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0061 &  26.8246 r
  data arrival time                                                                                                                          26.8246

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8246
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4675


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0062 &  26.8247 r
  data arrival time                                                                                                                          26.8247

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8247
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4675


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0063 &  26.8248 r
  data arrival time                                                                                                                          26.8248

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8248
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4676


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0063 &  26.8248 r
  data arrival time                                                                                                                          26.8248

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8248
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4676


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0064 &  26.8248 r
  data arrival time                                                                                                                          26.8248

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8248
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4677


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1886     0.0047 &  26.8255 r
  data arrival time                                                                                                                          26.8255

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6422    24.3578
  data required time                                                                                                                         24.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3578
  data arrival time                                                                                                                         -26.8255
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4677


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0064 &  26.8249 r
  data arrival time                                                                                                                          26.8249

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8249
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4677


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0064 &  26.8249 r
  data arrival time                                                                                                                          26.8249

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8249
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4677


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0064 &  26.8249 r
  data arrival time                                                                                                                          26.8249

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8249
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4678


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0065 &  26.8250 r
  data arrival time                                                                                                                          26.8250

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8250
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4678


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0065 &  26.8250 r
  data arrival time                                                                                                                          26.8250

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8250
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4678


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1907     0.4669 &  26.8185 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0693 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1910     0.0065 &  26.8250 r
  data arrival time                                                                                                                          26.8250

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6428    24.3572
  data required time                                                                                                                         24.3572
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3572
  data arrival time                                                                                                                         -26.8250
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4678


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1885     0.0049 &  26.8256 r
  data arrival time                                                                                                                          26.8256

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6422    24.3578
  data required time                                                                                                                         24.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3578
  data arrival time                                                                                                                         -26.8256
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4678


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1884     0.0050 &  26.8258 r
  data arrival time                                                                                                                          26.8258

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8258
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4679


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1881     0.0053 &  26.8261 r
  data arrival time                                                                                                                          26.8261

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8261
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4682


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1882     0.0053 &  26.8261 r
  data arrival time                                                                                                                          26.8261

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8261
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4682


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1882     0.0033 &  26.8261 r
  data arrival time                                                                                                                          26.8261

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8261
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4682


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1881     0.0054 &  26.8262 r
  data arrival time                                                                                                                          26.8262

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8262
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4683


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1882     0.0034 &  26.8263 r
  data arrival time                                                                                                                          26.8263

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8263
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4684


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0056 &  26.8264 r
  data arrival time                                                                                                                          26.8264

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8264
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4685


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1882     0.0056 &  26.8264 r
  data arrival time                                                                                                                          26.8264

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8264
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4685


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1884     0.0057 &  26.8265 r
  data arrival time                                                                                                                          26.8265

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8265
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4686


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1882     0.0037 &  26.8265 r
  data arrival time                                                                                                                          26.8265

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8265
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4686


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1885     0.0058 &  26.8266 r
  data arrival time                                                                                                                          26.8266

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6422    24.3578
  data required time                                                                                                                         24.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3578
  data arrival time                                                                                                                         -26.8266
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4687


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0059 &  26.8267 r
  data arrival time                                                                                                                          26.8267

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8267
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1882     0.0038 &  26.8267 r
  data arrival time                                                                                                                          26.8267

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8267
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1886     0.0058 &  26.8266 r
  data arrival time                                                                                                                          26.8266

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6422    24.3578
  data required time                                                                                                                         24.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3578
  data arrival time                                                                                                                         -26.8266
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0060 &  26.8268 r
  data arrival time                                                                                                                          26.8268

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8268
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0061 &  26.8269 r
  data arrival time                                                                                                                          26.8269

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8269
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4689


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0061 &  26.8269 r
  data arrival time                                                                                                                          26.8269

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8269
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4690


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0040 &  26.8269 r
  data arrival time                                                                                                                          26.8269

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8269
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4690


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0062 &  26.8270 r
  data arrival time                                                                                                                          26.8270

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8270
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4690


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0062 &  26.8270 r
  data arrival time                                                                                                                          26.8270

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8270
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4691


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0063 &  26.8271 r
  data arrival time                                                                                                                          26.8271

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8271
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4691


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0042 &  26.8270 r
  data arrival time                                                                                                                          26.8270

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8270
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4691


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0063 &  26.8271 r
  data arrival time                                                                                                                          26.8271

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8271
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4692


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0063 &  26.8271 r
  data arrival time                                                                                                                          26.8271

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8271
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4692


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0064 &  26.8272 r
  data arrival time                                                                                                                          26.8272

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8272
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4692


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0064 &  26.8272 r
  data arrival time                                                                                                                          26.8272

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8272
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4692


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0064 &  26.8272 r
  data arrival time                                                                                                                          26.8272

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8272
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4692


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1877     0.4691 &  26.8208 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1880     0.0064 &  26.8272 r
  data arrival time                                                                                                                          26.8272

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8272
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4693


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0044 &  26.8272 r
  data arrival time                                                                                                                          26.8272

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8272
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4693


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0045 &  26.8273 r
  data arrival time                                                                                                                          26.8273

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8273
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4695


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1889     0.0047 &  26.8275 r
  data arrival time                                                                                                                          26.8275

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6423    24.3577
  data required time                                                                                                                         24.3577
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3577
  data arrival time                                                                                                                         -26.8275
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4698


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1887     0.0048 &  26.8276 r
  data arrival time                                                                                                                          26.8276

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6422    24.3578
  data required time                                                                                                                         24.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3578
  data arrival time                                                                                                                         -26.8276
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4699


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1886     0.0049 &  26.8278 r
  data arrival time                                                                                                                          26.8278

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6422    24.3578
  data required time                                                                                                                         24.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3578
  data arrival time                                                                                                                         -26.8278
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4700


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0053 &  26.8281 r
  data arrival time                                                                                                                          26.8281

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8281
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4702


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1885     0.0053 &  26.8281 r
  data arrival time                                                                                                                          26.8281

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6422    24.3578
  data required time                                                                                                                         24.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3578
  data arrival time                                                                                                                         -26.8281
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4703


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0053 &  26.8282 r
  data arrival time                                                                                                                          26.8282

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8282
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4703


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1885     0.0055 &  26.8284 r
  data arrival time                                                                                                                          26.8284

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6422    24.3578
  data required time                                                                                                                         24.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3578
  data arrival time                                                                                                                         -26.8284
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4706


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1884     0.0056 &  26.8284 r
  data arrival time                                                                                                                          26.8284

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6422    24.3578
  data required time                                                                                                                         24.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3578
  data arrival time                                                                                                                         -26.8284
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4706


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1887     0.0056 &  26.8285 r
  data arrival time                                                                                                                          26.8285

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6422    24.3578
  data required time                                                                                                                         24.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3578
  data arrival time                                                                                                                         -26.8285
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4707


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1887     0.0057 &  26.8286 r
  data arrival time                                                                                                                          26.8286

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6422    24.3578
  data required time                                                                                                                         24.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3578
  data arrival time                                                                                                                         -26.8286
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4708


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1888     0.0058 &  26.8287 r
  data arrival time                                                                                                                          26.8287

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6423    24.3577
  data required time                                                                                                                         24.3577
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3577
  data arrival time                                                                                                                         -26.8287
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4709


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0060 &  26.8288 r
  data arrival time                                                                                                                          26.8288

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8288
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4709


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0060 &  26.8289 r
  data arrival time                                                                                                                          26.8289

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8289
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4710


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1889     0.0059 &  26.8287 r
  data arrival time                                                                                                                          26.8287

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6423    24.3577
  data required time                                                                                                                         24.3577
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3577
  data arrival time                                                                                                                         -26.8287
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4710


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0061 &  26.8290 r
  data arrival time                                                                                                                          26.8290

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8290
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4711


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0061 &  26.8290 r
  data arrival time                                                                                                                          26.8290

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8290
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4711


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0062 &  26.8291 r
  data arrival time                                                                                                                          26.8291

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8291
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4712


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0062 &  26.8291 r
  data arrival time                                                                                                                          26.8291

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8291
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4712


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0063 &  26.8291 r
  data arrival time                                                                                                                          26.8291

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8291
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4712


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0063 &  26.8292 r
  data arrival time                                                                                                                          26.8292

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8292
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4713


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0063 &  26.8292 r
  data arrival time                                                                                                                          26.8292

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8292
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4713


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0063 &  26.8292 r
  data arrival time                                                                                                                          26.8292

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8292
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4713


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0064 &  26.8292 r
  data arrival time                                                                                                                          26.8292

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8292
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4713


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0083 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2227     0.3516 &  26.3516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0821 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1879     0.4712 &  26.8229 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0679 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1883     0.0064 &  26.8292 r
  data arrival time                                                                                                                          26.8292

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6421    24.3579
  data required time                                                                                                                         24.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3579
  data arrival time                                                                                                                         -26.8292
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4713


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2322     0.0120 &  26.8242 r
  data arrival time                                                                                                                          26.8242

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8242
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4776


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2322     0.0122 &  26.8244 r
  data arrival time                                                                                                                          26.8244

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8244
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4778


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0124 &  26.8246 r
  data arrival time                                                                                                                          26.8246

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8246
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4780


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0126 &  26.8248 r
  data arrival time                                                                                                                          26.8248

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8248
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4782


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0127 &  26.8250 r
  data arrival time                                                                                                                          26.8250

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8250
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4784


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0130 &  26.8252 r
  data arrival time                                                                                                                          26.8252

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8252
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4786


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0131 &  26.8253 r
  data arrival time                                                                                                                          26.8253

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8253
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4787


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0133 &  26.8255 r
  data arrival time                                                                                                                          26.8255

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8255
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4789


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2331     0.0134 &  26.8256 r
  data arrival time                                                                                                                          26.8256

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6536    24.3464
  data required time                                                                                                                         24.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3464
  data arrival time                                                                                                                         -26.8256
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4793


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2329     0.0136 &  26.8258 r
  data arrival time                                                                                                                          26.8258

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6536    24.3464
  data required time                                                                                                                         24.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3464
  data arrival time                                                                                                                         -26.8258
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4794


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0139 &  26.8261 r
  data arrival time                                                                                                                          26.8261

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8261
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4795


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2331     0.0137 &  26.8259 r
  data arrival time                                                                                                                          26.8259

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6536    24.3464
  data required time                                                                                                                         24.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3464
  data arrival time                                                                                                                         -26.8259
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4795


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0140 &  26.8262 r
  data arrival time                                                                                                                          26.8262

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8262
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4796


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0141 &  26.8263 r
  data arrival time                                                                                                                          26.8263

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8263
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4797


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0142 &  26.8264 r
  data arrival time                                                                                                                          26.8264

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8264
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4798


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0143 &  26.8266 r
  data arrival time                                                                                                                          26.8266

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8266
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4800


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0144 &  26.8267 r
  data arrival time                                                                                                                          26.8267

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8267
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4801


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0145 &  26.8268 r
  data arrival time                                                                                                                          26.8268

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8268
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4802


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0146 &  26.8268 r
  data arrival time                                                                                                                          26.8268

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8268
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4802


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0147 &  26.8269 r
  data arrival time                                                                                                                          26.8269

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8269
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4803


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0148 &  26.8270 r
  data arrival time                                                                                                                          26.8270

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8270
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4804


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0148 &  26.8271 r
  data arrival time                                                                                                                          26.8271

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8271
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4805


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0149 &  26.8271 r
  data arrival time                                                                                                                          26.8271

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8271
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4805


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0149 &  26.8272 r
  data arrival time                                                                                                                          26.8272

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8272
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4806


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0150 &  26.8272 r
  data arrival time                                                                                                                          26.8272

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8272
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4806


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0150 &  26.8273 r
  data arrival time                                                                                                                          26.8273

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8273
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4807


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0151 &  26.8273 r
  data arrival time                                                                                                                          26.8273

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8273
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4807


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0151 &  26.8273 r
  data arrival time                                                                                                                          26.8273

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8273
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4807


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0151 &  26.8273 r
  data arrival time                                                                                                                          26.8273

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8273
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4807


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0151 &  26.8274 r
  data arrival time                                                                                                                          26.8274

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8274
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4808


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0151 &  26.8274 r
  data arrival time                                                                                                                          26.8274

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8274
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4808


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4694 &  26.8122 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0874 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0152 &  26.8274 r
  data arrival time                                                                                                                          26.8274

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8274
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4808


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2270     0.0122 &  26.8305 r
  data arrival time                                                                                                                          26.8305

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8305
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4825


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0136 &  26.8318 r
  data arrival time                                                                                                                          26.8318

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8318
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4839


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0138 &  26.8320 r
  data arrival time                                                                                                                          26.8320

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8320
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4840


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0140 &  26.8322 r
  data arrival time                                                                                                                          26.8322

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8322
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4843


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0141 &  26.8323 r
  data arrival time                                                                                                                          26.8323

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8323
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4844


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0143 &  26.8325 r
  data arrival time                                                                                                                          26.8325

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8325
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4846


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0145 &  26.8327 r
  data arrival time                                                                                                                          26.8327

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8327
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4848


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0148 &  26.8330 r
  data arrival time                                                                                                                          26.8330

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8330
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4851


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2278     0.0146 &  26.8329 r
  data arrival time                                                                                                                          26.8329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6522    24.3478
  data required time                                                                                                                         24.3478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3478
  data arrival time                                                                                                                         -26.8329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4851


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0149 &  26.8332 r
  data arrival time                                                                                                                          26.8332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4852


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0151 &  26.8333 r
  data arrival time                                                                                                                          26.8333

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8333
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4854


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0152 &  26.8334 r
  data arrival time                                                                                                                          26.8334

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8334
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4855


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0153 &  26.8335 r
  data arrival time                                                                                                                          26.8335

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8335
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4856


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0155 &  26.8337 r
  data arrival time                                                                                                                          26.8337

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8337
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4858


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0156 &  26.8338 r
  data arrival time                                                                                                                          26.8338

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8338
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4859


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0157 &  26.8339 r
  data arrival time                                                                                                                          26.8339

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8339
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4860


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0158 &  26.8340 r
  data arrival time                                                                                                                          26.8340

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8340
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4861


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0159 &  26.8341 r
  data arrival time                                                                                                                          26.8341

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8341
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4862


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0159 &  26.8342 r
  data arrival time                                                                                                                          26.8342

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8342
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4862


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0160 &  26.8342 r
  data arrival time                                                                                                                          26.8342

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8342
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4863


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0161 &  26.8343 r
  data arrival time                                                                                                                          26.8343

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8343
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4864


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2272     0.0162 &  26.8344 r
  data arrival time                                                                                                                          26.8344

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8344
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4865


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0162 &  26.8344 r
  data arrival time                                                                                                                          26.8344

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8344
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4865


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0163 &  26.8345 r
  data arrival time                                                                                                                          26.8345

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8345
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4866


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0163 &  26.8345 r
  data arrival time                                                                                                                          26.8345

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8345
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4866


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0164 &  26.8346 r
  data arrival time                                                                                                                          26.8346

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8346
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4867


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0164 &  26.8346 r
  data arrival time                                                                                                                          26.8346

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8346
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4867


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0164 &  26.8346 r
  data arrival time                                                                                                                          26.8346

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8346
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4867


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0164 &  26.8347 r
  data arrival time                                                                                                                          26.8347

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8347
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4867


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0165 &  26.8347 r
  data arrival time                                                                                                                          26.8347

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8347
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4868


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0165 &  26.8347 r
  data arrival time                                                                                                                          26.8347

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8347
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4868


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0350 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2164     0.3488 &  26.3488 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0790 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2251     0.4694 &  26.8182 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0843 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2271     0.0165 &  26.8347 r
  data arrival time                                                                                                                          26.8347

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6521    24.3479
  data required time                                                                                                                         24.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3479
  data arrival time                                                                                                                         -26.8347
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4868


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2293     0.0119 &  26.8356 r
  data arrival time                                                                                                                          26.8356

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6526    24.3474
  data required time                                                                                                                         24.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3474
  data arrival time                                                                                                                         -26.8356
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4883


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2293     0.0121 &  26.8358 r
  data arrival time                                                                                                                          26.8358

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6526    24.3474
  data required time                                                                                                                         24.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3474
  data arrival time                                                                                                                         -26.8358
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4885


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2293     0.0123 &  26.8360 r
  data arrival time                                                                                                                          26.8360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6526    24.3474
  data required time                                                                                                                         24.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3474
  data arrival time                                                                                                                         -26.8360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4887


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2293     0.0125 &  26.8362 r
  data arrival time                                                                                                                          26.8362

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6526    24.3474
  data required time                                                                                                                         24.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3474
  data arrival time                                                                                                                         -26.8362
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4889


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2293     0.0127 &  26.8364 r
  data arrival time                                                                                                                          26.8364

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6526    24.3474
  data required time                                                                                                                         24.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3474
  data arrival time                                                                                                                         -26.8364
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4890


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0129 &  26.8366 r
  data arrival time                                                                                                                          26.8366

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8366
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4892


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0130 &  26.8367 r
  data arrival time                                                                                                                          26.8367

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8367
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4894


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0132 &  26.8369 r
  data arrival time                                                                                                                          26.8369

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8369
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4896


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0133 &  26.8370 r
  data arrival time                                                                                                                          26.8370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4897


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0135 &  26.8372 r
  data arrival time                                                                                                                          26.8372

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8372
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4899


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0136 &  26.8373 r
  data arrival time                                                                                                                          26.8373

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8373
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4900


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0138 &  26.8375 r
  data arrival time                                                                                                                          26.8375

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8375
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4901


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0139 &  26.8376 r
  data arrival time                                                                                                                          26.8376

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8376
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4902


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0140 &  26.8377 r
  data arrival time                                                                                                                          26.8377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4904


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0141 &  26.8378 r
  data arrival time                                                                                                                          26.8378

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8378
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4905


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0142 &  26.8379 r
  data arrival time                                                                                                                          26.8379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4906


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0143 &  26.8380 r
  data arrival time                                                                                                                          26.8380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4907


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0144 &  26.8381 r
  data arrival time                                                                                                                          26.8381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4908


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0145 &  26.8382 r
  data arrival time                                                                                                                          26.8382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4909


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0146 &  26.8383 r
  data arrival time                                                                                                                          26.8383

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8383
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4910


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0146 &  26.8384 r
  data arrival time                                                                                                                          26.8384

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8384
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4910


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0147 &  26.8384 r
  data arrival time                                                                                                                          26.8384

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8384
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4911


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0148 &  26.8385 r
  data arrival time                                                                                                                          26.8385

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8385
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4911


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0148 &  26.8385 r
  data arrival time                                                                                                                          26.8385

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8385
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4912


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0149 &  26.8386 r
  data arrival time                                                                                                                          26.8386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4912


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0149 &  26.8386 r
  data arrival time                                                                                                                          26.8386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4913


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0149 &  26.8386 r
  data arrival time                                                                                                                          26.8386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4913


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0150 &  26.8387 r
  data arrival time                                                                                                                          26.8387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4913


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0150 &  26.8387 r
  data arrival time                                                                                                                          26.8387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6527    24.3473
  data required time                                                                                                                         24.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3473
  data arrival time                                                                                                                         -26.8387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4913


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0150 &  26.8387 r
  data arrival time                                                                                                                          26.8387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6526    24.3474
  data required time                                                                                                                         24.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3474
  data arrival time                                                                                                                         -26.8387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4914


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2294     0.0150 &  26.8387 r
  data arrival time                                                                                                                          26.8387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6526    24.3474
  data required time                                                                                                                         24.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3474
  data arrival time                                                                                                                         -26.8387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4914


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2277     0.4809 &  26.8237 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0860 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2293     0.0150 &  26.8387 r
  data arrival time                                                                                                                          26.8387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6526    24.3474
  data required time                                                                                                                         24.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3474
  data arrival time                                                                                                                         -26.8387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4914


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0091 &  26.8375 r
  data arrival time                                                                                                                          26.8375

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8375
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4918


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0093 &  26.8377 r
  data arrival time                                                                                                                          26.8377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4920


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0095 &  26.8379 r
  data arrival time                                                                                                                          26.8379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4922


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2316     0.0116 &  26.8391 r
  data arrival time                                                                                                                          26.8391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4924


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2316     0.0117 &  26.8393 r
  data arrival time                                                                                                                          26.8393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4925


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2365     0.0097 &  26.8381 r
  data arrival time                                                                                                                          26.8381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6545    24.3455
  data required time                                                                                                                         24.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3455
  data arrival time                                                                                                                         -26.8381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4926


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2363     0.0099 &  26.8383 r
  data arrival time                                                                                                                          26.8383

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8383
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4927


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2316     0.0120 &  26.8395 r
  data arrival time                                                                                                                          26.8395

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8395
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4928


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2361     0.0100 &  26.8385 r
  data arrival time                                                                                                                          26.8385

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8385
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4928


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2316     0.0121 &  26.8397 r
  data arrival time                                                                                                                          26.8397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4929


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2316     0.0124 &  26.8399 r
  data arrival time                                                                                                                          26.8399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4932


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2358     0.0104 &  26.8389 r
  data arrival time                                                                                                                          26.8389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4932


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2359     0.0104 &  26.8389 r
  data arrival time                                                                                                                          26.8389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4932


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2316     0.0125 &  26.8401 r
  data arrival time                                                                                                                          26.8401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4933


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0183 &  26.8373 r
  data arrival time                                                                                                                          26.8373

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8373
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4933


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2358     0.0106 &  26.8391 r
  data arrival time                                                                                                                          26.8391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4934


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2316     0.0127 &  26.8403 r
  data arrival time                                                                                                                          26.8403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4935


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0185 &  26.8375 r
  data arrival time                                                                                                                          26.8375

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8375
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4936


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2361     0.0108 &  26.8393 r
  data arrival time                                                                                                                          26.8393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4936


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2316     0.0129 &  26.8404 r
  data arrival time                                                                                                                          26.8404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4937


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0109 &  26.8393 r
  data arrival time                                                                                                                          26.8393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4937


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0187 &  26.8377 r
  data arrival time                                                                                                                          26.8377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4937


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2362     0.0109 &  26.8394 r
  data arrival time                                                                                                                          26.8394

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8394
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4938


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2316     0.0130 &  26.8406 r
  data arrival time                                                                                                                          26.8406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4938


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2316     0.0132 &  26.8407 r
  data arrival time                                                                                                                          26.8407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4940


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2364     0.0111 &  26.8395 r
  data arrival time                                                                                                                          26.8395

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6545    24.3455
  data required time                                                                                                                         24.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3455
  data arrival time                                                                                                                         -26.8395
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4940


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0113 &  26.8398 r
  data arrival time                                                                                                                          26.8398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4940


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0190 &  26.8381 r
  data arrival time                                                                                                                          26.8381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4941


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0292 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2209     0.3537 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0806 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2320     0.4697 &  26.8235 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0855 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2342     0.0167 &  26.8402 r
  data arrival time                                                                                                                          26.8402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6539    24.3461
  data required time                                                                                                                         24.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3461
  data arrival time                                                                                                                         -26.8402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4941


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2365     0.0112 &  26.8396 r
  data arrival time                                                                                                                          26.8396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6545    24.3455
  data required time                                                                                                                         24.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3455
  data arrival time                                                                                                                         -26.8396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4941


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2433     0.0189 &  26.8379 r
  data arrival time                                                                                                                          26.8379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6562    24.3438
  data required time                                                                                                                         24.3438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3438
  data arrival time                                                                                                                         -26.8379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4941


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2317     0.0133 &  26.8409 r
  data arrival time                                                                                                                          26.8409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4941


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0114 &  26.8399 r
  data arrival time                                                                                                                          26.8399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4941


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0115 &  26.8400 r
  data arrival time                                                                                                                          26.8400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4943


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2317     0.0135 &  26.8410 r
  data arrival time                                                                                                                          26.8410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4943


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0192 &  26.8383 r
  data arrival time                                                                                                                          26.8383

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8383
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4943


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0116 &  26.8401 r
  data arrival time                                                                                                                          26.8401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4943


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2317     0.0136 &  26.8412 r
  data arrival time                                                                                                                          26.8412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4944


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0194 &  26.8384 r
  data arrival time                                                                                                                          26.8384

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8384
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4944


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0117 &  26.8402 r
  data arrival time                                                                                                                          26.8402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4944


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2317     0.0137 &  26.8413 r
  data arrival time                                                                                                                          26.8413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4945


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0118 &  26.8402 r
  data arrival time                                                                                                                          26.8402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4945


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0119 &  26.8403 r
  data arrival time                                                                                                                          26.8403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4946


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0195 &  26.8386 r
  data arrival time                                                                                                                          26.8386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4946


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2317     0.0138 &  26.8414 r
  data arrival time                                                                                                                          26.8414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4947


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0120 &  26.8404 r
  data arrival time                                                                                                                          26.8404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4947


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0120 &  26.8405 r
  data arrival time                                                                                                                          26.8405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4947


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0197 &  26.8387 r
  data arrival time                                                                                                                          26.8387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4947


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2317     0.0139 &  26.8415 r
  data arrival time                                                                                                                          26.8415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4947


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0121 &  26.8405 r
  data arrival time                                                                                                                          26.8405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4948


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0121 &  26.8406 r
  data arrival time                                                                                                                          26.8406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4948


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2317     0.0141 &  26.8416 r
  data arrival time                                                                                                                          26.8416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4949


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0122 &  26.8406 r
  data arrival time                                                                                                                          26.8406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4949


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0198 &  26.8389 r
  data arrival time                                                                                                                          26.8389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4949


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0122 &  26.8406 r
  data arrival time                                                                                                                          26.8406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4949


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2317     0.0141 &  26.8417 r
  data arrival time                                                                                                                          26.8417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4949


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0122 &  26.8407 r
  data arrival time                                                                                                                          26.8407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4950


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0123 &  26.8407 r
  data arrival time                                                                                                                          26.8407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4950


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0123 &  26.8407 r
  data arrival time                                                                                                                          26.8407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4950


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0123 &  26.8407 r
  data arrival time                                                                                                                          26.8407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4950


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0200 &  26.8390 r
  data arrival time                                                                                                                          26.8390

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8390
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4950


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2347     0.4856 &  26.8284 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0895 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2357     0.0123 &  26.8407 r
  data arrival time                                                                                                                          26.8407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4950


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2317     0.0142 &  26.8418 r
  data arrival time                                                                                                                          26.8418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4951


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2317     0.0143 &  26.8419 r
  data arrival time                                                                                                                          26.8419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4951


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0201 &  26.8391 r
  data arrival time                                                                                                                          26.8391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4952


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0284 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2064     0.3428 &  26.3428 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0740 
  BLOCK[3].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2301     0.4848 &  26.8276 r
  BLOCK[3].RAM32.DIBUF[10].X (net)                                                                      32   0.0873 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2317     0.0144 &  26.8420 r
  data arrival time                                                                                                                          26.8420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6532    24.3468
  data required time                                                                                                                         24.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3468
  data arrival time                                                                                                                         -26.8420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4952


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0202 &  26.8393 r
  data arrival time                                                                                                                          26.8393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4953


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0204 &  26.8394 r
  data arrival time                                                                                                                          26.8394

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8394
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4954


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0204 &  26.8395 r
  data arrival time                                                                                                                          26.8395

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8395
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4955


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0292 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2209     0.3537 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0806 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2320     0.4697 &  26.8235 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0855 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2343     0.0182 &  26.8416 r
  data arrival time                                                                                                                          26.8416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6539    24.3461
  data required time                                                                                                                         24.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3461
  data arrival time                                                                                                                         -26.8416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4956


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0206 &  26.8396 r
  data arrival time                                                                                                                          26.8396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4956


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0207 &  26.8397 r
  data arrival time                                                                                                                          26.8397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4957


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0208 &  26.8398 r
  data arrival time                                                                                                                          26.8398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4958


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0208 &  26.8399 r
  data arrival time                                                                                                                          26.8399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4959


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0209 &  26.8400 r
  data arrival time                                                                                                                          26.8400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4960


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0210 &  26.8400 r
  data arrival time                                                                                                                          26.8400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4960


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0211 &  26.8401 r
  data arrival time                                                                                                                          26.8401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4961


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0211 &  26.8401 r
  data arrival time                                                                                                                          26.8401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4962


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0212 &  26.8402 r
  data arrival time                                                                                                                          26.8402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4962


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0212 &  26.8402 r
  data arrival time                                                                                                                          26.8402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4963


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0213 &  26.8403 r
  data arrival time                                                                                                                          26.8403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4963


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0213 &  26.8403 r
  data arrival time                                                                                                                          26.8403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4963


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0213 &  26.8403 r
  data arrival time                                                                                                                          26.8403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4964


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0213 &  26.8404 r
  data arrival time                                                                                                                          26.8404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4964


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0214 &  26.8404 r
  data arrival time                                                                                                                          26.8404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4964


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0214 &  26.8404 r
  data arrival time                                                                                                                          26.8404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4964


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0360 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2094     0.3487 &  26.3487 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2404     0.4703 &  26.8190 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2425     0.0214 &  26.8404 r
  data arrival time                                                                                                                          26.8404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6560    24.3440
  data required time                                                                                                                         24.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3440
  data arrival time                                                                                                                         -26.8404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4964


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0292 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2209     0.3537 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0806 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2320     0.4697 &  26.8235 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0855 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2344     0.0194 &  26.8428 r
  data arrival time                                                                                                                          26.8428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6539    24.3461
  data required time                                                                                                                         24.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3461
  data arrival time                                                                                                                         -26.8428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4968


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0421 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2137     0.3499 &  26.3499 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2439     0.4708 &  26.8208 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2467     0.0194 &  26.8401 r
  data arrival time                                                                                                                          26.8401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6571    24.3429
  data required time                                                                                                                         24.3429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3429
  data arrival time                                                                                                                         -26.8401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4972


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0178 &  26.8430 r
  data arrival time                                                                                                                          26.8430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4973


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0180 &  26.8432 r
  data arrival time                                                                                                                          26.8432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4975


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0182 &  26.8433 r
  data arrival time                                                                                                                          26.8433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4977


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0184 &  26.8435 r
  data arrival time                                                                                                                          26.8435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4979


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0187 &  26.8439 r
  data arrival time                                                                                                                          26.8439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4982


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2367     0.0185 &  26.8437 r
  data arrival time                                                                                                                          26.8437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6545    24.3455
  data required time                                                                                                                         24.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3455
  data arrival time                                                                                                                         -26.8437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4982


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0188 &  26.8440 r
  data arrival time                                                                                                                          26.8440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4984


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2321     0.0069 &  26.8452 r
  data arrival time                                                                                                                          26.8452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4985


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0190 &  26.8442 r
  data arrival time                                                                                                                          26.8442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4985


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0191 &  26.8443 r
  data arrival time                                                                                                                          26.8443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4987


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2321     0.0072 &  26.8454 r
  data arrival time                                                                                                                          26.8454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4988


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0390 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2272     0.3555 &  26.3555 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0838 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4735 &  26.8290 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2325     0.0163 &  26.8453 r
  data arrival time                                                                                                                          26.8453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4988


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0193 &  26.8445 r
  data arrival time                                                                                                                          26.8445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4988


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2322     0.0073 &  26.8456 r
  data arrival time                                                                                                                          26.8456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4989


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0194 &  26.8446 r
  data arrival time                                                                                                                          26.8446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4989


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0195 &  26.8447 r
  data arrival time                                                                                                                          26.8447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4991


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2322     0.0075 &  26.8458 r
  data arrival time                                                                                                                          26.8458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4991


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0196 &  26.8448 r
  data arrival time                                                                                                                          26.8448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4992


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0198 &  26.8450 r
  data arrival time                                                                                                                          26.8450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4993


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0199 &  26.8451 r
  data arrival time                                                                                                                          26.8451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4994


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2329     0.0077 &  26.8459 r
  data arrival time                                                                                                                          26.8459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6536    24.3464
  data required time                                                                                                                         24.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3464
  data arrival time                                                                                                                         -26.8459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4995


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0200 &  26.8452 r
  data arrival time                                                                                                                          26.8452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4995


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0201 &  26.8452 r
  data arrival time                                                                                                                          26.8452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4996


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2327     0.0079 &  26.8461 r
  data arrival time                                                                                                                          26.8461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4996


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0202 &  26.8453 r
  data arrival time                                                                                                                          26.8453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4997


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2326     0.0080 &  26.8463 r
  data arrival time                                                                                                                          26.8463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4997


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0202 &  26.8454 r
  data arrival time                                                                                                                          26.8454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4998


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0203 &  26.8455 r
  data arrival time                                                                                                                          26.8455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4999


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0204 &  26.8456 r
  data arrival time                                                                                                                          26.8456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.4999


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0205 &  26.8457 r
  data arrival time                                                                                                                          26.8457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5000


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0084 &  26.8466 r
  data arrival time                                                                                                                          26.8466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5000


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0205 &  26.8457 r
  data arrival time                                                                                                                          26.8457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5001


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2324     0.0084 &  26.8466 r
  data arrival time                                                                                                                          26.8466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5001


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0206 &  26.8458 r
  data arrival time                                                                                                                          26.8458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5001


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0390 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2272     0.3555 &  26.3555 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0838 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4735 &  26.8290 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2326     0.0176 &  26.8466 r
  data arrival time                                                                                                                          26.8466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5001


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0206 &  26.8458 r
  data arrival time                                                                                                                          26.8458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5001


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0207 &  26.8458 r
  data arrival time                                                                                                                          26.8458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5002


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2323     0.0086 &  26.8468 r
  data arrival time                                                                                                                          26.8468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5002


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0207 &  26.8459 r
  data arrival time                                                                                                                          26.8459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6544    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5002


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0207 &  26.8459 r
  data arrival time                                                                                                                          26.8459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5003


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0207 &  26.8459 r
  data arrival time                                                                                                                          26.8459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3456
  data required time                                                                                                                         24.3456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3456
  data arrival time                                                                                                                         -26.8459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5003


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0208 &  26.8459 r
  data arrival time                                                                                                                          26.8459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5003


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0208 &  26.8459 r
  data arrival time                                                                                                                          26.8459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5003


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0390 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2272     0.3555 &  26.3555 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0838 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4735 &  26.8290 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2326     0.0178 &  26.8468 r
  data arrival time                                                                                                                          26.8468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5003


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0255 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.2189     0.3529 &  26.3529 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0804 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.2340     0.4723 &  26.8252 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0871 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2360     0.0208 &  26.8460 r
  data arrival time                                                                                                                          26.8460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6543    24.3457
  data required time                                                                                                                         24.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3457
  data arrival time                                                                                                                         -26.8460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5003


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2325     0.0088 &  26.8470 r
  data arrival time                                                                                                                          26.8470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5005


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2324     0.0088 &  26.8470 r
  data arrival time                                                                                                                          26.8470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5005


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0390 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2272     0.3555 &  26.3555 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0838 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4735 &  26.8290 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2326     0.0180 &  26.8470 r
  data arrival time                                                                                                                          26.8470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5005


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2326     0.0089 &  26.8471 r
  data arrival time                                                                                                                          26.8471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5006


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0390 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2272     0.3555 &  26.3555 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0838 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4735 &  26.8290 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2326     0.0182 &  26.8472 r
  data arrival time                                                                                                                          26.8472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5007


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2328     0.0090 &  26.8472 r
  data arrival time                                                                                                                          26.8472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5008


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2322     0.0093 &  26.8475 r
  data arrival time                                                                                                                          26.8475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6534    24.3466
  data required time                                                                                                                         24.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3466
  data arrival time                                                                                                                         -26.8475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5009


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0475 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2170     0.3554 &  26.3554 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0794 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2315     0.4828 &  26.8382 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0889 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2329     0.0091 &  26.8473 r
  data arrival time                                                                                                                          26.8473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5009


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0390 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2272     0.3555 &  26.3555 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0838 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4735 &  26.8290 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2327     0.0184 &  26.8474 r
  data arrival time                                                                                                                          26.8474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5009


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0390 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2272     0.3555 &  26.3555 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0838 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4735 &  26.8290 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2327     0.0185 &  26.8475 r
  data arrival time                                                                                                                          26.8475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5010


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0390 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2272     0.3555 &  26.3555 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0838 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4735 &  26.8290 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2327     0.0187 &  26.8477 r
  data arrival time                                                                                                                          26.8477

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8477
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5012


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0390 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2272     0.3555 &  26.3555 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0838 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4735 &  26.8290 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2327     0.0189 &  26.8479 r
  data arrival time                                                                                                                          26.8479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5014


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0390 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2272     0.3555 &  26.3555 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0838 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4735 &  26.8290 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2327     0.0190 &  26.8481 r
  data arrival time                                                                                                                          26.8481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5016


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0390 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.2272     0.3555 &  26.3555 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0838 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.2306     0.4735 &  26.8290 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0852 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.2327     0.0192 &  26.8482 r
  data arrival time                                                                                                                          26.8482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.6535    24.3465
  data required time                                                                                                                         24.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.3465
  data arrival time                                                                                                                         -26.8482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 2.5017

Warning: report_timing has satisfied the max_paths criteria. There are 4268 further endpoints which have paths of interest with slack less than 100.0000 that were not considered when generating this report. (UITE-502)

1
