
EXAMEN1V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  08008358  08008358  00018358  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008740  08008740  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08008740  08008740  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008740  08008740  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008740  08008740  00018740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008744  08008744  00018744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08008748  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000188  20000080  080087c8  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  080087c8  00020208  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012b0b  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028ac  00000000  00000000  00032bbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  00035468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001208  00000000  00000000  000367a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000234e0  00000000  00000000  000379b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014b53  00000000  00000000  0005ae90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9ceb  00000000  00000000  0006f9e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001496ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006174  00000000  00000000  00149720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008340 	.word	0x08008340

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08008340 	.word	0x08008340

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000b76:	4a38      	ldr	r2, [pc, #224]	; (8000c58 <HD44780_Init+0xec>)
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000b7c:	4b37      	ldr	r3, [pc, #220]	; (8000c5c <HD44780_Init+0xf0>)
 8000b7e:	2208      	movs	r2, #8
 8000b80:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000b82:	4b37      	ldr	r3, [pc, #220]	; (8000c60 <HD44780_Init+0xf4>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000b88:	4b33      	ldr	r3, [pc, #204]	; (8000c58 <HD44780_Init+0xec>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d907      	bls.n	8000ba0 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000b90:	4b33      	ldr	r3, [pc, #204]	; (8000c60 <HD44780_Init+0xf4>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	f043 0308 	orr.w	r3, r3, #8
 8000b98:	b2da      	uxtb	r2, r3
 8000b9a:	4b31      	ldr	r3, [pc, #196]	; (8000c60 <HD44780_Init+0xf4>)
 8000b9c:	701a      	strb	r2, [r3, #0]
 8000b9e:	e006      	b.n	8000bae <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000ba0:	4b2f      	ldr	r3, [pc, #188]	; (8000c60 <HD44780_Init+0xf4>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	f043 0304 	orr.w	r3, r3, #4
 8000ba8:	b2da      	uxtb	r2, r3
 8000baa:	4b2d      	ldr	r3, [pc, #180]	; (8000c60 <HD44780_Init+0xf4>)
 8000bac:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000bae:	f000 f985 	bl	8000ebc <DelayInit>
  HAL_Delay(50);
 8000bb2:	2032      	movs	r0, #50	; 0x32
 8000bb4:	f001 f870 	bl	8001c98 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000bb8:	4b28      	ldr	r3, [pc, #160]	; (8000c5c <HD44780_Init+0xf0>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f000 f943 	bl	8000e48 <ExpanderWrite>
  HAL_Delay(1000);
 8000bc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bc6:	f001 f867 	bl	8001c98 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000bca:	2030      	movs	r0, #48	; 0x30
 8000bcc:	f000 f92b 	bl	8000e26 <Write4Bits>
  DelayUS(4500);
 8000bd0:	f241 1094 	movw	r0, #4500	; 0x1194
 8000bd4:	f000 f99c 	bl	8000f10 <DelayUS>

  Write4Bits(0x03 << 4);
 8000bd8:	2030      	movs	r0, #48	; 0x30
 8000bda:	f000 f924 	bl	8000e26 <Write4Bits>
  DelayUS(4500);
 8000bde:	f241 1094 	movw	r0, #4500	; 0x1194
 8000be2:	f000 f995 	bl	8000f10 <DelayUS>

  Write4Bits(0x03 << 4);
 8000be6:	2030      	movs	r0, #48	; 0x30
 8000be8:	f000 f91d 	bl	8000e26 <Write4Bits>
  DelayUS(4500);
 8000bec:	f241 1094 	movw	r0, #4500	; 0x1194
 8000bf0:	f000 f98e 	bl	8000f10 <DelayUS>

  Write4Bits(0x02 << 4);
 8000bf4:	2020      	movs	r0, #32
 8000bf6:	f000 f916 	bl	8000e26 <Write4Bits>
  DelayUS(100);
 8000bfa:	2064      	movs	r0, #100	; 0x64
 8000bfc:	f000 f988 	bl	8000f10 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000c00:	4b17      	ldr	r3, [pc, #92]	; (8000c60 <HD44780_Init+0xf4>)
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	f043 0320 	orr.w	r3, r3, #32
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f000 f8ce 	bl	8000dac <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000c10:	4b14      	ldr	r3, [pc, #80]	; (8000c64 <HD44780_Init+0xf8>)
 8000c12:	2204      	movs	r2, #4
 8000c14:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000c16:	f000 f875 	bl	8000d04 <HD44780_Display>
  HD44780_Clear();
 8000c1a:	f000 f82b 	bl	8000c74 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000c1e:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <HD44780_Init+0xfc>)
 8000c20:	2202      	movs	r2, #2
 8000c22:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000c24:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <HD44780_Init+0xfc>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	f043 0304 	orr.w	r3, r3, #4
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f000 f8bc 	bl	8000dac <SendCommand>
  DelayUS(4500);
 8000c34:	f241 1094 	movw	r0, #4500	; 0x1194
 8000c38:	f000 f96a 	bl	8000f10 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000c3c:	490b      	ldr	r1, [pc, #44]	; (8000c6c <HD44780_Init+0x100>)
 8000c3e:	2000      	movs	r0, #0
 8000c40:	f000 f876 	bl	8000d30 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000c44:	490a      	ldr	r1, [pc, #40]	; (8000c70 <HD44780_Init+0x104>)
 8000c46:	2001      	movs	r0, #1
 8000c48:	f000 f872 	bl	8000d30 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000c4c:	f000 f81d 	bl	8000c8a <HD44780_Home>
}
 8000c50:	bf00      	nop
 8000c52:	3708      	adds	r7, #8
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	2000009f 	.word	0x2000009f
 8000c5c:	200000a0 	.word	0x200000a0
 8000c60:	2000009c 	.word	0x2000009c
 8000c64:	2000009d 	.word	0x2000009d
 8000c68:	2000009e 	.word	0x2000009e
 8000c6c:	20000000 	.word	0x20000000
 8000c70:	20000008 	.word	0x20000008

08000c74 <HD44780_Clear>:

void HD44780_Clear()
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000c78:	2001      	movs	r0, #1
 8000c7a:	f000 f897 	bl	8000dac <SendCommand>
  DelayUS(2000);
 8000c7e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c82:	f000 f945 	bl	8000f10 <DelayUS>
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <HD44780_Home>:

void HD44780_Home()
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000c8e:	2002      	movs	r0, #2
 8000c90:	f000 f88c 	bl	8000dac <SendCommand>
  DelayUS(2000);
 8000c94:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c98:	f000 f93a 	bl	8000f10 <DelayUS>
}
 8000c9c:	bf00      	nop
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8000ca0:	b590      	push	{r4, r7, lr}
 8000ca2:	b087      	sub	sp, #28
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	460a      	mov	r2, r1
 8000caa:	71fb      	strb	r3, [r7, #7]
 8000cac:	4613      	mov	r3, r2
 8000cae:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000cb0:	4b12      	ldr	r3, [pc, #72]	; (8000cfc <HD44780_SetCursor+0x5c>)
 8000cb2:	f107 0408 	add.w	r4, r7, #8
 8000cb6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cb8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8000cbc:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <HD44780_SetCursor+0x60>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	79ba      	ldrb	r2, [r7, #6]
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d303      	bcc.n	8000cce <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8000cc6:	4b0e      	ldr	r3, [pc, #56]	; (8000d00 <HD44780_SetCursor+0x60>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	3b01      	subs	r3, #1
 8000ccc:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000cce:	79bb      	ldrb	r3, [r7, #6]
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	3318      	adds	r3, #24
 8000cd4:	443b      	add	r3, r7
 8000cd6:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000cda:	b2da      	uxtb	r2, r3
 8000cdc:	79fb      	ldrb	r3, [r7, #7]
 8000cde:	4413      	add	r3, r2
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	b25b      	sxtb	r3, r3
 8000ce4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ce8:	b25b      	sxtb	r3, r3
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	4618      	mov	r0, r3
 8000cee:	f000 f85d 	bl	8000dac <SendCommand>
}
 8000cf2:	bf00      	nop
 8000cf4:	371c      	adds	r7, #28
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd90      	pop	{r4, r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	08008358 	.word	0x08008358
 8000d00:	2000009f 	.word	0x2000009f

08000d04 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8000d08:	4b08      	ldr	r3, [pc, #32]	; (8000d2c <HD44780_Display+0x28>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	f043 0304 	orr.w	r3, r3, #4
 8000d10:	b2da      	uxtb	r2, r3
 8000d12:	4b06      	ldr	r3, [pc, #24]	; (8000d2c <HD44780_Display+0x28>)
 8000d14:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000d16:	4b05      	ldr	r3, [pc, #20]	; (8000d2c <HD44780_Display+0x28>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	f043 0308 	orr.w	r3, r3, #8
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	4618      	mov	r0, r3
 8000d22:	f000 f843 	bl	8000dac <SendCommand>
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	2000009d 	.word	0x2000009d

08000d30 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	6039      	str	r1, [r7, #0]
 8000d3a:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	f003 0307 	and.w	r3, r3, #7
 8000d42:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8000d44:	79fb      	ldrb	r3, [r7, #7]
 8000d46:	00db      	lsls	r3, r3, #3
 8000d48:	b25b      	sxtb	r3, r3
 8000d4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d4e:	b25b      	sxtb	r3, r3
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 f82a 	bl	8000dac <SendCommand>
  for (int i=0; i<8; i++)
 8000d58:	2300      	movs	r3, #0
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	e009      	b.n	8000d72 <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	683a      	ldr	r2, [r7, #0]
 8000d62:	4413      	add	r3, r2
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	4618      	mov	r0, r3
 8000d68:	f000 f82e 	bl	8000dc8 <SendChar>
  for (int i=0; i<8; i++)
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	60fb      	str	r3, [r7, #12]
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	2b07      	cmp	r3, #7
 8000d76:	ddf2      	ble.n	8000d5e <HD44780_CreateSpecialChar+0x2e>
  }
}
 8000d78:	bf00      	nop
 8000d7a:	bf00      	nop
 8000d7c:	3710      	adds	r7, #16
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b082      	sub	sp, #8
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8000d8a:	e006      	b.n	8000d9a <HD44780_PrintStr+0x18>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	1c5a      	adds	r2, r3, #1
 8000d90:	607a      	str	r2, [r7, #4]
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4618      	mov	r0, r3
 8000d96:	f000 f817 	bl	8000dc8 <SendChar>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d1f4      	bne.n	8000d8c <HD44780_PrintStr+0xa>
}
 8000da2:	bf00      	nop
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	2100      	movs	r1, #0
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f000 f812 	bl	8000de4 <Send>
}
 8000dc0:	bf00      	nop
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <SendChar>:

static void SendChar(uint8_t ch)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 f804 	bl	8000de4 <Send>
}
 8000ddc:	bf00      	nop
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	460a      	mov	r2, r1
 8000dee:	71fb      	strb	r3, [r7, #7]
 8000df0:	4613      	mov	r3, r2
 8000df2:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	f023 030f 	bic.w	r3, r3, #15
 8000dfa:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	011b      	lsls	r3, r3, #4
 8000e00:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8000e02:	7bfa      	ldrb	r2, [r7, #15]
 8000e04:	79bb      	ldrb	r3, [r7, #6]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f000 f80b 	bl	8000e26 <Write4Bits>
  Write4Bits((lownib)|mode);
 8000e10:	7bba      	ldrb	r2, [r7, #14]
 8000e12:	79bb      	ldrb	r3, [r7, #6]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f000 f804 	bl	8000e26 <Write4Bits>
}
 8000e1e:	bf00      	nop
 8000e20:	3710      	adds	r7, #16
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8000e26:	b580      	push	{r7, lr}
 8000e28:	b082      	sub	sp, #8
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f000 f808 	bl	8000e48 <ExpanderWrite>
  PulseEnable(value);
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f000 f820 	bl	8000e80 <PulseEnable>
}
 8000e40:	bf00      	nop
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af02      	add	r7, sp, #8
 8000e4e:	4603      	mov	r3, r0
 8000e50:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8000e52:	4b09      	ldr	r3, [pc, #36]	; (8000e78 <ExpanderWrite+0x30>)
 8000e54:	781a      	ldrb	r2, [r3, #0]
 8000e56:	79fb      	ldrb	r3, [r7, #7]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8000e5e:	f107 020f 	add.w	r2, r7, #15
 8000e62:	230a      	movs	r3, #10
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	2301      	movs	r3, #1
 8000e68:	214e      	movs	r1, #78	; 0x4e
 8000e6a:	4804      	ldr	r0, [pc, #16]	; (8000e7c <ExpanderWrite+0x34>)
 8000e6c:	f002 fb96 	bl	800359c <HAL_I2C_Master_Transmit>
}
 8000e70:	bf00      	nop
 8000e72:	3710      	adds	r7, #16
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	200000a0 	.word	0x200000a0
 8000e7c:	20000150 	.word	0x20000150

08000e80 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	f043 0304 	orr.w	r3, r3, #4
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ffd8 	bl	8000e48 <ExpanderWrite>
  DelayUS(20);
 8000e98:	2014      	movs	r0, #20
 8000e9a:	f000 f839 	bl	8000f10 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	f023 0304 	bic.w	r3, r3, #4
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff ffce 	bl	8000e48 <ExpanderWrite>
  DelayUS(20);
 8000eac:	2014      	movs	r0, #20
 8000eae:	f000 f82f 	bl	8000f10 <DelayUS>
}
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
	...

08000ebc <DelayInit>:

static void DelayInit(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000ec0:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <DelayInit+0x4c>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	4a10      	ldr	r2, [pc, #64]	; (8000f08 <DelayInit+0x4c>)
 8000ec6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000eca:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8000ecc:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <DelayInit+0x4c>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	4a0d      	ldr	r2, [pc, #52]	; (8000f08 <DelayInit+0x4c>)
 8000ed2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ed6:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000ed8:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <DelayInit+0x50>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a0b      	ldr	r2, [pc, #44]	; (8000f0c <DelayInit+0x50>)
 8000ede:	f023 0301 	bic.w	r3, r3, #1
 8000ee2:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000ee4:	4b09      	ldr	r3, [pc, #36]	; (8000f0c <DelayInit+0x50>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a08      	ldr	r2, [pc, #32]	; (8000f0c <DelayInit+0x50>)
 8000eea:	f043 0301 	orr.w	r3, r3, #1
 8000eee:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8000ef0:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <DelayInit+0x50>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8000ef6:	bf00      	nop
  __ASM volatile ("NOP");
 8000ef8:	bf00      	nop
  __ASM volatile ("NOP");
 8000efa:	bf00      	nop
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	e000edf0 	.word	0xe000edf0
 8000f0c:	e0001000 	.word	0xe0001000

08000f10 <DelayUS>:

static void DelayUS(uint32_t us) {
 8000f10:	b480      	push	{r7}
 8000f12:	b087      	sub	sp, #28
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8000f18:	4b0e      	ldr	r3, [pc, #56]	; (8000f54 <DelayUS+0x44>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a0e      	ldr	r2, [pc, #56]	; (8000f58 <DelayUS+0x48>)
 8000f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f22:	0c9a      	lsrs	r2, r3, #18
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	fb02 f303 	mul.w	r3, r2, r3
 8000f2a:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8000f2c:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <DelayUS+0x4c>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8000f32:	4b0a      	ldr	r3, [pc, #40]	; (8000f5c <DelayUS+0x4c>)
 8000f34:	685a      	ldr	r2, [r3, #4]
 8000f36:	693b      	ldr	r3, [r7, #16]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	697a      	ldr	r2, [r7, #20]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d8f6      	bhi.n	8000f32 <DelayUS+0x22>
}
 8000f44:	bf00      	nop
 8000f46:	bf00      	nop
 8000f48:	371c      	adds	r7, #28
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	20000010 	.word	0x20000010
 8000f58:	431bde83 	.word	0x431bde83
 8000f5c:	e0001000 	.word	0xe0001000

08000f60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f60:	b5b0      	push	{r4, r5, r7, lr}
 8000f62:	b09e      	sub	sp, #120	; 0x78
 8000f64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f66:	f000 fe22 	bl	8001bae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f6a:	f000 f9bd 	bl	80012e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f6e:	f000 fb39 	bl	80015e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f72:	f000 fb19 	bl	80015a8 <MX_DMA_Init>
  MX_I2C1_Init();
 8000f76:	f000 fa61 	bl	800143c <MX_I2C1_Init>
  MX_TIM16_Init();
 8000f7a:	f000 fa9d 	bl	80014b8 <MX_TIM16_Init>
  MX_ADC1_Init();
 8000f7e:	f000 f9f9 	bl	8001374 <MX_ADC1_Init>

  HAL_ADC_Start(&hadc1);
 8000f82:	48c7      	ldr	r0, [pc, #796]	; (80012a0 <main+0x340>)
 8000f84:	f001 f9a8 	bl	80022d8 <HAL_ADC_Start>
  /* USER CODE BEGIN 2 */
  HD44780_Init(2);
 8000f88:	2002      	movs	r0, #2
 8000f8a:	f7ff fdef 	bl	8000b6c <HD44780_Init>
  HD44780_Clear();
 8000f8e:	f7ff fe71 	bl	8000c74 <HD44780_Clear>
  HD44780_SetCursor(0,0);
 8000f92:	2100      	movs	r1, #0
 8000f94:	2000      	movs	r0, #0
 8000f96:	f7ff fe83 	bl	8000ca0 <HD44780_SetCursor>
  HD44780_PrintStr("INICIANDO...");
 8000f9a:	48c2      	ldr	r0, [pc, #776]	; (80012a4 <main+0x344>)
 8000f9c:	f7ff fef1 	bl	8000d82 <HD44780_PrintStr>
  HAL_Delay(5000);
 8000fa0:	f241 3088 	movw	r0, #5000	; 0x1388
 8000fa4:	f000 fe78 	bl	8001c98 <HAL_Delay>
  HD44780_SetCursor(10,1);
 8000fa8:	2101      	movs	r1, #1
 8000faa:	200a      	movs	r0, #10
 8000fac:	f7ff fe78 	bl	8000ca0 <HD44780_SetCursor>
  HD44780_PrintStr("MAQUINA DISPENSADORA");
 8000fb0:	48bd      	ldr	r0, [pc, #756]	; (80012a8 <main+0x348>)
 8000fb2:	f7ff fee6 	bl	8000d82 <HD44780_PrintStr>
  HAL_Delay(2000);
 8000fb6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000fba:	f000 fe6d 	bl	8001c98 <HAL_Delay>
  HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	48ba      	ldr	r0, [pc, #744]	; (80012ac <main+0x34c>)
 8000fc2:	f004 f879 	bl	80050b8 <HAL_TIM_PWM_Start>

  HD44780_Clear();
 8000fc6:	f7ff fe55 	bl	8000c74 <HD44780_Clear>
  HD44780_SetCursor(0,0);
 8000fca:	2100      	movs	r1, #0
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f7ff fe67 	bl	8000ca0 <HD44780_SetCursor>
  HD44780_PrintStr("Ingrese las monedas");
 8000fd2:	48b7      	ldr	r0, [pc, #732]	; (80012b0 <main+0x350>)
 8000fd4:	f7ff fed5 	bl	8000d82 <HD44780_PrintStr>
  HAL_Delay(1000);
 8000fd8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fdc:	f000 fe5c 	bl	8001c98 <HAL_Delay>
  int aux=0;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	677b      	str	r3, [r7, #116]	; 0x74
  float monedasT=0;
 8000fe4:	f04f 0300 	mov.w	r3, #0
 8000fe8:	673b      	str	r3, [r7, #112]	; 0x70
  while(aux==0){
 8000fea:	e07f      	b.n	80010ec <main+0x18c>
	  if((HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_5))){
 8000fec:	2120      	movs	r1, #32
 8000fee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ff2:	f002 fa2b 	bl	800344c <HAL_GPIO_ReadPin>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d012      	beq.n	8001022 <main+0xc2>
		  HD44780_SetCursor(10,1);
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	200a      	movs	r0, #10
 8001000:	f7ff fe4e 	bl	8000ca0 <HD44780_SetCursor>
		  HD44780_PrintStr("1Bs");
 8001004:	48ab      	ldr	r0, [pc, #684]	; (80012b4 <main+0x354>)
 8001006:	f7ff febc 	bl	8000d82 <HD44780_PrintStr>
		  monedasT=monedasT+1;
 800100a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800100e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001012:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001016:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
		  HAL_Delay(500);
 800101a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800101e:	f000 fe3b 	bl	8001c98 <HAL_Delay>
	  }
	  if((HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_7))){
 8001022:	2180      	movs	r1, #128	; 0x80
 8001024:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001028:	f002 fa10 	bl	800344c <HAL_GPIO_ReadPin>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d012      	beq.n	8001058 <main+0xf8>
		  HD44780_SetCursor(10,1);
 8001032:	2101      	movs	r1, #1
 8001034:	200a      	movs	r0, #10
 8001036:	f7ff fe33 	bl	8000ca0 <HD44780_SetCursor>
		  HD44780_PrintStr("2Bs");
 800103a:	489f      	ldr	r0, [pc, #636]	; (80012b8 <main+0x358>)
 800103c:	f7ff fea1 	bl	8000d82 <HD44780_PrintStr>
		  monedasT=monedasT+2;
 8001040:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001044:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001048:	ee77 7a87 	vadd.f32	s15, s15, s14
 800104c:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
		  HAL_Delay(500);
 8001050:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001054:	f000 fe20 	bl	8001c98 <HAL_Delay>
	  }
	  if((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_0))){
 8001058:	2101      	movs	r1, #1
 800105a:	4898      	ldr	r0, [pc, #608]	; (80012bc <main+0x35c>)
 800105c:	f002 f9f6 	bl	800344c <HAL_GPIO_ReadPin>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d012      	beq.n	800108c <main+0x12c>
		  HD44780_SetCursor(10,1);
 8001066:	2101      	movs	r1, #1
 8001068:	200a      	movs	r0, #10
 800106a:	f7ff fe19 	bl	8000ca0 <HD44780_SetCursor>
		  HD44780_PrintStr("5Bs");
 800106e:	4894      	ldr	r0, [pc, #592]	; (80012c0 <main+0x360>)
 8001070:	f7ff fe87 	bl	8000d82 <HD44780_PrintStr>
		  monedasT=monedasT+5;
 8001074:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001078:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800107c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001080:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
		  HAL_Delay(500);
 8001084:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001088:	f000 fe06 	bl	8001c98 <HAL_Delay>
	  }
	  if((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_1))){
 800108c:	2102      	movs	r1, #2
 800108e:	488b      	ldr	r0, [pc, #556]	; (80012bc <main+0x35c>)
 8001090:	f002 f9dc 	bl	800344c <HAL_GPIO_ReadPin>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d028      	beq.n	80010ec <main+0x18c>
		  HD44780_Clear();
 800109a:	f7ff fdeb 	bl	8000c74 <HD44780_Clear>
		  HD44780_SetCursor(0,0);
 800109e:	2100      	movs	r1, #0
 80010a0:	2000      	movs	r0, #0
 80010a2:	f7ff fdfd 	bl	8000ca0 <HD44780_SetCursor>
		  char buf[100];
		  gcvt(monedasT, 6, buf);
 80010a6:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80010a8:	f7ff fa46 	bl	8000538 <__aeabi_f2d>
 80010ac:	4604      	mov	r4, r0
 80010ae:	460d      	mov	r5, r1
 80010b0:	1d3b      	adds	r3, r7, #4
 80010b2:	4619      	mov	r1, r3
 80010b4:	2006      	movs	r0, #6
 80010b6:	ec45 4b10 	vmov	d0, r4, r5
 80010ba:	f004 fd6f 	bl	8005b9c <gcvt>
		  HD44780_PrintStr(buf);
 80010be:	1d3b      	adds	r3, r7, #4
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fe5e 	bl	8000d82 <HD44780_PrintStr>
		  HAL_Delay(6000);
 80010c6:	f241 7070 	movw	r0, #6000	; 0x1770
 80010ca:	f000 fde5 	bl	8001c98 <HAL_Delay>

		  HD44780_Clear();
 80010ce:	f7ff fdd1 	bl	8000c74 <HD44780_Clear>
		  HD44780_SetCursor(0,0);
 80010d2:	2100      	movs	r1, #0
 80010d4:	2000      	movs	r0, #0
 80010d6:	f7ff fde3 	bl	8000ca0 <HD44780_SetCursor>
		  HD44780_PrintStr("seleccione el producto");
 80010da:	487a      	ldr	r0, [pc, #488]	; (80012c4 <main+0x364>)
 80010dc:	f7ff fe51 	bl	8000d82 <HD44780_PrintStr>
		  HAL_Delay(500);
 80010e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010e4:	f000 fdd8 	bl	8001c98 <HAL_Delay>
		  aux=1;
 80010e8:	2301      	movs	r3, #1
 80010ea:	677b      	str	r3, [r7, #116]	; 0x74
  while(aux==0){
 80010ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	f43f af7c 	beq.w	8000fec <main+0x8c>
	  }
  }
  int aux2=0;
 80010f4:	2300      	movs	r3, #0
 80010f6:	66fb      	str	r3, [r7, #108]	; 0x6c
  while(aux2==0){
 80010f8:	e0af      	b.n	800125a <main+0x2fa>
	  if(HAL_ADC_GetValue(&hadc1)>0 && HAL_ADC_GetValue(&hadc1)<500){
 80010fa:	4869      	ldr	r0, [pc, #420]	; (80012a0 <main+0x340>)
 80010fc:	f001 f94f 	bl	800239e <HAL_ADC_GetValue>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d011      	beq.n	800112a <main+0x1ca>
 8001106:	4866      	ldr	r0, [pc, #408]	; (80012a0 <main+0x340>)
 8001108:	f001 f949 	bl	800239e <HAL_ADC_GetValue>
 800110c:	4603      	mov	r3, r0
 800110e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001112:	d20a      	bcs.n	800112a <main+0x1ca>
	  		  HD44780_SetCursor(10,1);
 8001114:	2101      	movs	r1, #1
 8001116:	200a      	movs	r0, #10
 8001118:	f7ff fdc2 	bl	8000ca0 <HD44780_SetCursor>
	  		  HD44780_PrintStr("Producto 1");
 800111c:	486a      	ldr	r0, [pc, #424]	; (80012c8 <main+0x368>)
 800111e:	f7ff fe30 	bl	8000d82 <HD44780_PrintStr>
	  		  HAL_Delay(500);
 8001122:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001126:	f000 fdb7 	bl	8001c98 <HAL_Delay>
	  }
	  if(HAL_ADC_GetValue(&hadc1)>500 && HAL_ADC_GetValue(&hadc1)<1000){
 800112a:	485d      	ldr	r0, [pc, #372]	; (80012a0 <main+0x340>)
 800112c:	f001 f937 	bl	800239e <HAL_ADC_GetValue>
 8001130:	4603      	mov	r3, r0
 8001132:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001136:	d911      	bls.n	800115c <main+0x1fc>
 8001138:	4859      	ldr	r0, [pc, #356]	; (80012a0 <main+0x340>)
 800113a:	f001 f930 	bl	800239e <HAL_ADC_GetValue>
 800113e:	4603      	mov	r3, r0
 8001140:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001144:	d20a      	bcs.n	800115c <main+0x1fc>
	  		  HD44780_SetCursor(10,1);
 8001146:	2101      	movs	r1, #1
 8001148:	200a      	movs	r0, #10
 800114a:	f7ff fda9 	bl	8000ca0 <HD44780_SetCursor>
	  		  HD44780_PrintStr("Producto 2");
 800114e:	485f      	ldr	r0, [pc, #380]	; (80012cc <main+0x36c>)
 8001150:	f7ff fe17 	bl	8000d82 <HD44780_PrintStr>
	  		  HAL_Delay(500);
 8001154:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001158:	f000 fd9e 	bl	8001c98 <HAL_Delay>
	  }
	  if(HAL_ADC_GetValue(&hadc1)>1000 && HAL_ADC_GetValue(&hadc1)<1500){
 800115c:	4850      	ldr	r0, [pc, #320]	; (80012a0 <main+0x340>)
 800115e:	f001 f91e 	bl	800239e <HAL_ADC_GetValue>
 8001162:	4603      	mov	r3, r0
 8001164:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001168:	d912      	bls.n	8001190 <main+0x230>
 800116a:	484d      	ldr	r0, [pc, #308]	; (80012a0 <main+0x340>)
 800116c:	f001 f917 	bl	800239e <HAL_ADC_GetValue>
 8001170:	4603      	mov	r3, r0
 8001172:	f240 52db 	movw	r2, #1499	; 0x5db
 8001176:	4293      	cmp	r3, r2
 8001178:	d80a      	bhi.n	8001190 <main+0x230>
		  	  HD44780_SetCursor(10,1);
 800117a:	2101      	movs	r1, #1
 800117c:	200a      	movs	r0, #10
 800117e:	f7ff fd8f 	bl	8000ca0 <HD44780_SetCursor>
		  	  HD44780_PrintStr("Producto 3");
 8001182:	4853      	ldr	r0, [pc, #332]	; (80012d0 <main+0x370>)
 8001184:	f7ff fdfd 	bl	8000d82 <HD44780_PrintStr>
		  	  HAL_Delay(500);
 8001188:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800118c:	f000 fd84 	bl	8001c98 <HAL_Delay>
	  }
	  if(HAL_ADC_GetValue(&hadc1)>1500 && HAL_ADC_GetValue(&hadc1)<2000){
 8001190:	4843      	ldr	r0, [pc, #268]	; (80012a0 <main+0x340>)
 8001192:	f001 f904 	bl	800239e <HAL_ADC_GetValue>
 8001196:	4603      	mov	r3, r0
 8001198:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800119c:	4293      	cmp	r3, r2
 800119e:	d911      	bls.n	80011c4 <main+0x264>
 80011a0:	483f      	ldr	r0, [pc, #252]	; (80012a0 <main+0x340>)
 80011a2:	f001 f8fc 	bl	800239e <HAL_ADC_GetValue>
 80011a6:	4603      	mov	r3, r0
 80011a8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80011ac:	d20a      	bcs.n	80011c4 <main+0x264>
	  	  	  HD44780_SetCursor(10,1);
 80011ae:	2101      	movs	r1, #1
 80011b0:	200a      	movs	r0, #10
 80011b2:	f7ff fd75 	bl	8000ca0 <HD44780_SetCursor>
	  	  	  HD44780_PrintStr("Producto 4");
 80011b6:	4847      	ldr	r0, [pc, #284]	; (80012d4 <main+0x374>)
 80011b8:	f7ff fde3 	bl	8000d82 <HD44780_PrintStr>
	  	  	  HAL_Delay(500);
 80011bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011c0:	f000 fd6a 	bl	8001c98 <HAL_Delay>
	  }
	  if(HAL_ADC_GetValue(&hadc1)>2000 && HAL_ADC_GetValue(&hadc1)<2500){
 80011c4:	4836      	ldr	r0, [pc, #216]	; (80012a0 <main+0x340>)
 80011c6:	f001 f8ea 	bl	800239e <HAL_ADC_GetValue>
 80011ca:	4603      	mov	r3, r0
 80011cc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80011d0:	d912      	bls.n	80011f8 <main+0x298>
 80011d2:	4833      	ldr	r0, [pc, #204]	; (80012a0 <main+0x340>)
 80011d4:	f001 f8e3 	bl	800239e <HAL_ADC_GetValue>
 80011d8:	4603      	mov	r3, r0
 80011da:	f640 12c3 	movw	r2, #2499	; 0x9c3
 80011de:	4293      	cmp	r3, r2
 80011e0:	d80a      	bhi.n	80011f8 <main+0x298>
		  	  HD44780_SetCursor(10,1);
 80011e2:	2101      	movs	r1, #1
 80011e4:	200a      	movs	r0, #10
 80011e6:	f7ff fd5b 	bl	8000ca0 <HD44780_SetCursor>
	  		  HD44780_PrintStr("Producto 5");
 80011ea:	483b      	ldr	r0, [pc, #236]	; (80012d8 <main+0x378>)
 80011ec:	f7ff fdc9 	bl	8000d82 <HD44780_PrintStr>
	  		  HAL_Delay(500);
 80011f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011f4:	f000 fd50 	bl	8001c98 <HAL_Delay>
	  }
	  if(HAL_ADC_GetValue(&hadc1)>2500 && HAL_ADC_GetValue(&hadc1)<3000){
 80011f8:	4829      	ldr	r0, [pc, #164]	; (80012a0 <main+0x340>)
 80011fa:	f001 f8d0 	bl	800239e <HAL_ADC_GetValue>
 80011fe:	4603      	mov	r3, r0
 8001200:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001204:	4293      	cmp	r3, r2
 8001206:	d912      	bls.n	800122e <main+0x2ce>
 8001208:	4825      	ldr	r0, [pc, #148]	; (80012a0 <main+0x340>)
 800120a:	f001 f8c8 	bl	800239e <HAL_ADC_GetValue>
 800120e:	4603      	mov	r3, r0
 8001210:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001214:	4293      	cmp	r3, r2
 8001216:	d80a      	bhi.n	800122e <main+0x2ce>
	  		  HD44780_SetCursor(10,1);
 8001218:	2101      	movs	r1, #1
 800121a:	200a      	movs	r0, #10
 800121c:	f7ff fd40 	bl	8000ca0 <HD44780_SetCursor>
	  		  HD44780_PrintStr("Producto 6");
 8001220:	482e      	ldr	r0, [pc, #184]	; (80012dc <main+0x37c>)
 8001222:	f7ff fdae 	bl	8000d82 <HD44780_PrintStr>
	  		  HAL_Delay(500);
 8001226:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800122a:	f000 fd35 	bl	8001c98 <HAL_Delay>
	  }
	  if((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_1))){
 800122e:	2102      	movs	r1, #2
 8001230:	4822      	ldr	r0, [pc, #136]	; (80012bc <main+0x35c>)
 8001232:	f002 f90b 	bl	800344c <HAL_GPIO_ReadPin>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d00e      	beq.n	800125a <main+0x2fa>
		  	  HD44780_Clear();
 800123c:	f7ff fd1a 	bl	8000c74 <HD44780_Clear>
		  	  HD44780_SetCursor(0,0);
 8001240:	2100      	movs	r1, #0
 8001242:	2000      	movs	r0, #0
 8001244:	f7ff fd2c 	bl	8000ca0 <HD44780_SetCursor>
		  	  HD44780_PrintStr("dropeando el producto....");
 8001248:	4825      	ldr	r0, [pc, #148]	; (80012e0 <main+0x380>)
 800124a:	f7ff fd9a 	bl	8000d82 <HD44780_PrintStr>
		  	  HAL_Delay(500);
 800124e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001252:	f000 fd21 	bl	8001c98 <HAL_Delay>
		  	  aux2=1;
 8001256:	2301      	movs	r3, #1
 8001258:	66fb      	str	r3, [r7, #108]	; 0x6c
  while(aux2==0){
 800125a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800125c:	2b00      	cmp	r3, #0
 800125e:	f43f af4c 	beq.w	80010fa <main+0x19a>
	  }
  }
  int x;
  for(x=50;x<600;x++){
 8001262:	2332      	movs	r3, #50	; 0x32
 8001264:	66bb      	str	r3, [r7, #104]	; 0x68
 8001266:	e009      	b.n	800127c <main+0x31c>
  		  __HAL_TIM_SET_COMPARE(&htim16,TIM_CHANNEL_1,x);
 8001268:	4b10      	ldr	r3, [pc, #64]	; (80012ac <main+0x34c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800126e:	635a      	str	r2, [r3, #52]	; 0x34
  		  HAL_Delay(2);
 8001270:	2002      	movs	r0, #2
 8001272:	f000 fd11 	bl	8001c98 <HAL_Delay>
  for(x=50;x<600;x++){
 8001276:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001278:	3301      	adds	r3, #1
 800127a:	66bb      	str	r3, [r7, #104]	; 0x68
 800127c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800127e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001282:	dbf1      	blt.n	8001268 <main+0x308>
  }
  HD44780_Clear();
 8001284:	f7ff fcf6 	bl	8000c74 <HD44780_Clear>
  HD44780_SetCursor(0,0);
 8001288:	2100      	movs	r1, #0
 800128a:	2000      	movs	r0, #0
 800128c:	f7ff fd08 	bl	8000ca0 <HD44780_SetCursor>
  HD44780_PrintStr("RECOJA SU PRODUCTO");
 8001290:	4814      	ldr	r0, [pc, #80]	; (80012e4 <main+0x384>)
 8001292:	f7ff fd76 	bl	8000d82 <HD44780_PrintStr>
  HAL_Delay(8000);
 8001296:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 800129a:	f000 fcfd 	bl	8001c98 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800129e:	e7fe      	b.n	800129e <main+0x33e>
 80012a0:	200000a4 	.word	0x200000a4
 80012a4:	08008368 	.word	0x08008368
 80012a8:	08008378 	.word	0x08008378
 80012ac:	200001a4 	.word	0x200001a4
 80012b0:	08008390 	.word	0x08008390
 80012b4:	080083a4 	.word	0x080083a4
 80012b8:	080083a8 	.word	0x080083a8
 80012bc:	48000400 	.word	0x48000400
 80012c0:	080083ac 	.word	0x080083ac
 80012c4:	080083b0 	.word	0x080083b0
 80012c8:	080083c8 	.word	0x080083c8
 80012cc:	080083d4 	.word	0x080083d4
 80012d0:	080083e0 	.word	0x080083e0
 80012d4:	080083ec 	.word	0x080083ec
 80012d8:	080083f8 	.word	0x080083f8
 80012dc:	08008404 	.word	0x08008404
 80012e0:	08008410 	.word	0x08008410
 80012e4:	0800842c 	.word	0x0800842c

080012e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b096      	sub	sp, #88	; 0x58
 80012ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ee:	f107 0314 	add.w	r3, r7, #20
 80012f2:	2244      	movs	r2, #68	; 0x44
 80012f4:	2100      	movs	r1, #0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f004 fc9e 	bl	8005c38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012fc:	463b      	mov	r3, r7
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800130a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800130e:	f002 fcdd 	bl	8003ccc <HAL_PWREx_ControlVoltageScaling>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001318:	f000 f9a8 	bl	800166c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800131c:	2310      	movs	r3, #16
 800131e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001320:	2301      	movs	r3, #1
 8001322:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001328:	2360      	movs	r3, #96	; 0x60
 800132a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800132c:	2300      	movs	r3, #0
 800132e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	4618      	mov	r0, r3
 8001336:	f002 fd1f 	bl	8003d78 <HAL_RCC_OscConfig>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001340:	f000 f994 	bl	800166c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001344:	230f      	movs	r3, #15
 8001346:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001348:	2300      	movs	r3, #0
 800134a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800134c:	2300      	movs	r3, #0
 800134e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001354:	2300      	movs	r3, #0
 8001356:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001358:	463b      	mov	r3, r7
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f003 f91f 	bl	80045a0 <HAL_RCC_ClockConfig>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001368:	f000 f980 	bl	800166c <Error_Handler>
  }
}
 800136c:	bf00      	nop
 800136e:	3758      	adds	r7, #88	; 0x58
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800137a:	463b      	mov	r3, r7
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
 8001386:	611a      	str	r2, [r3, #16]
 8001388:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800138a:	4b29      	ldr	r3, [pc, #164]	; (8001430 <MX_ADC1_Init+0xbc>)
 800138c:	4a29      	ldr	r2, [pc, #164]	; (8001434 <MX_ADC1_Init+0xc0>)
 800138e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001390:	4b27      	ldr	r3, [pc, #156]	; (8001430 <MX_ADC1_Init+0xbc>)
 8001392:	2200      	movs	r2, #0
 8001394:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001396:	4b26      	ldr	r3, [pc, #152]	; (8001430 <MX_ADC1_Init+0xbc>)
 8001398:	2200      	movs	r2, #0
 800139a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800139c:	4b24      	ldr	r3, [pc, #144]	; (8001430 <MX_ADC1_Init+0xbc>)
 800139e:	2200      	movs	r2, #0
 80013a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013a2:	4b23      	ldr	r3, [pc, #140]	; (8001430 <MX_ADC1_Init+0xbc>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013a8:	4b21      	ldr	r3, [pc, #132]	; (8001430 <MX_ADC1_Init+0xbc>)
 80013aa:	2204      	movs	r2, #4
 80013ac:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80013ae:	4b20      	ldr	r3, [pc, #128]	; (8001430 <MX_ADC1_Init+0xbc>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013b4:	4b1e      	ldr	r3, [pc, #120]	; (8001430 <MX_ADC1_Init+0xbc>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80013ba:	4b1d      	ldr	r3, [pc, #116]	; (8001430 <MX_ADC1_Init+0xbc>)
 80013bc:	2201      	movs	r2, #1
 80013be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013c0:	4b1b      	ldr	r3, [pc, #108]	; (8001430 <MX_ADC1_Init+0xbc>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013c8:	4b19      	ldr	r3, [pc, #100]	; (8001430 <MX_ADC1_Init+0xbc>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013ce:	4b18      	ldr	r3, [pc, #96]	; (8001430 <MX_ADC1_Init+0xbc>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013d4:	4b16      	ldr	r3, [pc, #88]	; (8001430 <MX_ADC1_Init+0xbc>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013dc:	4b14      	ldr	r3, [pc, #80]	; (8001430 <MX_ADC1_Init+0xbc>)
 80013de:	2200      	movs	r2, #0
 80013e0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80013e2:	4b13      	ldr	r3, [pc, #76]	; (8001430 <MX_ADC1_Init+0xbc>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013ea:	4811      	ldr	r0, [pc, #68]	; (8001430 <MX_ADC1_Init+0xbc>)
 80013ec:	f000 fe2c 	bl	8002048 <HAL_ADC_Init>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80013f6:	f000 f939 	bl	800166c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80013fa:	4b0f      	ldr	r3, [pc, #60]	; (8001438 <MX_ADC1_Init+0xc4>)
 80013fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013fe:	2306      	movs	r3, #6
 8001400:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001402:	2300      	movs	r3, #0
 8001404:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001406:	237f      	movs	r3, #127	; 0x7f
 8001408:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800140a:	2304      	movs	r3, #4
 800140c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001412:	463b      	mov	r3, r7
 8001414:	4619      	mov	r1, r3
 8001416:	4806      	ldr	r0, [pc, #24]	; (8001430 <MX_ADC1_Init+0xbc>)
 8001418:	f000 ffce 	bl	80023b8 <HAL_ADC_ConfigChannel>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001422:	f000 f923 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001426:	bf00      	nop
 8001428:	3718      	adds	r7, #24
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	200000a4 	.word	0x200000a4
 8001434:	50040000 	.word	0x50040000
 8001438:	21800100 	.word	0x21800100

0800143c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001440:	4b1b      	ldr	r3, [pc, #108]	; (80014b0 <MX_I2C1_Init+0x74>)
 8001442:	4a1c      	ldr	r2, [pc, #112]	; (80014b4 <MX_I2C1_Init+0x78>)
 8001444:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8001446:	4b1a      	ldr	r3, [pc, #104]	; (80014b0 <MX_I2C1_Init+0x74>)
 8001448:	f640 6214 	movw	r2, #3604	; 0xe14
 800144c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800144e:	4b18      	ldr	r3, [pc, #96]	; (80014b0 <MX_I2C1_Init+0x74>)
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001454:	4b16      	ldr	r3, [pc, #88]	; (80014b0 <MX_I2C1_Init+0x74>)
 8001456:	2201      	movs	r2, #1
 8001458:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800145a:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <MX_I2C1_Init+0x74>)
 800145c:	2200      	movs	r2, #0
 800145e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001460:	4b13      	ldr	r3, [pc, #76]	; (80014b0 <MX_I2C1_Init+0x74>)
 8001462:	2200      	movs	r2, #0
 8001464:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001466:	4b12      	ldr	r3, [pc, #72]	; (80014b0 <MX_I2C1_Init+0x74>)
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800146c:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <MX_I2C1_Init+0x74>)
 800146e:	2200      	movs	r2, #0
 8001470:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001472:	4b0f      	ldr	r3, [pc, #60]	; (80014b0 <MX_I2C1_Init+0x74>)
 8001474:	2200      	movs	r2, #0
 8001476:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001478:	480d      	ldr	r0, [pc, #52]	; (80014b0 <MX_I2C1_Init+0x74>)
 800147a:	f001 ffff 	bl	800347c <HAL_I2C_Init>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001484:	f000 f8f2 	bl	800166c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001488:	2100      	movs	r1, #0
 800148a:	4809      	ldr	r0, [pc, #36]	; (80014b0 <MX_I2C1_Init+0x74>)
 800148c:	f002 fb78 	bl	8003b80 <HAL_I2CEx_ConfigAnalogFilter>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001496:	f000 f8e9 	bl	800166c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800149a:	2100      	movs	r1, #0
 800149c:	4804      	ldr	r0, [pc, #16]	; (80014b0 <MX_I2C1_Init+0x74>)
 800149e:	f002 fbba 	bl	8003c16 <HAL_I2CEx_ConfigDigitalFilter>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80014a8:	f000 f8e0 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014ac:	bf00      	nop
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000150 	.word	0x20000150
 80014b4:	40005400 	.word	0x40005400

080014b8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b092      	sub	sp, #72	; 0x48
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80014be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]
 80014cc:	611a      	str	r2, [r3, #16]
 80014ce:	615a      	str	r2, [r3, #20]
 80014d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014d2:	463b      	mov	r3, r7
 80014d4:	222c      	movs	r2, #44	; 0x2c
 80014d6:	2100      	movs	r1, #0
 80014d8:	4618      	mov	r0, r3
 80014da:	f004 fbad 	bl	8005c38 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80014de:	4b30      	ldr	r3, [pc, #192]	; (80015a0 <MX_TIM16_Init+0xe8>)
 80014e0:	4a30      	ldr	r2, [pc, #192]	; (80015a4 <MX_TIM16_Init+0xec>)
 80014e2:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 19;
 80014e4:	4b2e      	ldr	r3, [pc, #184]	; (80015a0 <MX_TIM16_Init+0xe8>)
 80014e6:	2213      	movs	r2, #19
 80014e8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ea:	4b2d      	ldr	r3, [pc, #180]	; (80015a0 <MX_TIM16_Init+0xe8>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000;
 80014f0:	4b2b      	ldr	r3, [pc, #172]	; (80015a0 <MX_TIM16_Init+0xe8>)
 80014f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014f6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f8:	4b29      	ldr	r3, [pc, #164]	; (80015a0 <MX_TIM16_Init+0xe8>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80014fe:	4b28      	ldr	r3, [pc, #160]	; (80015a0 <MX_TIM16_Init+0xe8>)
 8001500:	2200      	movs	r2, #0
 8001502:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001504:	4b26      	ldr	r3, [pc, #152]	; (80015a0 <MX_TIM16_Init+0xe8>)
 8001506:	2200      	movs	r2, #0
 8001508:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800150a:	4825      	ldr	r0, [pc, #148]	; (80015a0 <MX_TIM16_Init+0xe8>)
 800150c:	f003 fd1c 	bl	8004f48 <HAL_TIM_Base_Init>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8001516:	f000 f8a9 	bl	800166c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 800151a:	4821      	ldr	r0, [pc, #132]	; (80015a0 <MX_TIM16_Init+0xe8>)
 800151c:	f003 fd6b 	bl	8004ff6 <HAL_TIM_PWM_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8001526:	f000 f8a1 	bl	800166c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800152a:	2360      	movs	r3, #96	; 0x60
 800152c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 500;
 800152e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001532:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001534:	2300      	movs	r3, #0
 8001536:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001538:	2300      	movs	r3, #0
 800153a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800153c:	2300      	movs	r3, #0
 800153e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001540:	2300      	movs	r3, #0
 8001542:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001544:	2300      	movs	r3, #0
 8001546:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001548:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800154c:	2200      	movs	r2, #0
 800154e:	4619      	mov	r1, r3
 8001550:	4813      	ldr	r0, [pc, #76]	; (80015a0 <MX_TIM16_Init+0xe8>)
 8001552:	f003 fe8f 	bl	8005274 <HAL_TIM_PWM_ConfigChannel>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_TIM16_Init+0xa8>
  {
    Error_Handler();
 800155c:	f000 f886 	bl	800166c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001560:	2300      	movs	r3, #0
 8001562:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001564:	2300      	movs	r3, #0
 8001566:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001568:	2300      	movs	r3, #0
 800156a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001570:	2300      	movs	r3, #0
 8001572:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001574:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001578:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800157a:	2300      	movs	r3, #0
 800157c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 800157e:	463b      	mov	r3, r7
 8001580:	4619      	mov	r1, r3
 8001582:	4807      	ldr	r0, [pc, #28]	; (80015a0 <MX_TIM16_Init+0xe8>)
 8001584:	f004 fa92 	bl	8005aac <HAL_TIMEx_ConfigBreakDeadTime>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM16_Init+0xda>
  {
    Error_Handler();
 800158e:	f000 f86d 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8001592:	4803      	ldr	r0, [pc, #12]	; (80015a0 <MX_TIM16_Init+0xe8>)
 8001594:	f000 f9a0 	bl	80018d8 <HAL_TIM_MspPostInit>

}
 8001598:	bf00      	nop
 800159a:	3748      	adds	r7, #72	; 0x48
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	200001a4 	.word	0x200001a4
 80015a4:	40014400 	.word	0x40014400

080015a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015ae:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <MX_DMA_Init+0x38>)
 80015b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015b2:	4a0b      	ldr	r2, [pc, #44]	; (80015e0 <MX_DMA_Init+0x38>)
 80015b4:	f043 0301 	orr.w	r3, r3, #1
 80015b8:	6493      	str	r3, [r2, #72]	; 0x48
 80015ba:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <MX_DMA_Init+0x38>)
 80015bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2100      	movs	r1, #0
 80015ca:	200b      	movs	r0, #11
 80015cc:	f001 fc35 	bl	8002e3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80015d0:	200b      	movs	r0, #11
 80015d2:	f001 fc4e 	bl	8002e72 <HAL_NVIC_EnableIRQ>

}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40021000 	.word	0x40021000

080015e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b088      	sub	sp, #32
 80015e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ea:	f107 030c 	add.w	r3, r7, #12
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	609a      	str	r2, [r3, #8]
 80015f6:	60da      	str	r2, [r3, #12]
 80015f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fa:	4b1a      	ldr	r3, [pc, #104]	; (8001664 <MX_GPIO_Init+0x80>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015fe:	4a19      	ldr	r2, [pc, #100]	; (8001664 <MX_GPIO_Init+0x80>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001606:	4b17      	ldr	r3, [pc, #92]	; (8001664 <MX_GPIO_Init+0x80>)
 8001608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	60bb      	str	r3, [r7, #8]
 8001610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001612:	4b14      	ldr	r3, [pc, #80]	; (8001664 <MX_GPIO_Init+0x80>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001616:	4a13      	ldr	r2, [pc, #76]	; (8001664 <MX_GPIO_Init+0x80>)
 8001618:	f043 0302 	orr.w	r3, r3, #2
 800161c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800161e:	4b11      	ldr	r3, [pc, #68]	; (8001664 <MX_GPIO_Init+0x80>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	607b      	str	r3, [r7, #4]
 8001628:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800162a:	23a0      	movs	r3, #160	; 0xa0
 800162c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800162e:	2300      	movs	r3, #0
 8001630:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001632:	2301      	movs	r3, #1
 8001634:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001636:	f107 030c 	add.w	r3, r7, #12
 800163a:	4619      	mov	r1, r3
 800163c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001640:	f001 fd9a 	bl	8003178 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001644:	2303      	movs	r3, #3
 8001646:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001648:	2300      	movs	r3, #0
 800164a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800164c:	2301      	movs	r3, #1
 800164e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001650:	f107 030c 	add.w	r3, r7, #12
 8001654:	4619      	mov	r1, r3
 8001656:	4804      	ldr	r0, [pc, #16]	; (8001668 <MX_GPIO_Init+0x84>)
 8001658:	f001 fd8e 	bl	8003178 <HAL_GPIO_Init>

}
 800165c:	bf00      	nop
 800165e:	3720      	adds	r7, #32
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40021000 	.word	0x40021000
 8001668:	48000400 	.word	0x48000400

0800166c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001670:	b672      	cpsid	i
}
 8001672:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001674:	e7fe      	b.n	8001674 <Error_Handler+0x8>
	...

08001678 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800167e:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <HAL_MspInit+0x44>)
 8001680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001682:	4a0e      	ldr	r2, [pc, #56]	; (80016bc <HAL_MspInit+0x44>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	6613      	str	r3, [r2, #96]	; 0x60
 800168a:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <HAL_MspInit+0x44>)
 800168c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800168e:	f003 0301 	and.w	r3, r3, #1
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <HAL_MspInit+0x44>)
 8001698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800169a:	4a08      	ldr	r2, [pc, #32]	; (80016bc <HAL_MspInit+0x44>)
 800169c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016a0:	6593      	str	r3, [r2, #88]	; 0x58
 80016a2:	4b06      	ldr	r3, [pc, #24]	; (80016bc <HAL_MspInit+0x44>)
 80016a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016aa:	603b      	str	r3, [r7, #0]
 80016ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	40021000 	.word	0x40021000

080016c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b09e      	sub	sp, #120	; 0x78
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
 80016d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	2254      	movs	r2, #84	; 0x54
 80016de:	2100      	movs	r1, #0
 80016e0:	4618      	mov	r0, r3
 80016e2:	f004 faa9 	bl	8005c38 <memset>
  if(hadc->Instance==ADC1)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a3b      	ldr	r2, [pc, #236]	; (80017d8 <HAL_ADC_MspInit+0x118>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d16e      	bne.n	80017ce <HAL_ADC_MspInit+0x10e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80016f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80016f4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80016f6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80016fa:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80016fc:	2301      	movs	r3, #1
 80016fe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001700:	2301      	movs	r3, #1
 8001702:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001704:	2308      	movs	r3, #8
 8001706:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001708:	2307      	movs	r3, #7
 800170a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800170c:	2302      	movs	r3, #2
 800170e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001710:	2302      	movs	r3, #2
 8001712:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001714:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001718:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800171a:	f107 0310 	add.w	r3, r7, #16
 800171e:	4618      	mov	r0, r3
 8001720:	f003 f92a 	bl	8004978 <HAL_RCCEx_PeriphCLKConfig>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 800172a:	f7ff ff9f 	bl	800166c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800172e:	4b2b      	ldr	r3, [pc, #172]	; (80017dc <HAL_ADC_MspInit+0x11c>)
 8001730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001732:	4a2a      	ldr	r2, [pc, #168]	; (80017dc <HAL_ADC_MspInit+0x11c>)
 8001734:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001738:	64d3      	str	r3, [r2, #76]	; 0x4c
 800173a:	4b28      	ldr	r3, [pc, #160]	; (80017dc <HAL_ADC_MspInit+0x11c>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001746:	4b25      	ldr	r3, [pc, #148]	; (80017dc <HAL_ADC_MspInit+0x11c>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174a:	4a24      	ldr	r2, [pc, #144]	; (80017dc <HAL_ADC_MspInit+0x11c>)
 800174c:	f043 0301 	orr.w	r3, r3, #1
 8001750:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001752:	4b22      	ldr	r3, [pc, #136]	; (80017dc <HAL_ADC_MspInit+0x11c>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800175e:	2308      	movs	r3, #8
 8001760:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001762:	230b      	movs	r3, #11
 8001764:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	2300      	movs	r3, #0
 8001768:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800176e:	4619      	mov	r1, r3
 8001770:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001774:	f001 fd00 	bl	8003178 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001778:	4b19      	ldr	r3, [pc, #100]	; (80017e0 <HAL_ADC_MspInit+0x120>)
 800177a:	4a1a      	ldr	r2, [pc, #104]	; (80017e4 <HAL_ADC_MspInit+0x124>)
 800177c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800177e:	4b18      	ldr	r3, [pc, #96]	; (80017e0 <HAL_ADC_MspInit+0x120>)
 8001780:	2200      	movs	r2, #0
 8001782:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001784:	4b16      	ldr	r3, [pc, #88]	; (80017e0 <HAL_ADC_MspInit+0x120>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800178a:	4b15      	ldr	r3, [pc, #84]	; (80017e0 <HAL_ADC_MspInit+0x120>)
 800178c:	2200      	movs	r2, #0
 800178e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001790:	4b13      	ldr	r3, [pc, #76]	; (80017e0 <HAL_ADC_MspInit+0x120>)
 8001792:	2280      	movs	r2, #128	; 0x80
 8001794:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001796:	4b12      	ldr	r3, [pc, #72]	; (80017e0 <HAL_ADC_MspInit+0x120>)
 8001798:	f44f 7280 	mov.w	r2, #256	; 0x100
 800179c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800179e:	4b10      	ldr	r3, [pc, #64]	; (80017e0 <HAL_ADC_MspInit+0x120>)
 80017a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017a4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80017a6:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <HAL_ADC_MspInit+0x120>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017ac:	4b0c      	ldr	r3, [pc, #48]	; (80017e0 <HAL_ADC_MspInit+0x120>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017b2:	480b      	ldr	r0, [pc, #44]	; (80017e0 <HAL_ADC_MspInit+0x120>)
 80017b4:	f001 fb78 	bl	8002ea8 <HAL_DMA_Init>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <HAL_ADC_MspInit+0x102>
    {
      Error_Handler();
 80017be:	f7ff ff55 	bl	800166c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a06      	ldr	r2, [pc, #24]	; (80017e0 <HAL_ADC_MspInit+0x120>)
 80017c6:	64da      	str	r2, [r3, #76]	; 0x4c
 80017c8:	4a05      	ldr	r2, [pc, #20]	; (80017e0 <HAL_ADC_MspInit+0x120>)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80017ce:	bf00      	nop
 80017d0:	3778      	adds	r7, #120	; 0x78
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	50040000 	.word	0x50040000
 80017dc:	40021000 	.word	0x40021000
 80017e0:	20000108 	.word	0x20000108
 80017e4:	40020008 	.word	0x40020008

080017e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b09e      	sub	sp, #120	; 0x78
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001800:	f107 0310 	add.w	r3, r7, #16
 8001804:	2254      	movs	r2, #84	; 0x54
 8001806:	2100      	movs	r1, #0
 8001808:	4618      	mov	r0, r3
 800180a:	f004 fa15 	bl	8005c38 <memset>
  if(hi2c->Instance==I2C1)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a1f      	ldr	r2, [pc, #124]	; (8001890 <HAL_I2C_MspInit+0xa8>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d137      	bne.n	8001888 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001818:	2340      	movs	r3, #64	; 0x40
 800181a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800181c:	2300      	movs	r3, #0
 800181e:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001820:	f107 0310 	add.w	r3, r7, #16
 8001824:	4618      	mov	r0, r3
 8001826:	f003 f8a7 	bl	8004978 <HAL_RCCEx_PeriphCLKConfig>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001830:	f7ff ff1c 	bl	800166c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001834:	4b17      	ldr	r3, [pc, #92]	; (8001894 <HAL_I2C_MspInit+0xac>)
 8001836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001838:	4a16      	ldr	r2, [pc, #88]	; (8001894 <HAL_I2C_MspInit+0xac>)
 800183a:	f043 0301 	orr.w	r3, r3, #1
 800183e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001840:	4b14      	ldr	r3, [pc, #80]	; (8001894 <HAL_I2C_MspInit+0xac>)
 8001842:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800184c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001850:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001852:	2312      	movs	r3, #18
 8001854:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001856:	2300      	movs	r3, #0
 8001858:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800185a:	2303      	movs	r3, #3
 800185c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800185e:	2304      	movs	r3, #4
 8001860:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001862:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001866:	4619      	mov	r1, r3
 8001868:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800186c:	f001 fc84 	bl	8003178 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001870:	4b08      	ldr	r3, [pc, #32]	; (8001894 <HAL_I2C_MspInit+0xac>)
 8001872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001874:	4a07      	ldr	r2, [pc, #28]	; (8001894 <HAL_I2C_MspInit+0xac>)
 8001876:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800187a:	6593      	str	r3, [r2, #88]	; 0x58
 800187c:	4b05      	ldr	r3, [pc, #20]	; (8001894 <HAL_I2C_MspInit+0xac>)
 800187e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001880:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001888:	bf00      	nop
 800188a:	3778      	adds	r7, #120	; 0x78
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40005400 	.word	0x40005400
 8001894:	40021000 	.word	0x40021000

08001898 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a0a      	ldr	r2, [pc, #40]	; (80018d0 <HAL_TIM_Base_MspInit+0x38>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d10b      	bne.n	80018c2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80018aa:	4b0a      	ldr	r3, [pc, #40]	; (80018d4 <HAL_TIM_Base_MspInit+0x3c>)
 80018ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018ae:	4a09      	ldr	r2, [pc, #36]	; (80018d4 <HAL_TIM_Base_MspInit+0x3c>)
 80018b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018b4:	6613      	str	r3, [r2, #96]	; 0x60
 80018b6:	4b07      	ldr	r3, [pc, #28]	; (80018d4 <HAL_TIM_Base_MspInit+0x3c>)
 80018b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80018c2:	bf00      	nop
 80018c4:	3714      	adds	r7, #20
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	40014400 	.word	0x40014400
 80018d4:	40021000 	.word	0x40021000

080018d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e0:	f107 030c 	add.w	r3, r7, #12
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM16)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a11      	ldr	r2, [pc, #68]	; (800193c <HAL_TIM_MspPostInit+0x64>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d11c      	bne.n	8001934 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM16_MspPostInit 0 */

  /* USER CODE END TIM16_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fa:	4b11      	ldr	r3, [pc, #68]	; (8001940 <HAL_TIM_MspPostInit+0x68>)
 80018fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fe:	4a10      	ldr	r2, [pc, #64]	; (8001940 <HAL_TIM_MspPostInit+0x68>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001906:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <HAL_TIM_MspPostInit+0x68>)
 8001908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	68bb      	ldr	r3, [r7, #8]
    /**TIM16 GPIO Configuration
    PA6     ------> TIM16_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001912:	2340      	movs	r3, #64	; 0x40
 8001914:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001916:	2302      	movs	r3, #2
 8001918:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191e:	2300      	movs	r3, #0
 8001920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8001922:	230e      	movs	r3, #14
 8001924:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001926:	f107 030c 	add.w	r3, r7, #12
 800192a:	4619      	mov	r1, r3
 800192c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001930:	f001 fc22 	bl	8003178 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8001934:	bf00      	nop
 8001936:	3720      	adds	r7, #32
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40014400 	.word	0x40014400
 8001940:	40021000 	.word	0x40021000

08001944 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001948:	e7fe      	b.n	8001948 <NMI_Handler+0x4>

0800194a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800194a:	b480      	push	{r7}
 800194c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800194e:	e7fe      	b.n	800194e <HardFault_Handler+0x4>

08001950 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001954:	e7fe      	b.n	8001954 <MemManage_Handler+0x4>

08001956 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001956:	b480      	push	{r7}
 8001958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800195a:	e7fe      	b.n	800195a <BusFault_Handler+0x4>

0800195c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001960:	e7fe      	b.n	8001960 <UsageFault_Handler+0x4>

08001962 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001962:	b480      	push	{r7}
 8001964:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001966:	bf00      	nop
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001974:	bf00      	nop
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800197e:	b480      	push	{r7}
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001990:	f000 f962 	bl	8001c58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001994:	bf00      	nop
 8001996:	bd80      	pop	{r7, pc}

08001998 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800199c:	4802      	ldr	r0, [pc, #8]	; (80019a8 <DMA1_Channel1_IRQHandler+0x10>)
 800199e:	f001 fb3b 	bl	8003018 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	20000108 	.word	0x20000108

080019ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
	return 1;
 80019b0:	2301      	movs	r3, #1
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <_kill>:

int _kill(int pid, int sig)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019c6:	f004 f90d 	bl	8005be4 <__errno>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2216      	movs	r2, #22
 80019ce:	601a      	str	r2, [r3, #0]
	return -1;
 80019d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <_exit>:

void _exit (int status)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80019e4:	f04f 31ff 	mov.w	r1, #4294967295
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	f7ff ffe7 	bl	80019bc <_kill>
	while (1) {}		/* Make sure we hang here */
 80019ee:	e7fe      	b.n	80019ee <_exit+0x12>

080019f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]
 8001a00:	e00a      	b.n	8001a18 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a02:	f3af 8000 	nop.w
 8001a06:	4601      	mov	r1, r0
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	1c5a      	adds	r2, r3, #1
 8001a0c:	60ba      	str	r2, [r7, #8]
 8001a0e:	b2ca      	uxtb	r2, r1
 8001a10:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	3301      	adds	r3, #1
 8001a16:	617b      	str	r3, [r7, #20]
 8001a18:	697a      	ldr	r2, [r7, #20]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	dbf0      	blt.n	8001a02 <_read+0x12>
	}

return len;
 8001a20:	687b      	ldr	r3, [r7, #4]
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3718      	adds	r7, #24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b086      	sub	sp, #24
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	60f8      	str	r0, [r7, #12]
 8001a32:	60b9      	str	r1, [r7, #8]
 8001a34:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	e009      	b.n	8001a50 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	1c5a      	adds	r2, r3, #1
 8001a40:	60ba      	str	r2, [r7, #8]
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	617b      	str	r3, [r7, #20]
 8001a50:	697a      	ldr	r2, [r7, #20]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	dbf1      	blt.n	8001a3c <_write+0x12>
	}
	return len;
 8001a58:	687b      	ldr	r3, [r7, #4]
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3718      	adds	r7, #24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <_close>:

int _close(int file)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b083      	sub	sp, #12
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
	return -1;
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	b083      	sub	sp, #12
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
 8001a82:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a8a:	605a      	str	r2, [r3, #4]
	return 0;
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <_isatty>:

int _isatty(int file)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	b083      	sub	sp, #12
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
	return 1;
 8001aa2:	2301      	movs	r3, #1
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
	return 0;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3714      	adds	r7, #20
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
	...

08001acc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ad4:	4a14      	ldr	r2, [pc, #80]	; (8001b28 <_sbrk+0x5c>)
 8001ad6:	4b15      	ldr	r3, [pc, #84]	; (8001b2c <_sbrk+0x60>)
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ae0:	4b13      	ldr	r3, [pc, #76]	; (8001b30 <_sbrk+0x64>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d102      	bne.n	8001aee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ae8:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <_sbrk+0x64>)
 8001aea:	4a12      	ldr	r2, [pc, #72]	; (8001b34 <_sbrk+0x68>)
 8001aec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aee:	4b10      	ldr	r3, [pc, #64]	; (8001b30 <_sbrk+0x64>)
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4413      	add	r3, r2
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d207      	bcs.n	8001b0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001afc:	f004 f872 	bl	8005be4 <__errno>
 8001b00:	4603      	mov	r3, r0
 8001b02:	220c      	movs	r2, #12
 8001b04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b06:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0a:	e009      	b.n	8001b20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b0c:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <_sbrk+0x64>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b12:	4b07      	ldr	r3, [pc, #28]	; (8001b30 <_sbrk+0x64>)
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4413      	add	r3, r2
 8001b1a:	4a05      	ldr	r2, [pc, #20]	; (8001b30 <_sbrk+0x64>)
 8001b1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3718      	adds	r7, #24
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	20010000 	.word	0x20010000
 8001b2c:	00000400 	.word	0x00000400
 8001b30:	200001f0 	.word	0x200001f0
 8001b34:	20000208 	.word	0x20000208

08001b38 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b3c:	4b06      	ldr	r3, [pc, #24]	; (8001b58 <SystemInit+0x20>)
 8001b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b42:	4a05      	ldr	r2, [pc, #20]	; (8001b58 <SystemInit+0x20>)
 8001b44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b94 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b60:	f7ff ffea 	bl	8001b38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b64:	480c      	ldr	r0, [pc, #48]	; (8001b98 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b66:	490d      	ldr	r1, [pc, #52]	; (8001b9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b68:	4a0d      	ldr	r2, [pc, #52]	; (8001ba0 <LoopForever+0xe>)
  movs r3, #0
 8001b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b6c:	e002      	b.n	8001b74 <LoopCopyDataInit>

08001b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b72:	3304      	adds	r3, #4

08001b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b78:	d3f9      	bcc.n	8001b6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b7a:	4a0a      	ldr	r2, [pc, #40]	; (8001ba4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b7c:	4c0a      	ldr	r4, [pc, #40]	; (8001ba8 <LoopForever+0x16>)
  movs r3, #0
 8001b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b80:	e001      	b.n	8001b86 <LoopFillZerobss>

08001b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b84:	3204      	adds	r2, #4

08001b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b88:	d3fb      	bcc.n	8001b82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b8a:	f004 f831 	bl	8005bf0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b8e:	f7ff f9e7 	bl	8000f60 <main>

08001b92 <LoopForever>:

LoopForever:
    b LoopForever
 8001b92:	e7fe      	b.n	8001b92 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b94:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001b98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b9c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001ba0:	08008748 	.word	0x08008748
  ldr r2, =_sbss
 8001ba4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001ba8:	20000208 	.word	0x20000208

08001bac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bac:	e7fe      	b.n	8001bac <ADC1_IRQHandler>

08001bae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b082      	sub	sp, #8
 8001bb2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bb8:	2003      	movs	r0, #3
 8001bba:	f001 f933 	bl	8002e24 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bbe:	200f      	movs	r0, #15
 8001bc0:	f000 f80e 	bl	8001be0 <HAL_InitTick>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d002      	beq.n	8001bd0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	71fb      	strb	r3, [r7, #7]
 8001bce:	e001      	b.n	8001bd4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001bd0:	f7ff fd52 	bl	8001678 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bd4:	79fb      	ldrb	r3, [r7, #7]
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001be8:	2300      	movs	r3, #0
 8001bea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001bec:	4b17      	ldr	r3, [pc, #92]	; (8001c4c <HAL_InitTick+0x6c>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d023      	beq.n	8001c3c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001bf4:	4b16      	ldr	r3, [pc, #88]	; (8001c50 <HAL_InitTick+0x70>)
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4b14      	ldr	r3, [pc, #80]	; (8001c4c <HAL_InitTick+0x6c>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f001 f93f 	bl	8002e8e <HAL_SYSTICK_Config>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d10f      	bne.n	8001c36 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2b0f      	cmp	r3, #15
 8001c1a:	d809      	bhi.n	8001c30 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	6879      	ldr	r1, [r7, #4]
 8001c20:	f04f 30ff 	mov.w	r0, #4294967295
 8001c24:	f001 f909 	bl	8002e3a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c28:	4a0a      	ldr	r2, [pc, #40]	; (8001c54 <HAL_InitTick+0x74>)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6013      	str	r3, [r2, #0]
 8001c2e:	e007      	b.n	8001c40 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	73fb      	strb	r3, [r7, #15]
 8001c34:	e004      	b.n	8001c40 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	73fb      	strb	r3, [r7, #15]
 8001c3a:	e001      	b.n	8001c40 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3710      	adds	r7, #16
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20000018 	.word	0x20000018
 8001c50:	20000010 	.word	0x20000010
 8001c54:	20000014 	.word	0x20000014

08001c58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c5c:	4b06      	ldr	r3, [pc, #24]	; (8001c78 <HAL_IncTick+0x20>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	461a      	mov	r2, r3
 8001c62:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <HAL_IncTick+0x24>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4413      	add	r3, r2
 8001c68:	4a04      	ldr	r2, [pc, #16]	; (8001c7c <HAL_IncTick+0x24>)
 8001c6a:	6013      	str	r3, [r2, #0]
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	20000018 	.word	0x20000018
 8001c7c:	200001f4 	.word	0x200001f4

08001c80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  return uwTick;
 8001c84:	4b03      	ldr	r3, [pc, #12]	; (8001c94 <HAL_GetTick+0x14>)
 8001c86:	681b      	ldr	r3, [r3, #0]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	200001f4 	.word	0x200001f4

08001c98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ca0:	f7ff ffee 	bl	8001c80 <HAL_GetTick>
 8001ca4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb0:	d005      	beq.n	8001cbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	; (8001cdc <HAL_Delay+0x44>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4413      	add	r3, r2
 8001cbc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cbe:	bf00      	nop
 8001cc0:	f7ff ffde 	bl	8001c80 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d8f7      	bhi.n	8001cc0 <HAL_Delay+0x28>
  {
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	bf00      	nop
 8001cd4:	3710      	adds	r7, #16
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000018 	.word	0x20000018

08001ce0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	431a      	orrs	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	609a      	str	r2, [r3, #8]
}
 8001cfa:	bf00      	nop
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
 8001d0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b087      	sub	sp, #28
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	607a      	str	r2, [r7, #4]
 8001d54:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	3360      	adds	r3, #96	; 0x60
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4b08      	ldr	r3, [pc, #32]	; (8001d8c <LL_ADC_SetOffset+0x44>)
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	430a      	orrs	r2, r1
 8001d76:	4313      	orrs	r3, r2
 8001d78:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001d80:	bf00      	nop
 8001d82:	371c      	adds	r7, #28
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	03fff000 	.word	0x03fff000

08001d90 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	3360      	adds	r3, #96	; 0x60
 8001d9e:	461a      	mov	r2, r3
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4413      	add	r3, r2
 8001da6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b087      	sub	sp, #28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	3360      	adds	r3, #96	; 0x60
 8001dcc:	461a      	mov	r2, r3
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	4413      	add	r3, r2
 8001dd4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	431a      	orrs	r2, r3
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001de6:	bf00      	nop
 8001de8:	371c      	adds	r7, #28
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b087      	sub	sp, #28
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	60f8      	str	r0, [r7, #12]
 8001dfa:	60b9      	str	r1, [r7, #8]
 8001dfc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	3330      	adds	r3, #48	; 0x30
 8001e02:	461a      	mov	r2, r3
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	0a1b      	lsrs	r3, r3, #8
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	f003 030c 	and.w	r3, r3, #12
 8001e0e:	4413      	add	r3, r2
 8001e10:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	f003 031f 	and.w	r3, r3, #31
 8001e1c:	211f      	movs	r1, #31
 8001e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e22:	43db      	mvns	r3, r3
 8001e24:	401a      	ands	r2, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	0e9b      	lsrs	r3, r3, #26
 8001e2a:	f003 011f 	and.w	r1, r3, #31
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	f003 031f 	and.w	r3, r3, #31
 8001e34:	fa01 f303 	lsl.w	r3, r1, r3
 8001e38:	431a      	orrs	r2, r3
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001e3e:	bf00      	nop
 8001e40:	371c      	adds	r7, #28
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr

08001e4a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b087      	sub	sp, #28
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	60f8      	str	r0, [r7, #12]
 8001e52:	60b9      	str	r1, [r7, #8]
 8001e54:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	3314      	adds	r3, #20
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	0e5b      	lsrs	r3, r3, #25
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	f003 0304 	and.w	r3, r3, #4
 8001e66:	4413      	add	r3, r2
 8001e68:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	0d1b      	lsrs	r3, r3, #20
 8001e72:	f003 031f 	and.w	r3, r3, #31
 8001e76:	2107      	movs	r1, #7
 8001e78:	fa01 f303 	lsl.w	r3, r1, r3
 8001e7c:	43db      	mvns	r3, r3
 8001e7e:	401a      	ands	r2, r3
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	0d1b      	lsrs	r3, r3, #20
 8001e84:	f003 031f 	and.w	r3, r3, #31
 8001e88:	6879      	ldr	r1, [r7, #4]
 8001e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001e94:	bf00      	nop
 8001e96:	371c      	adds	r7, #28
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	401a      	ands	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f003 0318 	and.w	r3, r3, #24
 8001ec2:	4908      	ldr	r1, [pc, #32]	; (8001ee4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ec4:	40d9      	lsrs	r1, r3
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	400b      	ands	r3, r1
 8001eca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ece:	431a      	orrs	r2, r3
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001ed6:	bf00      	nop
 8001ed8:	3714      	adds	r7, #20
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	0007ffff 	.word	0x0007ffff

08001ee8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001ef8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	6093      	str	r3, [r2, #8]
}
 8001f00:	bf00      	nop
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001f1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f20:	d101      	bne.n	8001f26 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001f22:	2301      	movs	r3, #1
 8001f24:	e000      	b.n	8001f28 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001f44:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f48:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f6c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001f70:	d101      	bne.n	8001f76 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001f72:	2301      	movs	r3, #1
 8001f74:	e000      	b.n	8001f78 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001f76:	2300      	movs	r3, #0
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f94:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f98:	f043 0201 	orr.w	r2, r3, #1
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001fa0:	bf00      	nop
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f003 0301 	and.w	r3, r3, #1
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d101      	bne.n	8001fc4 <LL_ADC_IsEnabled+0x18>
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e000      	b.n	8001fc6 <LL_ADC_IsEnabled+0x1a>
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr

08001fd2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001fe2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001fe6:	f043 0204 	orr.w	r2, r3, #4
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001fee:	bf00      	nop
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b083      	sub	sp, #12
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f003 0304 	and.w	r3, r3, #4
 800200a:	2b04      	cmp	r3, #4
 800200c:	d101      	bne.n	8002012 <LL_ADC_REG_IsConversionOngoing+0x18>
 800200e:	2301      	movs	r3, #1
 8002010:	e000      	b.n	8002014 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f003 0308 	and.w	r3, r3, #8
 8002030:	2b08      	cmp	r3, #8
 8002032:	d101      	bne.n	8002038 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002034:	2301      	movs	r3, #1
 8002036:	e000      	b.n	800203a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
	...

08002048 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b088      	sub	sp, #32
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002050:	2300      	movs	r3, #0
 8002052:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002054:	2300      	movs	r3, #0
 8002056:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e12c      	b.n	80022bc <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	691b      	ldr	r3, [r3, #16]
 8002066:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800206c:	2b00      	cmp	r3, #0
 800206e:	d109      	bne.n	8002084 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f7ff fb25 	bl	80016c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff ff3f 	bl	8001f0c <LL_ADC_IsDeepPowerDownEnabled>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d004      	beq.n	800209e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4618      	mov	r0, r3
 800209a:	f7ff ff25 	bl	8001ee8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7ff ff5a 	bl	8001f5c <LL_ADC_IsInternalRegulatorEnabled>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d115      	bne.n	80020da <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff ff3e 	bl	8001f34 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020b8:	4b82      	ldr	r3, [pc, #520]	; (80022c4 <HAL_ADC_Init+0x27c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	099b      	lsrs	r3, r3, #6
 80020be:	4a82      	ldr	r2, [pc, #520]	; (80022c8 <HAL_ADC_Init+0x280>)
 80020c0:	fba2 2303 	umull	r2, r3, r2, r3
 80020c4:	099b      	lsrs	r3, r3, #6
 80020c6:	3301      	adds	r3, #1
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80020cc:	e002      	b.n	80020d4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	3b01      	subs	r3, #1
 80020d2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1f9      	bne.n	80020ce <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4618      	mov	r0, r3
 80020e0:	f7ff ff3c 	bl	8001f5c <LL_ADC_IsInternalRegulatorEnabled>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d10d      	bne.n	8002106 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ee:	f043 0210 	orr.w	r2, r3, #16
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020fa:	f043 0201 	orr.w	r2, r3, #1
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4618      	mov	r0, r3
 800210c:	f7ff ff75 	bl	8001ffa <LL_ADC_REG_IsConversionOngoing>
 8002110:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002116:	f003 0310 	and.w	r3, r3, #16
 800211a:	2b00      	cmp	r3, #0
 800211c:	f040 80c5 	bne.w	80022aa <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	2b00      	cmp	r3, #0
 8002124:	f040 80c1 	bne.w	80022aa <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800212c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002130:	f043 0202 	orr.w	r2, r3, #2
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff ff35 	bl	8001fac <LL_ADC_IsEnabled>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d10b      	bne.n	8002160 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002148:	4860      	ldr	r0, [pc, #384]	; (80022cc <HAL_ADC_Init+0x284>)
 800214a:	f7ff ff2f 	bl	8001fac <LL_ADC_IsEnabled>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d105      	bne.n	8002160 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	4619      	mov	r1, r3
 800215a:	485d      	ldr	r0, [pc, #372]	; (80022d0 <HAL_ADC_Init+0x288>)
 800215c:	f7ff fdc0 	bl	8001ce0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	7e5b      	ldrb	r3, [r3, #25]
 8002164:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800216a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002170:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002176:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800217e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002180:	4313      	orrs	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f893 3020 	ldrb.w	r3, [r3, #32]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d106      	bne.n	800219c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002192:	3b01      	subs	r3, #1
 8002194:	045b      	lsls	r3, r3, #17
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	4313      	orrs	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d009      	beq.n	80021b8 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021b2:	69ba      	ldr	r2, [r7, #24]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	68da      	ldr	r2, [r3, #12]
 80021be:	4b45      	ldr	r3, [pc, #276]	; (80022d4 <HAL_ADC_Init+0x28c>)
 80021c0:	4013      	ands	r3, r2
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	6812      	ldr	r2, [r2, #0]
 80021c6:	69b9      	ldr	r1, [r7, #24]
 80021c8:	430b      	orrs	r3, r1
 80021ca:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff ff12 	bl	8001ffa <LL_ADC_REG_IsConversionOngoing>
 80021d6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4618      	mov	r0, r3
 80021de:	f7ff ff1f 	bl	8002020 <LL_ADC_INJ_IsConversionOngoing>
 80021e2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d13d      	bne.n	8002266 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d13a      	bne.n	8002266 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80021f4:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021fc:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80021fe:	4313      	orrs	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800220c:	f023 0302 	bic.w	r3, r3, #2
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	6812      	ldr	r2, [r2, #0]
 8002214:	69b9      	ldr	r1, [r7, #24]
 8002216:	430b      	orrs	r3, r1
 8002218:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002220:	2b01      	cmp	r3, #1
 8002222:	d118      	bne.n	8002256 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800222e:	f023 0304 	bic.w	r3, r3, #4
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800223a:	4311      	orrs	r1, r2
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002240:	4311      	orrs	r1, r2
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002246:	430a      	orrs	r2, r1
 8002248:	431a      	orrs	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f042 0201 	orr.w	r2, r2, #1
 8002252:	611a      	str	r2, [r3, #16]
 8002254:	e007      	b.n	8002266 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	691a      	ldr	r2, [r3, #16]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 0201 	bic.w	r2, r2, #1
 8002264:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d10c      	bne.n	8002288 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002274:	f023 010f 	bic.w	r1, r3, #15
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	69db      	ldr	r3, [r3, #28]
 800227c:	1e5a      	subs	r2, r3, #1
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	430a      	orrs	r2, r1
 8002284:	631a      	str	r2, [r3, #48]	; 0x30
 8002286:	e007      	b.n	8002298 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f022 020f 	bic.w	r2, r2, #15
 8002296:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800229c:	f023 0303 	bic.w	r3, r3, #3
 80022a0:	f043 0201 	orr.w	r2, r3, #1
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	655a      	str	r2, [r3, #84]	; 0x54
 80022a8:	e007      	b.n	80022ba <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ae:	f043 0210 	orr.w	r2, r3, #16
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80022ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3720      	adds	r7, #32
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	20000010 	.word	0x20000010
 80022c8:	053e2d63 	.word	0x053e2d63
 80022cc:	50040000 	.word	0x50040000
 80022d0:	50040300 	.word	0x50040300
 80022d4:	fff0c007 	.word	0xfff0c007

080022d8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff fe88 	bl	8001ffa <LL_ADC_REG_IsConversionOngoing>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d14f      	bne.n	8002390 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d101      	bne.n	80022fe <HAL_ADC_Start+0x26>
 80022fa:	2302      	movs	r3, #2
 80022fc:	e04b      	b.n	8002396 <HAL_ADC_Start+0xbe>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2201      	movs	r2, #1
 8002302:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 fc36 	bl	8002b78 <ADC_Enable>
 800230c:	4603      	mov	r3, r0
 800230e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d137      	bne.n	8002386 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800231a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800231e:	f023 0301 	bic.w	r3, r3, #1
 8002322:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800232e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002332:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002336:	d106      	bne.n	8002346 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800233c:	f023 0206 	bic.w	r2, r3, #6
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	659a      	str	r2, [r3, #88]	; 0x58
 8002344:	e002      	b.n	800234c <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	221c      	movs	r2, #28
 8002352:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d007      	beq.n	800237a <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800236e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002372:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4618      	mov	r0, r3
 8002380:	f7ff fe27 	bl	8001fd2 <LL_ADC_REG_StartConversion>
 8002384:	e006      	b.n	8002394 <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800238e:	e001      	b.n	8002394 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002390:	2302      	movs	r3, #2
 8002392:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002394:	7bfb      	ldrb	r3, [r7, #15]
}
 8002396:	4618      	mov	r0, r3
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}

0800239e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800239e:	b480      	push	{r7}
 80023a0:	b083      	sub	sp, #12
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b0b6      	sub	sp, #216	; 0xd8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023c2:	2300      	movs	r3, #0
 80023c4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d101      	bne.n	80023da <HAL_ADC_ConfigChannel+0x22>
 80023d6:	2302      	movs	r3, #2
 80023d8:	e3b9      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x796>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2201      	movs	r2, #1
 80023de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff fe07 	bl	8001ffa <LL_ADC_REG_IsConversionOngoing>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f040 839e 	bne.w	8002b30 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	2b05      	cmp	r3, #5
 80023fa:	d824      	bhi.n	8002446 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	3b02      	subs	r3, #2
 8002402:	2b03      	cmp	r3, #3
 8002404:	d81b      	bhi.n	800243e <HAL_ADC_ConfigChannel+0x86>
 8002406:	a201      	add	r2, pc, #4	; (adr r2, 800240c <HAL_ADC_ConfigChannel+0x54>)
 8002408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800240c:	0800241d 	.word	0x0800241d
 8002410:	08002425 	.word	0x08002425
 8002414:	0800242d 	.word	0x0800242d
 8002418:	08002435 	.word	0x08002435
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	220c      	movs	r2, #12
 8002420:	605a      	str	r2, [r3, #4]
          break;
 8002422:	e011      	b.n	8002448 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	2212      	movs	r2, #18
 8002428:	605a      	str	r2, [r3, #4]
          break;
 800242a:	e00d      	b.n	8002448 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	2218      	movs	r2, #24
 8002430:	605a      	str	r2, [r3, #4]
          break;
 8002432:	e009      	b.n	8002448 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	f44f 7280 	mov.w	r2, #256	; 0x100
 800243a:	605a      	str	r2, [r3, #4]
          break;
 800243c:	e004      	b.n	8002448 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	2206      	movs	r2, #6
 8002442:	605a      	str	r2, [r3, #4]
          break;
 8002444:	e000      	b.n	8002448 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002446:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6818      	ldr	r0, [r3, #0]
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	6859      	ldr	r1, [r3, #4]
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	461a      	mov	r2, r3
 8002456:	f7ff fccc 	bl	8001df2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4618      	mov	r0, r3
 8002460:	f7ff fdcb 	bl	8001ffa <LL_ADC_REG_IsConversionOngoing>
 8002464:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff fdd7 	bl	8002020 <LL_ADC_INJ_IsConversionOngoing>
 8002472:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002476:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800247a:	2b00      	cmp	r3, #0
 800247c:	f040 81a6 	bne.w	80027cc <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002480:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002484:	2b00      	cmp	r3, #0
 8002486:	f040 81a1 	bne.w	80027cc <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6818      	ldr	r0, [r3, #0]
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	6819      	ldr	r1, [r3, #0]
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	461a      	mov	r2, r3
 8002498:	f7ff fcd7 	bl	8001e4a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	695a      	ldr	r2, [r3, #20]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	08db      	lsrs	r3, r3, #3
 80024a8:	f003 0303 	and.w	r3, r3, #3
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	fa02 f303 	lsl.w	r3, r2, r3
 80024b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	2b04      	cmp	r3, #4
 80024bc:	d00a      	beq.n	80024d4 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6818      	ldr	r0, [r3, #0]
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	6919      	ldr	r1, [r3, #16]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80024ce:	f7ff fc3b 	bl	8001d48 <LL_ADC_SetOffset>
 80024d2:	e17b      	b.n	80027cc <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2100      	movs	r1, #0
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff fc58 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80024e0:	4603      	mov	r3, r0
 80024e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d10a      	bne.n	8002500 <HAL_ADC_ConfigChannel+0x148>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2100      	movs	r1, #0
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff fc4d 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80024f6:	4603      	mov	r3, r0
 80024f8:	0e9b      	lsrs	r3, r3, #26
 80024fa:	f003 021f 	and.w	r2, r3, #31
 80024fe:	e01e      	b.n	800253e <HAL_ADC_ConfigChannel+0x186>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2100      	movs	r1, #0
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff fc42 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 800250c:	4603      	mov	r3, r0
 800250e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002512:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002516:	fa93 f3a3 	rbit	r3, r3
 800251a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800251e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002522:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002526:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d101      	bne.n	8002532 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800252e:	2320      	movs	r3, #32
 8002530:	e004      	b.n	800253c <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002532:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002536:	fab3 f383 	clz	r3, r3
 800253a:	b2db      	uxtb	r3, r3
 800253c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002546:	2b00      	cmp	r3, #0
 8002548:	d105      	bne.n	8002556 <HAL_ADC_ConfigChannel+0x19e>
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	0e9b      	lsrs	r3, r3, #26
 8002550:	f003 031f 	and.w	r3, r3, #31
 8002554:	e018      	b.n	8002588 <HAL_ADC_ConfigChannel+0x1d0>
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002562:	fa93 f3a3 	rbit	r3, r3
 8002566:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800256a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800256e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002572:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800257a:	2320      	movs	r3, #32
 800257c:	e004      	b.n	8002588 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 800257e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002582:	fab3 f383 	clz	r3, r3
 8002586:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002588:	429a      	cmp	r2, r3
 800258a:	d106      	bne.n	800259a <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2200      	movs	r2, #0
 8002592:	2100      	movs	r1, #0
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff fc11 	bl	8001dbc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2101      	movs	r1, #1
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff fbf5 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80025a6:	4603      	mov	r3, r0
 80025a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d10a      	bne.n	80025c6 <HAL_ADC_ConfigChannel+0x20e>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2101      	movs	r1, #1
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff fbea 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80025bc:	4603      	mov	r3, r0
 80025be:	0e9b      	lsrs	r3, r3, #26
 80025c0:	f003 021f 	and.w	r2, r3, #31
 80025c4:	e01e      	b.n	8002604 <HAL_ADC_ConfigChannel+0x24c>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2101      	movs	r1, #1
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fbdf 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80025d2:	4603      	mov	r3, r0
 80025d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80025dc:	fa93 f3a3 	rbit	r3, r3
 80025e0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80025e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80025e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80025ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d101      	bne.n	80025f8 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80025f4:	2320      	movs	r3, #32
 80025f6:	e004      	b.n	8002602 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80025f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80025fc:	fab3 f383 	clz	r3, r3
 8002600:	b2db      	uxtb	r3, r3
 8002602:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800260c:	2b00      	cmp	r3, #0
 800260e:	d105      	bne.n	800261c <HAL_ADC_ConfigChannel+0x264>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	0e9b      	lsrs	r3, r3, #26
 8002616:	f003 031f 	and.w	r3, r3, #31
 800261a:	e018      	b.n	800264e <HAL_ADC_ConfigChannel+0x296>
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002624:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002628:	fa93 f3a3 	rbit	r3, r3
 800262c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002630:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002634:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002638:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800263c:	2b00      	cmp	r3, #0
 800263e:	d101      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002640:	2320      	movs	r3, #32
 8002642:	e004      	b.n	800264e <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002644:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002648:	fab3 f383 	clz	r3, r3
 800264c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800264e:	429a      	cmp	r2, r3
 8002650:	d106      	bne.n	8002660 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2200      	movs	r2, #0
 8002658:	2101      	movs	r1, #1
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff fbae 	bl	8001dbc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2102      	movs	r1, #2
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff fb92 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 800266c:	4603      	mov	r3, r0
 800266e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002672:	2b00      	cmp	r3, #0
 8002674:	d10a      	bne.n	800268c <HAL_ADC_ConfigChannel+0x2d4>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2102      	movs	r1, #2
 800267c:	4618      	mov	r0, r3
 800267e:	f7ff fb87 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002682:	4603      	mov	r3, r0
 8002684:	0e9b      	lsrs	r3, r3, #26
 8002686:	f003 021f 	and.w	r2, r3, #31
 800268a:	e01e      	b.n	80026ca <HAL_ADC_ConfigChannel+0x312>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2102      	movs	r1, #2
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff fb7c 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002698:	4603      	mov	r3, r0
 800269a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80026a2:	fa93 f3a3 	rbit	r3, r3
 80026a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80026aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80026ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80026b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 80026ba:	2320      	movs	r3, #32
 80026bc:	e004      	b.n	80026c8 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80026be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026c2:	fab3 f383 	clz	r3, r3
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d105      	bne.n	80026e2 <HAL_ADC_ConfigChannel+0x32a>
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	0e9b      	lsrs	r3, r3, #26
 80026dc:	f003 031f 	and.w	r3, r3, #31
 80026e0:	e016      	b.n	8002710 <HAL_ADC_ConfigChannel+0x358>
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80026ee:	fa93 f3a3 	rbit	r3, r3
 80026f2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80026f4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80026f6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80026fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002702:	2320      	movs	r3, #32
 8002704:	e004      	b.n	8002710 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002706:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800270a:	fab3 f383 	clz	r3, r3
 800270e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002710:	429a      	cmp	r2, r3
 8002712:	d106      	bne.n	8002722 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2200      	movs	r2, #0
 800271a:	2102      	movs	r1, #2
 800271c:	4618      	mov	r0, r3
 800271e:	f7ff fb4d 	bl	8001dbc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2103      	movs	r1, #3
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff fb31 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 800272e:	4603      	mov	r3, r0
 8002730:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002734:	2b00      	cmp	r3, #0
 8002736:	d10a      	bne.n	800274e <HAL_ADC_ConfigChannel+0x396>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2103      	movs	r1, #3
 800273e:	4618      	mov	r0, r3
 8002740:	f7ff fb26 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002744:	4603      	mov	r3, r0
 8002746:	0e9b      	lsrs	r3, r3, #26
 8002748:	f003 021f 	and.w	r2, r3, #31
 800274c:	e017      	b.n	800277e <HAL_ADC_ConfigChannel+0x3c6>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2103      	movs	r1, #3
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff fb1b 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 800275a:	4603      	mov	r3, r0
 800275c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800275e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002760:	fa93 f3a3 	rbit	r3, r3
 8002764:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002766:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002768:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800276a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800276c:	2b00      	cmp	r3, #0
 800276e:	d101      	bne.n	8002774 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002770:	2320      	movs	r3, #32
 8002772:	e003      	b.n	800277c <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002774:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002776:	fab3 f383 	clz	r3, r3
 800277a:	b2db      	uxtb	r3, r3
 800277c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002786:	2b00      	cmp	r3, #0
 8002788:	d105      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x3de>
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	0e9b      	lsrs	r3, r3, #26
 8002790:	f003 031f 	and.w	r3, r3, #31
 8002794:	e011      	b.n	80027ba <HAL_ADC_ConfigChannel+0x402>
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800279e:	fa93 f3a3 	rbit	r3, r3
 80027a2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80027a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80027a6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80027a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d101      	bne.n	80027b2 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 80027ae:	2320      	movs	r3, #32
 80027b0:	e003      	b.n	80027ba <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 80027b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027b4:	fab3 f383 	clz	r3, r3
 80027b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d106      	bne.n	80027cc <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2200      	movs	r2, #0
 80027c4:	2103      	movs	r1, #3
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7ff faf8 	bl	8001dbc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff fbeb 	bl	8001fac <LL_ADC_IsEnabled>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	f040 813f 	bne.w	8002a5c <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6818      	ldr	r0, [r3, #0]
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	6819      	ldr	r1, [r3, #0]
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	461a      	mov	r2, r3
 80027ec:	f7ff fb58 	bl	8001ea0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	4a8e      	ldr	r2, [pc, #568]	; (8002a30 <HAL_ADC_ConfigChannel+0x678>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	f040 8130 	bne.w	8002a5c <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002808:	2b00      	cmp	r3, #0
 800280a:	d10b      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x46c>
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	0e9b      	lsrs	r3, r3, #26
 8002812:	3301      	adds	r3, #1
 8002814:	f003 031f 	and.w	r3, r3, #31
 8002818:	2b09      	cmp	r3, #9
 800281a:	bf94      	ite	ls
 800281c:	2301      	movls	r3, #1
 800281e:	2300      	movhi	r3, #0
 8002820:	b2db      	uxtb	r3, r3
 8002822:	e019      	b.n	8002858 <HAL_ADC_ConfigChannel+0x4a0>
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800282c:	fa93 f3a3 	rbit	r3, r3
 8002830:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002832:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002834:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002836:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 800283c:	2320      	movs	r3, #32
 800283e:	e003      	b.n	8002848 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002840:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002842:	fab3 f383 	clz	r3, r3
 8002846:	b2db      	uxtb	r3, r3
 8002848:	3301      	adds	r3, #1
 800284a:	f003 031f 	and.w	r3, r3, #31
 800284e:	2b09      	cmp	r3, #9
 8002850:	bf94      	ite	ls
 8002852:	2301      	movls	r3, #1
 8002854:	2300      	movhi	r3, #0
 8002856:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002858:	2b00      	cmp	r3, #0
 800285a:	d079      	beq.n	8002950 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002864:	2b00      	cmp	r3, #0
 8002866:	d107      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x4c0>
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	0e9b      	lsrs	r3, r3, #26
 800286e:	3301      	adds	r3, #1
 8002870:	069b      	lsls	r3, r3, #26
 8002872:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002876:	e015      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x4ec>
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002880:	fa93 f3a3 	rbit	r3, r3
 8002884:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002886:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002888:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800288a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800288c:	2b00      	cmp	r3, #0
 800288e:	d101      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002890:	2320      	movs	r3, #32
 8002892:	e003      	b.n	800289c <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002894:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002896:	fab3 f383 	clz	r3, r3
 800289a:	b2db      	uxtb	r3, r3
 800289c:	3301      	adds	r3, #1
 800289e:	069b      	lsls	r3, r3, #26
 80028a0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d109      	bne.n	80028c4 <HAL_ADC_ConfigChannel+0x50c>
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	0e9b      	lsrs	r3, r3, #26
 80028b6:	3301      	adds	r3, #1
 80028b8:	f003 031f 	and.w	r3, r3, #31
 80028bc:	2101      	movs	r1, #1
 80028be:	fa01 f303 	lsl.w	r3, r1, r3
 80028c2:	e017      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x53c>
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028cc:	fa93 f3a3 	rbit	r3, r3
 80028d0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80028d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028d4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80028d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d101      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80028dc:	2320      	movs	r3, #32
 80028de:	e003      	b.n	80028e8 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80028e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028e2:	fab3 f383 	clz	r3, r3
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	3301      	adds	r3, #1
 80028ea:	f003 031f 	and.w	r3, r3, #31
 80028ee:	2101      	movs	r1, #1
 80028f0:	fa01 f303 	lsl.w	r3, r1, r3
 80028f4:	ea42 0103 	orr.w	r1, r2, r3
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002900:	2b00      	cmp	r3, #0
 8002902:	d10a      	bne.n	800291a <HAL_ADC_ConfigChannel+0x562>
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	0e9b      	lsrs	r3, r3, #26
 800290a:	3301      	adds	r3, #1
 800290c:	f003 021f 	and.w	r2, r3, #31
 8002910:	4613      	mov	r3, r2
 8002912:	005b      	lsls	r3, r3, #1
 8002914:	4413      	add	r3, r2
 8002916:	051b      	lsls	r3, r3, #20
 8002918:	e018      	b.n	800294c <HAL_ADC_ConfigChannel+0x594>
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002922:	fa93 f3a3 	rbit	r3, r3
 8002926:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800292a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800292c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800292e:	2b00      	cmp	r3, #0
 8002930:	d101      	bne.n	8002936 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002932:	2320      	movs	r3, #32
 8002934:	e003      	b.n	800293e <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002936:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002938:	fab3 f383 	clz	r3, r3
 800293c:	b2db      	uxtb	r3, r3
 800293e:	3301      	adds	r3, #1
 8002940:	f003 021f 	and.w	r2, r3, #31
 8002944:	4613      	mov	r3, r2
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	4413      	add	r3, r2
 800294a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800294c:	430b      	orrs	r3, r1
 800294e:	e080      	b.n	8002a52 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002958:	2b00      	cmp	r3, #0
 800295a:	d107      	bne.n	800296c <HAL_ADC_ConfigChannel+0x5b4>
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	0e9b      	lsrs	r3, r3, #26
 8002962:	3301      	adds	r3, #1
 8002964:	069b      	lsls	r3, r3, #26
 8002966:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800296a:	e015      	b.n	8002998 <HAL_ADC_ConfigChannel+0x5e0>
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002974:	fa93 f3a3 	rbit	r3, r3
 8002978:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800297a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800297c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800297e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002980:	2b00      	cmp	r3, #0
 8002982:	d101      	bne.n	8002988 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002984:	2320      	movs	r3, #32
 8002986:	e003      	b.n	8002990 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800298a:	fab3 f383 	clz	r3, r3
 800298e:	b2db      	uxtb	r3, r3
 8002990:	3301      	adds	r3, #1
 8002992:	069b      	lsls	r3, r3, #26
 8002994:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d109      	bne.n	80029b8 <HAL_ADC_ConfigChannel+0x600>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	0e9b      	lsrs	r3, r3, #26
 80029aa:	3301      	adds	r3, #1
 80029ac:	f003 031f 	and.w	r3, r3, #31
 80029b0:	2101      	movs	r1, #1
 80029b2:	fa01 f303 	lsl.w	r3, r1, r3
 80029b6:	e017      	b.n	80029e8 <HAL_ADC_ConfigChannel+0x630>
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029be:	6a3b      	ldr	r3, [r7, #32]
 80029c0:	fa93 f3a3 	rbit	r3, r3
 80029c4:	61fb      	str	r3, [r7, #28]
  return result;
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80029ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d101      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80029d0:	2320      	movs	r3, #32
 80029d2:	e003      	b.n	80029dc <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80029d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d6:	fab3 f383 	clz	r3, r3
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	3301      	adds	r3, #1
 80029de:	f003 031f 	and.w	r3, r3, #31
 80029e2:	2101      	movs	r1, #1
 80029e4:	fa01 f303 	lsl.w	r3, r1, r3
 80029e8:	ea42 0103 	orr.w	r1, r2, r3
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d10d      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x65c>
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	0e9b      	lsrs	r3, r3, #26
 80029fe:	3301      	adds	r3, #1
 8002a00:	f003 021f 	and.w	r2, r3, #31
 8002a04:	4613      	mov	r3, r2
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	4413      	add	r3, r2
 8002a0a:	3b1e      	subs	r3, #30
 8002a0c:	051b      	lsls	r3, r3, #20
 8002a0e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a12:	e01d      	b.n	8002a50 <HAL_ADC_ConfigChannel+0x698>
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	fa93 f3a3 	rbit	r3, r3
 8002a20:	613b      	str	r3, [r7, #16]
  return result;
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d103      	bne.n	8002a34 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002a2c:	2320      	movs	r3, #32
 8002a2e:	e005      	b.n	8002a3c <HAL_ADC_ConfigChannel+0x684>
 8002a30:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	fab3 f383 	clz	r3, r3
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	f003 021f 	and.w	r2, r3, #31
 8002a42:	4613      	mov	r3, r2
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	4413      	add	r3, r2
 8002a48:	3b1e      	subs	r3, #30
 8002a4a:	051b      	lsls	r3, r3, #20
 8002a4c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a50:	430b      	orrs	r3, r1
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	6892      	ldr	r2, [r2, #8]
 8002a56:	4619      	mov	r1, r3
 8002a58:	f7ff f9f7 	bl	8001e4a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	4b3d      	ldr	r3, [pc, #244]	; (8002b58 <HAL_ADC_ConfigChannel+0x7a0>)
 8002a62:	4013      	ands	r3, r2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d06c      	beq.n	8002b42 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a68:	483c      	ldr	r0, [pc, #240]	; (8002b5c <HAL_ADC_ConfigChannel+0x7a4>)
 8002a6a:	f7ff f95f 	bl	8001d2c <LL_ADC_GetCommonPathInternalCh>
 8002a6e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a3a      	ldr	r2, [pc, #232]	; (8002b60 <HAL_ADC_ConfigChannel+0x7a8>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d127      	bne.n	8002acc <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d121      	bne.n	8002acc <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a35      	ldr	r2, [pc, #212]	; (8002b64 <HAL_ADC_ConfigChannel+0x7ac>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d157      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a92:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a96:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	482f      	ldr	r0, [pc, #188]	; (8002b5c <HAL_ADC_ConfigChannel+0x7a4>)
 8002a9e:	f7ff f932 	bl	8001d06 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002aa2:	4b31      	ldr	r3, [pc, #196]	; (8002b68 <HAL_ADC_ConfigChannel+0x7b0>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	099b      	lsrs	r3, r3, #6
 8002aa8:	4a30      	ldr	r2, [pc, #192]	; (8002b6c <HAL_ADC_ConfigChannel+0x7b4>)
 8002aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8002aae:	099b      	lsrs	r3, r3, #6
 8002ab0:	1c5a      	adds	r2, r3, #1
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	4413      	add	r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002abc:	e002      	b.n	8002ac4 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1f9      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002aca:	e03a      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a27      	ldr	r2, [pc, #156]	; (8002b70 <HAL_ADC_ConfigChannel+0x7b8>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d113      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x746>
 8002ad6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ada:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d10d      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a1f      	ldr	r2, [pc, #124]	; (8002b64 <HAL_ADC_ConfigChannel+0x7ac>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d12a      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002aec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002af0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002af4:	4619      	mov	r1, r3
 8002af6:	4819      	ldr	r0, [pc, #100]	; (8002b5c <HAL_ADC_ConfigChannel+0x7a4>)
 8002af8:	f7ff f905 	bl	8001d06 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002afc:	e021      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a1c      	ldr	r2, [pc, #112]	; (8002b74 <HAL_ADC_ConfigChannel+0x7bc>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d11c      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d116      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a12      	ldr	r2, [pc, #72]	; (8002b64 <HAL_ADC_ConfigChannel+0x7ac>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d111      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b1e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b22:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b26:	4619      	mov	r1, r3
 8002b28:	480c      	ldr	r0, [pc, #48]	; (8002b5c <HAL_ADC_ConfigChannel+0x7a4>)
 8002b2a:	f7ff f8ec 	bl	8001d06 <LL_ADC_SetCommonPathInternalCh>
 8002b2e:	e008      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b34:	f043 0220 	orr.w	r2, r3, #32
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002b4a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	37d8      	adds	r7, #216	; 0xd8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	80080000 	.word	0x80080000
 8002b5c:	50040300 	.word	0x50040300
 8002b60:	c7520000 	.word	0xc7520000
 8002b64:	50040000 	.word	0x50040000
 8002b68:	20000010 	.word	0x20000010
 8002b6c:	053e2d63 	.word	0x053e2d63
 8002b70:	cb840000 	.word	0xcb840000
 8002b74:	80000001 	.word	0x80000001

08002b78 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff fa0f 	bl	8001fac <LL_ADC_IsEnabled>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d169      	bne.n	8002c68 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689a      	ldr	r2, [r3, #8]
 8002b9a:	4b36      	ldr	r3, [pc, #216]	; (8002c74 <ADC_Enable+0xfc>)
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00d      	beq.n	8002bbe <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ba6:	f043 0210 	orr.w	r2, r3, #16
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb2:	f043 0201 	orr.w	r2, r3, #1
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e055      	b.n	8002c6a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff f9de 	bl	8001f84 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002bc8:	482b      	ldr	r0, [pc, #172]	; (8002c78 <ADC_Enable+0x100>)
 8002bca:	f7ff f8af 	bl	8001d2c <LL_ADC_GetCommonPathInternalCh>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d013      	beq.n	8002c00 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bd8:	4b28      	ldr	r3, [pc, #160]	; (8002c7c <ADC_Enable+0x104>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	099b      	lsrs	r3, r3, #6
 8002bde:	4a28      	ldr	r2, [pc, #160]	; (8002c80 <ADC_Enable+0x108>)
 8002be0:	fba2 2303 	umull	r2, r3, r2, r3
 8002be4:	099b      	lsrs	r3, r3, #6
 8002be6:	1c5a      	adds	r2, r3, #1
 8002be8:	4613      	mov	r3, r2
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	4413      	add	r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002bf2:	e002      	b.n	8002bfa <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1f9      	bne.n	8002bf4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002c00:	f7ff f83e 	bl	8001c80 <HAL_GetTick>
 8002c04:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c06:	e028      	b.n	8002c5a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff f9cd 	bl	8001fac <LL_ADC_IsEnabled>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d104      	bne.n	8002c22 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff f9b1 	bl	8001f84 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c22:	f7ff f82d 	bl	8001c80 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d914      	bls.n	8002c5a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d00d      	beq.n	8002c5a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c42:	f043 0210 	orr.w	r2, r3, #16
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c4e:	f043 0201 	orr.w	r2, r3, #1
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e007      	b.n	8002c6a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d1cf      	bne.n	8002c08 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	8000003f 	.word	0x8000003f
 8002c78:	50040300 	.word	0x50040300
 8002c7c:	20000010 	.word	0x20000010
 8002c80:	053e2d63 	.word	0x053e2d63

08002c84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f003 0307 	and.w	r3, r3, #7
 8002c92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c94:	4b0c      	ldr	r3, [pc, #48]	; (8002cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c9a:	68ba      	ldr	r2, [r7, #8]
 8002c9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cb6:	4a04      	ldr	r2, [pc, #16]	; (8002cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	60d3      	str	r3, [r2, #12]
}
 8002cbc:	bf00      	nop
 8002cbe:	3714      	adds	r7, #20
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr
 8002cc8:	e000ed00 	.word	0xe000ed00

08002ccc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cd0:	4b04      	ldr	r3, [pc, #16]	; (8002ce4 <__NVIC_GetPriorityGrouping+0x18>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	0a1b      	lsrs	r3, r3, #8
 8002cd6:	f003 0307 	and.w	r3, r3, #7
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	e000ed00 	.word	0xe000ed00

08002ce8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	4603      	mov	r3, r0
 8002cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	db0b      	blt.n	8002d12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cfa:	79fb      	ldrb	r3, [r7, #7]
 8002cfc:	f003 021f 	and.w	r2, r3, #31
 8002d00:	4907      	ldr	r1, [pc, #28]	; (8002d20 <__NVIC_EnableIRQ+0x38>)
 8002d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d06:	095b      	lsrs	r3, r3, #5
 8002d08:	2001      	movs	r0, #1
 8002d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d12:	bf00      	nop
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	e000e100 	.word	0xe000e100

08002d24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	6039      	str	r1, [r7, #0]
 8002d2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	db0a      	blt.n	8002d4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	b2da      	uxtb	r2, r3
 8002d3c:	490c      	ldr	r1, [pc, #48]	; (8002d70 <__NVIC_SetPriority+0x4c>)
 8002d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d42:	0112      	lsls	r2, r2, #4
 8002d44:	b2d2      	uxtb	r2, r2
 8002d46:	440b      	add	r3, r1
 8002d48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d4c:	e00a      	b.n	8002d64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	b2da      	uxtb	r2, r3
 8002d52:	4908      	ldr	r1, [pc, #32]	; (8002d74 <__NVIC_SetPriority+0x50>)
 8002d54:	79fb      	ldrb	r3, [r7, #7]
 8002d56:	f003 030f 	and.w	r3, r3, #15
 8002d5a:	3b04      	subs	r3, #4
 8002d5c:	0112      	lsls	r2, r2, #4
 8002d5e:	b2d2      	uxtb	r2, r2
 8002d60:	440b      	add	r3, r1
 8002d62:	761a      	strb	r2, [r3, #24]
}
 8002d64:	bf00      	nop
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr
 8002d70:	e000e100 	.word	0xe000e100
 8002d74:	e000ed00 	.word	0xe000ed00

08002d78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b089      	sub	sp, #36	; 0x24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	f1c3 0307 	rsb	r3, r3, #7
 8002d92:	2b04      	cmp	r3, #4
 8002d94:	bf28      	it	cs
 8002d96:	2304      	movcs	r3, #4
 8002d98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	3304      	adds	r3, #4
 8002d9e:	2b06      	cmp	r3, #6
 8002da0:	d902      	bls.n	8002da8 <NVIC_EncodePriority+0x30>
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	3b03      	subs	r3, #3
 8002da6:	e000      	b.n	8002daa <NVIC_EncodePriority+0x32>
 8002da8:	2300      	movs	r3, #0
 8002daa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dac:	f04f 32ff 	mov.w	r2, #4294967295
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	fa02 f303 	lsl.w	r3, r2, r3
 8002db6:	43da      	mvns	r2, r3
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	401a      	ands	r2, r3
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dca:	43d9      	mvns	r1, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd0:	4313      	orrs	r3, r2
         );
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3724      	adds	r7, #36	; 0x24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
	...

08002de0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	3b01      	subs	r3, #1
 8002dec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002df0:	d301      	bcc.n	8002df6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002df2:	2301      	movs	r3, #1
 8002df4:	e00f      	b.n	8002e16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002df6:	4a0a      	ldr	r2, [pc, #40]	; (8002e20 <SysTick_Config+0x40>)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dfe:	210f      	movs	r1, #15
 8002e00:	f04f 30ff 	mov.w	r0, #4294967295
 8002e04:	f7ff ff8e 	bl	8002d24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e08:	4b05      	ldr	r3, [pc, #20]	; (8002e20 <SysTick_Config+0x40>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e0e:	4b04      	ldr	r3, [pc, #16]	; (8002e20 <SysTick_Config+0x40>)
 8002e10:	2207      	movs	r2, #7
 8002e12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	e000e010 	.word	0xe000e010

08002e24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f7ff ff29 	bl	8002c84 <__NVIC_SetPriorityGrouping>
}
 8002e32:	bf00      	nop
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}

08002e3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	b086      	sub	sp, #24
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	4603      	mov	r3, r0
 8002e42:	60b9      	str	r1, [r7, #8]
 8002e44:	607a      	str	r2, [r7, #4]
 8002e46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e4c:	f7ff ff3e 	bl	8002ccc <__NVIC_GetPriorityGrouping>
 8002e50:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	68b9      	ldr	r1, [r7, #8]
 8002e56:	6978      	ldr	r0, [r7, #20]
 8002e58:	f7ff ff8e 	bl	8002d78 <NVIC_EncodePriority>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e62:	4611      	mov	r1, r2
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7ff ff5d 	bl	8002d24 <__NVIC_SetPriority>
}
 8002e6a:	bf00      	nop
 8002e6c:	3718      	adds	r7, #24
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}

08002e72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e72:	b580      	push	{r7, lr}
 8002e74:	b082      	sub	sp, #8
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	4603      	mov	r3, r0
 8002e7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff ff31 	bl	8002ce8 <__NVIC_EnableIRQ>
}
 8002e86:	bf00      	nop
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	b082      	sub	sp, #8
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f7ff ffa2 	bl	8002de0 <SysTick_Config>
 8002e9c:	4603      	mov	r3, r0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3708      	adds	r7, #8
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
	...

08002ea8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e098      	b.n	8002fec <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	4b4d      	ldr	r3, [pc, #308]	; (8002ff8 <HAL_DMA_Init+0x150>)
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d80f      	bhi.n	8002ee6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	4b4b      	ldr	r3, [pc, #300]	; (8002ffc <HAL_DMA_Init+0x154>)
 8002ece:	4413      	add	r3, r2
 8002ed0:	4a4b      	ldr	r2, [pc, #300]	; (8003000 <HAL_DMA_Init+0x158>)
 8002ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed6:	091b      	lsrs	r3, r3, #4
 8002ed8:	009a      	lsls	r2, r3, #2
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a48      	ldr	r2, [pc, #288]	; (8003004 <HAL_DMA_Init+0x15c>)
 8002ee2:	641a      	str	r2, [r3, #64]	; 0x40
 8002ee4:	e00e      	b.n	8002f04 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	461a      	mov	r2, r3
 8002eec:	4b46      	ldr	r3, [pc, #280]	; (8003008 <HAL_DMA_Init+0x160>)
 8002eee:	4413      	add	r3, r2
 8002ef0:	4a43      	ldr	r2, [pc, #268]	; (8003000 <HAL_DMA_Init+0x158>)
 8002ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef6:	091b      	lsrs	r3, r3, #4
 8002ef8:	009a      	lsls	r2, r3, #2
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a42      	ldr	r2, [pc, #264]	; (800300c <HAL_DMA_Init+0x164>)
 8002f02:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2202      	movs	r2, #2
 8002f08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f1e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002f28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a1b      	ldr	r3, [r3, #32]
 8002f46:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f48:	68fa      	ldr	r2, [r7, #12]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f5e:	d039      	beq.n	8002fd4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f64:	4a27      	ldr	r2, [pc, #156]	; (8003004 <HAL_DMA_Init+0x15c>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d11a      	bne.n	8002fa0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002f6a:	4b29      	ldr	r3, [pc, #164]	; (8003010 <HAL_DMA_Init+0x168>)
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f72:	f003 031c 	and.w	r3, r3, #28
 8002f76:	210f      	movs	r1, #15
 8002f78:	fa01 f303 	lsl.w	r3, r1, r3
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	4924      	ldr	r1, [pc, #144]	; (8003010 <HAL_DMA_Init+0x168>)
 8002f80:	4013      	ands	r3, r2
 8002f82:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002f84:	4b22      	ldr	r3, [pc, #136]	; (8003010 <HAL_DMA_Init+0x168>)
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6859      	ldr	r1, [r3, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f90:	f003 031c 	and.w	r3, r3, #28
 8002f94:	fa01 f303 	lsl.w	r3, r1, r3
 8002f98:	491d      	ldr	r1, [pc, #116]	; (8003010 <HAL_DMA_Init+0x168>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	600b      	str	r3, [r1, #0]
 8002f9e:	e019      	b.n	8002fd4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002fa0:	4b1c      	ldr	r3, [pc, #112]	; (8003014 <HAL_DMA_Init+0x16c>)
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa8:	f003 031c 	and.w	r3, r3, #28
 8002fac:	210f      	movs	r1, #15
 8002fae:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb2:	43db      	mvns	r3, r3
 8002fb4:	4917      	ldr	r1, [pc, #92]	; (8003014 <HAL_DMA_Init+0x16c>)
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002fba:	4b16      	ldr	r3, [pc, #88]	; (8003014 <HAL_DMA_Init+0x16c>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6859      	ldr	r1, [r3, #4]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc6:	f003 031c 	and.w	r3, r3, #28
 8002fca:	fa01 f303 	lsl.w	r3, r1, r3
 8002fce:	4911      	ldr	r1, [pc, #68]	; (8003014 <HAL_DMA_Init+0x16c>)
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3714      	adds	r7, #20
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr
 8002ff8:	40020407 	.word	0x40020407
 8002ffc:	bffdfff8 	.word	0xbffdfff8
 8003000:	cccccccd 	.word	0xcccccccd
 8003004:	40020000 	.word	0x40020000
 8003008:	bffdfbf8 	.word	0xbffdfbf8
 800300c:	40020400 	.word	0x40020400
 8003010:	400200a8 	.word	0x400200a8
 8003014:	400204a8 	.word	0x400204a8

08003018 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003034:	f003 031c 	and.w	r3, r3, #28
 8003038:	2204      	movs	r2, #4
 800303a:	409a      	lsls	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4013      	ands	r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d026      	beq.n	8003092 <HAL_DMA_IRQHandler+0x7a>
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f003 0304 	and.w	r3, r3, #4
 800304a:	2b00      	cmp	r3, #0
 800304c:	d021      	beq.n	8003092 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0320 	and.w	r3, r3, #32
 8003058:	2b00      	cmp	r3, #0
 800305a:	d107      	bne.n	800306c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 0204 	bic.w	r2, r2, #4
 800306a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003070:	f003 021c 	and.w	r2, r3, #28
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003078:	2104      	movs	r1, #4
 800307a:	fa01 f202 	lsl.w	r2, r1, r2
 800307e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003084:	2b00      	cmp	r3, #0
 8003086:	d071      	beq.n	800316c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003090:	e06c      	b.n	800316c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003096:	f003 031c 	and.w	r3, r3, #28
 800309a:	2202      	movs	r2, #2
 800309c:	409a      	lsls	r2, r3
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4013      	ands	r3, r2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d02e      	beq.n	8003104 <HAL_DMA_IRQHandler+0xec>
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d029      	beq.n	8003104 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0320 	and.w	r3, r3, #32
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10b      	bne.n	80030d6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f022 020a 	bic.w	r2, r2, #10
 80030cc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030da:	f003 021c 	and.w	r2, r3, #28
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e2:	2102      	movs	r1, #2
 80030e4:	fa01 f202 	lsl.w	r2, r1, r2
 80030e8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d038      	beq.n	800316c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003102:	e033      	b.n	800316c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003108:	f003 031c 	and.w	r3, r3, #28
 800310c:	2208      	movs	r2, #8
 800310e:	409a      	lsls	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	4013      	ands	r3, r2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d02a      	beq.n	800316e <HAL_DMA_IRQHandler+0x156>
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	f003 0308 	and.w	r3, r3, #8
 800311e:	2b00      	cmp	r3, #0
 8003120:	d025      	beq.n	800316e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f022 020e 	bic.w	r2, r2, #14
 8003130:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003136:	f003 021c 	and.w	r2, r3, #28
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313e:	2101      	movs	r1, #1
 8003140:	fa01 f202 	lsl.w	r2, r1, r2
 8003144:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003160:	2b00      	cmp	r3, #0
 8003162:	d004      	beq.n	800316e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800316c:	bf00      	nop
 800316e:	bf00      	nop
}
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
	...

08003178 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003178:	b480      	push	{r7}
 800317a:	b087      	sub	sp, #28
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003182:	2300      	movs	r3, #0
 8003184:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003186:	e148      	b.n	800341a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	2101      	movs	r1, #1
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	fa01 f303 	lsl.w	r3, r1, r3
 8003194:	4013      	ands	r3, r2
 8003196:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2b00      	cmp	r3, #0
 800319c:	f000 813a 	beq.w	8003414 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f003 0303 	and.w	r3, r3, #3
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d005      	beq.n	80031b8 <HAL_GPIO_Init+0x40>
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f003 0303 	and.w	r3, r3, #3
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d130      	bne.n	800321a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	2203      	movs	r2, #3
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	43db      	mvns	r3, r3
 80031ca:	693a      	ldr	r2, [r7, #16]
 80031cc:	4013      	ands	r3, r2
 80031ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	68da      	ldr	r2, [r3, #12]
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	693a      	ldr	r2, [r7, #16]
 80031de:	4313      	orrs	r3, r2
 80031e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80031ee:	2201      	movs	r2, #1
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	fa02 f303 	lsl.w	r3, r2, r3
 80031f6:	43db      	mvns	r3, r3
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	4013      	ands	r3, r2
 80031fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	091b      	lsrs	r3, r3, #4
 8003204:	f003 0201 	and.w	r2, r3, #1
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	fa02 f303 	lsl.w	r3, r2, r3
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	4313      	orrs	r3, r2
 8003212:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	693a      	ldr	r2, [r7, #16]
 8003218:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f003 0303 	and.w	r3, r3, #3
 8003222:	2b03      	cmp	r3, #3
 8003224:	d017      	beq.n	8003256 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	005b      	lsls	r3, r3, #1
 8003230:	2203      	movs	r2, #3
 8003232:	fa02 f303 	lsl.w	r3, r2, r3
 8003236:	43db      	mvns	r3, r3
 8003238:	693a      	ldr	r2, [r7, #16]
 800323a:	4013      	ands	r3, r2
 800323c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	689a      	ldr	r2, [r3, #8]
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	fa02 f303 	lsl.w	r3, r2, r3
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	4313      	orrs	r3, r2
 800324e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f003 0303 	and.w	r3, r3, #3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d123      	bne.n	80032aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	08da      	lsrs	r2, r3, #3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	3208      	adds	r2, #8
 800326a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800326e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	f003 0307 	and.w	r3, r3, #7
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	220f      	movs	r2, #15
 800327a:	fa02 f303 	lsl.w	r3, r2, r3
 800327e:	43db      	mvns	r3, r3
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	4013      	ands	r3, r2
 8003284:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	691a      	ldr	r2, [r3, #16]
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	f003 0307 	and.w	r3, r3, #7
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	fa02 f303 	lsl.w	r3, r2, r3
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	4313      	orrs	r3, r2
 800329a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	08da      	lsrs	r2, r3, #3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	3208      	adds	r2, #8
 80032a4:	6939      	ldr	r1, [r7, #16]
 80032a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	2203      	movs	r2, #3
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43db      	mvns	r3, r3
 80032bc:	693a      	ldr	r2, [r7, #16]
 80032be:	4013      	ands	r3, r2
 80032c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f003 0203 	and.w	r2, r3, #3
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	693a      	ldr	r2, [r7, #16]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f000 8094 	beq.w	8003414 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ec:	4b52      	ldr	r3, [pc, #328]	; (8003438 <HAL_GPIO_Init+0x2c0>)
 80032ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032f0:	4a51      	ldr	r2, [pc, #324]	; (8003438 <HAL_GPIO_Init+0x2c0>)
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	6613      	str	r3, [r2, #96]	; 0x60
 80032f8:	4b4f      	ldr	r3, [pc, #316]	; (8003438 <HAL_GPIO_Init+0x2c0>)
 80032fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032fc:	f003 0301 	and.w	r3, r3, #1
 8003300:	60bb      	str	r3, [r7, #8]
 8003302:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003304:	4a4d      	ldr	r2, [pc, #308]	; (800343c <HAL_GPIO_Init+0x2c4>)
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	089b      	lsrs	r3, r3, #2
 800330a:	3302      	adds	r3, #2
 800330c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003310:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f003 0303 	and.w	r3, r3, #3
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	220f      	movs	r2, #15
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	43db      	mvns	r3, r3
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	4013      	ands	r3, r2
 8003326:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800332e:	d00d      	beq.n	800334c <HAL_GPIO_Init+0x1d4>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a43      	ldr	r2, [pc, #268]	; (8003440 <HAL_GPIO_Init+0x2c8>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d007      	beq.n	8003348 <HAL_GPIO_Init+0x1d0>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a42      	ldr	r2, [pc, #264]	; (8003444 <HAL_GPIO_Init+0x2cc>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d101      	bne.n	8003344 <HAL_GPIO_Init+0x1cc>
 8003340:	2302      	movs	r3, #2
 8003342:	e004      	b.n	800334e <HAL_GPIO_Init+0x1d6>
 8003344:	2307      	movs	r3, #7
 8003346:	e002      	b.n	800334e <HAL_GPIO_Init+0x1d6>
 8003348:	2301      	movs	r3, #1
 800334a:	e000      	b.n	800334e <HAL_GPIO_Init+0x1d6>
 800334c:	2300      	movs	r3, #0
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	f002 0203 	and.w	r2, r2, #3
 8003354:	0092      	lsls	r2, r2, #2
 8003356:	4093      	lsls	r3, r2
 8003358:	693a      	ldr	r2, [r7, #16]
 800335a:	4313      	orrs	r3, r2
 800335c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800335e:	4937      	ldr	r1, [pc, #220]	; (800343c <HAL_GPIO_Init+0x2c4>)
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	089b      	lsrs	r3, r3, #2
 8003364:	3302      	adds	r3, #2
 8003366:	693a      	ldr	r2, [r7, #16]
 8003368:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800336c:	4b36      	ldr	r3, [pc, #216]	; (8003448 <HAL_GPIO_Init+0x2d0>)
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	43db      	mvns	r3, r3
 8003376:	693a      	ldr	r2, [r7, #16]
 8003378:	4013      	ands	r3, r2
 800337a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d003      	beq.n	8003390 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	4313      	orrs	r3, r2
 800338e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003390:	4a2d      	ldr	r2, [pc, #180]	; (8003448 <HAL_GPIO_Init+0x2d0>)
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003396:	4b2c      	ldr	r3, [pc, #176]	; (8003448 <HAL_GPIO_Init+0x2d0>)
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	43db      	mvns	r3, r3
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	4013      	ands	r3, r2
 80033a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d003      	beq.n	80033ba <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80033ba:	4a23      	ldr	r2, [pc, #140]	; (8003448 <HAL_GPIO_Init+0x2d0>)
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80033c0:	4b21      	ldr	r3, [pc, #132]	; (8003448 <HAL_GPIO_Init+0x2d0>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	43db      	mvns	r3, r3
 80033ca:	693a      	ldr	r2, [r7, #16]
 80033cc:	4013      	ands	r3, r2
 80033ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d003      	beq.n	80033e4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80033e4:	4a18      	ldr	r2, [pc, #96]	; (8003448 <HAL_GPIO_Init+0x2d0>)
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80033ea:	4b17      	ldr	r3, [pc, #92]	; (8003448 <HAL_GPIO_Init+0x2d0>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	43db      	mvns	r3, r3
 80033f4:	693a      	ldr	r2, [r7, #16]
 80033f6:	4013      	ands	r3, r2
 80033f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d003      	beq.n	800340e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	4313      	orrs	r3, r2
 800340c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800340e:	4a0e      	ldr	r2, [pc, #56]	; (8003448 <HAL_GPIO_Init+0x2d0>)
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	3301      	adds	r3, #1
 8003418:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	fa22 f303 	lsr.w	r3, r2, r3
 8003424:	2b00      	cmp	r3, #0
 8003426:	f47f aeaf 	bne.w	8003188 <HAL_GPIO_Init+0x10>
  }
}
 800342a:	bf00      	nop
 800342c:	bf00      	nop
 800342e:	371c      	adds	r7, #28
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr
 8003438:	40021000 	.word	0x40021000
 800343c:	40010000 	.word	0x40010000
 8003440:	48000400 	.word	0x48000400
 8003444:	48000800 	.word	0x48000800
 8003448:	40010400 	.word	0x40010400

0800344c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	460b      	mov	r3, r1
 8003456:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	691a      	ldr	r2, [r3, #16]
 800345c:	887b      	ldrh	r3, [r7, #2]
 800345e:	4013      	ands	r3, r2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d002      	beq.n	800346a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003464:	2301      	movs	r3, #1
 8003466:	73fb      	strb	r3, [r7, #15]
 8003468:	e001      	b.n	800346e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800346a:	2300      	movs	r3, #0
 800346c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800346e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003470:	4618      	mov	r0, r3
 8003472:	3714      	adds	r7, #20
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr

0800347c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d101      	bne.n	800348e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e081      	b.n	8003592 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003494:	b2db      	uxtb	r3, r3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d106      	bne.n	80034a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7fe f9a0 	bl	80017e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2224      	movs	r2, #36	; 0x24
 80034ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0201 	bic.w	r2, r2, #1
 80034be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	689a      	ldr	r2, [r3, #8]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d107      	bne.n	80034f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	689a      	ldr	r2, [r3, #8]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034f2:	609a      	str	r2, [r3, #8]
 80034f4:	e006      	b.n	8003504 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	689a      	ldr	r2, [r3, #8]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003502:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	2b02      	cmp	r3, #2
 800350a:	d104      	bne.n	8003516 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003514:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	6812      	ldr	r2, [r2, #0]
 8003520:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003524:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003528:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	68da      	ldr	r2, [r3, #12]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003538:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	691a      	ldr	r2, [r3, #16]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	430a      	orrs	r2, r1
 8003552:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	69d9      	ldr	r1, [r3, #28]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a1a      	ldr	r2, [r3, #32]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	430a      	orrs	r2, r1
 8003562:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f042 0201 	orr.w	r2, r2, #1
 8003572:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2220      	movs	r2, #32
 800357e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
	...

0800359c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af02      	add	r7, sp, #8
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	607a      	str	r2, [r7, #4]
 80035a6:	461a      	mov	r2, r3
 80035a8:	460b      	mov	r3, r1
 80035aa:	817b      	strh	r3, [r7, #10]
 80035ac:	4613      	mov	r3, r2
 80035ae:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	2b20      	cmp	r3, #32
 80035ba:	f040 80da 	bne.w	8003772 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d101      	bne.n	80035cc <HAL_I2C_Master_Transmit+0x30>
 80035c8:	2302      	movs	r3, #2
 80035ca:	e0d3      	b.n	8003774 <HAL_I2C_Master_Transmit+0x1d8>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80035d4:	f7fe fb54 	bl	8001c80 <HAL_GetTick>
 80035d8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	9300      	str	r3, [sp, #0]
 80035de:	2319      	movs	r3, #25
 80035e0:	2201      	movs	r2, #1
 80035e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f000 f8f0 	bl	80037cc <I2C_WaitOnFlagUntilTimeout>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e0be      	b.n	8003774 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2221      	movs	r2, #33	; 0x21
 80035fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2210      	movs	r2, #16
 8003602:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	893a      	ldrh	r2, [r7, #8]
 8003616:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003622:	b29b      	uxth	r3, r3
 8003624:	2bff      	cmp	r3, #255	; 0xff
 8003626:	d90e      	bls.n	8003646 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	22ff      	movs	r2, #255	; 0xff
 800362c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003632:	b2da      	uxtb	r2, r3
 8003634:	8979      	ldrh	r1, [r7, #10]
 8003636:	4b51      	ldr	r3, [pc, #324]	; (800377c <HAL_I2C_Master_Transmit+0x1e0>)
 8003638:	9300      	str	r3, [sp, #0]
 800363a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 fa6c 	bl	8003b1c <I2C_TransferConfig>
 8003644:	e06c      	b.n	8003720 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800364a:	b29a      	uxth	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003654:	b2da      	uxtb	r2, r3
 8003656:	8979      	ldrh	r1, [r7, #10]
 8003658:	4b48      	ldr	r3, [pc, #288]	; (800377c <HAL_I2C_Master_Transmit+0x1e0>)
 800365a:	9300      	str	r3, [sp, #0]
 800365c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f000 fa5b 	bl	8003b1c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003666:	e05b      	b.n	8003720 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	6a39      	ldr	r1, [r7, #32]
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f000 f8ed 	bl	800384c <I2C_WaitOnTXISFlagUntilTimeout>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d001      	beq.n	800367c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e07b      	b.n	8003774 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003680:	781a      	ldrb	r2, [r3, #0]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800368c:	1c5a      	adds	r2, r3, #1
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003696:	b29b      	uxth	r3, r3
 8003698:	3b01      	subs	r3, #1
 800369a:	b29a      	uxth	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a4:	3b01      	subs	r3, #1
 80036a6:	b29a      	uxth	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d034      	beq.n	8003720 <HAL_I2C_Master_Transmit+0x184>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d130      	bne.n	8003720 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	9300      	str	r3, [sp, #0]
 80036c2:	6a3b      	ldr	r3, [r7, #32]
 80036c4:	2200      	movs	r2, #0
 80036c6:	2180      	movs	r1, #128	; 0x80
 80036c8:	68f8      	ldr	r0, [r7, #12]
 80036ca:	f000 f87f 	bl	80037cc <I2C_WaitOnFlagUntilTimeout>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e04d      	b.n	8003774 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036dc:	b29b      	uxth	r3, r3
 80036de:	2bff      	cmp	r3, #255	; 0xff
 80036e0:	d90e      	bls.n	8003700 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	22ff      	movs	r2, #255	; 0xff
 80036e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ec:	b2da      	uxtb	r2, r3
 80036ee:	8979      	ldrh	r1, [r7, #10]
 80036f0:	2300      	movs	r3, #0
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f000 fa0f 	bl	8003b1c <I2C_TransferConfig>
 80036fe:	e00f      	b.n	8003720 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003704:	b29a      	uxth	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800370e:	b2da      	uxtb	r2, r3
 8003710:	8979      	ldrh	r1, [r7, #10]
 8003712:	2300      	movs	r3, #0
 8003714:	9300      	str	r3, [sp, #0]
 8003716:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800371a:	68f8      	ldr	r0, [r7, #12]
 800371c:	f000 f9fe 	bl	8003b1c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003724:	b29b      	uxth	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d19e      	bne.n	8003668 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800372a:	697a      	ldr	r2, [r7, #20]
 800372c:	6a39      	ldr	r1, [r7, #32]
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f000 f8cc 	bl	80038cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e01a      	b.n	8003774 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2220      	movs	r2, #32
 8003744:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	6859      	ldr	r1, [r3, #4]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	4b0b      	ldr	r3, [pc, #44]	; (8003780 <HAL_I2C_Master_Transmit+0x1e4>)
 8003752:	400b      	ands	r3, r1
 8003754:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2220      	movs	r2, #32
 800375a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800376e:	2300      	movs	r3, #0
 8003770:	e000      	b.n	8003774 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003772:	2302      	movs	r3, #2
  }
}
 8003774:	4618      	mov	r0, r3
 8003776:	3718      	adds	r7, #24
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	80002000 	.word	0x80002000
 8003780:	fe00e800 	.word	0xfe00e800

08003784 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	f003 0302 	and.w	r3, r3, #2
 8003796:	2b02      	cmp	r3, #2
 8003798:	d103      	bne.n	80037a2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2200      	movs	r2, #0
 80037a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	f003 0301 	and.w	r3, r3, #1
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d007      	beq.n	80037c0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	699a      	ldr	r2, [r3, #24]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0201 	orr.w	r2, r2, #1
 80037be:	619a      	str	r2, [r3, #24]
  }
}
 80037c0:	bf00      	nop
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	603b      	str	r3, [r7, #0]
 80037d8:	4613      	mov	r3, r2
 80037da:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037dc:	e022      	b.n	8003824 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e4:	d01e      	beq.n	8003824 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e6:	f7fe fa4b 	bl	8001c80 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	683a      	ldr	r2, [r7, #0]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d302      	bcc.n	80037fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d113      	bne.n	8003824 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003800:	f043 0220 	orr.w	r2, r3, #32
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2220      	movs	r2, #32
 800380c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e00f      	b.n	8003844 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	4013      	ands	r3, r2
 800382e:	68ba      	ldr	r2, [r7, #8]
 8003830:	429a      	cmp	r2, r3
 8003832:	bf0c      	ite	eq
 8003834:	2301      	moveq	r3, #1
 8003836:	2300      	movne	r3, #0
 8003838:	b2db      	uxtb	r3, r3
 800383a:	461a      	mov	r2, r3
 800383c:	79fb      	ldrb	r3, [r7, #7]
 800383e:	429a      	cmp	r2, r3
 8003840:	d0cd      	beq.n	80037de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3710      	adds	r7, #16
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003858:	e02c      	b.n	80038b4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	68b9      	ldr	r1, [r7, #8]
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	f000 f870 	bl	8003944 <I2C_IsErrorOccurred>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e02a      	b.n	80038c4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003874:	d01e      	beq.n	80038b4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003876:	f7fe fa03 	bl	8001c80 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	429a      	cmp	r2, r3
 8003884:	d302      	bcc.n	800388c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d113      	bne.n	80038b4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003890:	f043 0220 	orr.w	r2, r3, #32
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2220      	movs	r2, #32
 800389c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e007      	b.n	80038c4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	699b      	ldr	r3, [r3, #24]
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d1cb      	bne.n	800385a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3710      	adds	r7, #16
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}

080038cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	60f8      	str	r0, [r7, #12]
 80038d4:	60b9      	str	r1, [r7, #8]
 80038d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038d8:	e028      	b.n	800392c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	68b9      	ldr	r1, [r7, #8]
 80038de:	68f8      	ldr	r0, [r7, #12]
 80038e0:	f000 f830 	bl	8003944 <I2C_IsErrorOccurred>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e026      	b.n	800393c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038ee:	f7fe f9c7 	bl	8001c80 <HAL_GetTick>
 80038f2:	4602      	mov	r2, r0
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	68ba      	ldr	r2, [r7, #8]
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d302      	bcc.n	8003904 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d113      	bne.n	800392c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003908:	f043 0220 	orr.w	r2, r3, #32
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2220      	movs	r2, #32
 8003914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e007      	b.n	800393c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	699b      	ldr	r3, [r3, #24]
 8003932:	f003 0320 	and.w	r3, r3, #32
 8003936:	2b20      	cmp	r3, #32
 8003938:	d1cf      	bne.n	80038da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	4618      	mov	r0, r3
 800393e:	3710      	adds	r7, #16
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b08a      	sub	sp, #40	; 0x28
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003950:	2300      	movs	r3, #0
 8003952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	699b      	ldr	r3, [r3, #24]
 800395c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800395e:	2300      	movs	r3, #0
 8003960:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003966:	69bb      	ldr	r3, [r7, #24]
 8003968:	f003 0310 	and.w	r3, r3, #16
 800396c:	2b00      	cmp	r3, #0
 800396e:	d075      	beq.n	8003a5c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2210      	movs	r2, #16
 8003976:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003978:	e056      	b.n	8003a28 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003980:	d052      	beq.n	8003a28 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003982:	f7fe f97d 	bl	8001c80 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	429a      	cmp	r2, r3
 8003990:	d302      	bcc.n	8003998 <I2C_IsErrorOccurred+0x54>
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d147      	bne.n	8003a28 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039a2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80039aa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039ba:	d12e      	bne.n	8003a1a <I2C_IsErrorOccurred+0xd6>
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039c2:	d02a      	beq.n	8003a1a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80039c4:	7cfb      	ldrb	r3, [r7, #19]
 80039c6:	2b20      	cmp	r3, #32
 80039c8:	d027      	beq.n	8003a1a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	685a      	ldr	r2, [r3, #4]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80039d8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80039da:	f7fe f951 	bl	8001c80 <HAL_GetTick>
 80039de:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039e0:	e01b      	b.n	8003a1a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80039e2:	f7fe f94d 	bl	8001c80 <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b19      	cmp	r3, #25
 80039ee:	d914      	bls.n	8003a1a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f4:	f043 0220 	orr.w	r2, r3, #32
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2220      	movs	r2, #32
 8003a00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	f003 0320 	and.w	r3, r3, #32
 8003a24:	2b20      	cmp	r3, #32
 8003a26:	d1dc      	bne.n	80039e2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	f003 0320 	and.w	r3, r3, #32
 8003a32:	2b20      	cmp	r3, #32
 8003a34:	d003      	beq.n	8003a3e <I2C_IsErrorOccurred+0xfa>
 8003a36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d09d      	beq.n	800397a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003a3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d103      	bne.n	8003a4e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003a4e:	6a3b      	ldr	r3, [r7, #32]
 8003a50:	f043 0304 	orr.w	r3, r3, #4
 8003a54:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003a64:	69bb      	ldr	r3, [r7, #24]
 8003a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00b      	beq.n	8003a86 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
 8003a70:	f043 0301 	orr.w	r3, r3, #1
 8003a74:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a7e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003a86:	69bb      	ldr	r3, [r7, #24]
 8003a88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00b      	beq.n	8003aa8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003a90:	6a3b      	ldr	r3, [r7, #32]
 8003a92:	f043 0308 	orr.w	r3, r3, #8
 8003a96:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003aa0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00b      	beq.n	8003aca <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
 8003ab4:	f043 0302 	orr.w	r3, r3, #2
 8003ab8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ac2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003aca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d01c      	beq.n	8003b0c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ad2:	68f8      	ldr	r0, [r7, #12]
 8003ad4:	f7ff fe56 	bl	8003784 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	6859      	ldr	r1, [r3, #4]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	4b0d      	ldr	r3, [pc, #52]	; (8003b18 <I2C_IsErrorOccurred+0x1d4>)
 8003ae4:	400b      	ands	r3, r1
 8003ae6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	431a      	orrs	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2220      	movs	r2, #32
 8003af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3728      	adds	r7, #40	; 0x28
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	fe00e800 	.word	0xfe00e800

08003b1c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b087      	sub	sp, #28
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	607b      	str	r3, [r7, #4]
 8003b26:	460b      	mov	r3, r1
 8003b28:	817b      	strh	r3, [r7, #10]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b2e:	897b      	ldrh	r3, [r7, #10]
 8003b30:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b34:	7a7b      	ldrb	r3, [r7, #9]
 8003b36:	041b      	lsls	r3, r3, #16
 8003b38:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b3c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b42:	6a3b      	ldr	r3, [r7, #32]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003b4a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	6a3b      	ldr	r3, [r7, #32]
 8003b54:	0d5b      	lsrs	r3, r3, #21
 8003b56:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003b5a:	4b08      	ldr	r3, [pc, #32]	; (8003b7c <I2C_TransferConfig+0x60>)
 8003b5c:	430b      	orrs	r3, r1
 8003b5e:	43db      	mvns	r3, r3
 8003b60:	ea02 0103 	and.w	r1, r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003b6e:	bf00      	nop
 8003b70:	371c      	adds	r7, #28
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	03ff63ff 	.word	0x03ff63ff

08003b80 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	2b20      	cmp	r3, #32
 8003b94:	d138      	bne.n	8003c08 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d101      	bne.n	8003ba4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	e032      	b.n	8003c0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2224      	movs	r2, #36	; 0x24
 8003bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 0201 	bic.w	r2, r2, #1
 8003bc2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003bd2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	6819      	ldr	r1, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f042 0201 	orr.w	r2, r2, #1
 8003bf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2220      	movs	r2, #32
 8003bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c04:	2300      	movs	r3, #0
 8003c06:	e000      	b.n	8003c0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c08:	2302      	movs	r3, #2
  }
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr

08003c16 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c16:	b480      	push	{r7}
 8003c18:	b085      	sub	sp, #20
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
 8003c1e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	2b20      	cmp	r3, #32
 8003c2a:	d139      	bne.n	8003ca0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d101      	bne.n	8003c3a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003c36:	2302      	movs	r3, #2
 8003c38:	e033      	b.n	8003ca2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2224      	movs	r2, #36	; 0x24
 8003c46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f022 0201 	bic.w	r2, r2, #1
 8003c58:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003c68:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	021b      	lsls	r3, r3, #8
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0201 	orr.w	r2, r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2220      	movs	r2, #32
 8003c90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	e000      	b.n	8003ca2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003ca0:	2302      	movs	r3, #2
  }
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3714      	adds	r7, #20
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
	...

08003cb0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003cb4:	4b04      	ldr	r3, [pc, #16]	; (8003cc8 <HAL_PWREx_GetVoltageRange+0x18>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	40007000 	.word	0x40007000

08003ccc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b085      	sub	sp, #20
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cda:	d130      	bne.n	8003d3e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cdc:	4b23      	ldr	r3, [pc, #140]	; (8003d6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003ce4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ce8:	d038      	beq.n	8003d5c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cea:	4b20      	ldr	r3, [pc, #128]	; (8003d6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003cf2:	4a1e      	ldr	r2, [pc, #120]	; (8003d6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cf4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003cf8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003cfa:	4b1d      	ldr	r3, [pc, #116]	; (8003d70 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2232      	movs	r2, #50	; 0x32
 8003d00:	fb02 f303 	mul.w	r3, r2, r3
 8003d04:	4a1b      	ldr	r2, [pc, #108]	; (8003d74 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003d06:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0a:	0c9b      	lsrs	r3, r3, #18
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d10:	e002      	b.n	8003d18 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	3b01      	subs	r3, #1
 8003d16:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d18:	4b14      	ldr	r3, [pc, #80]	; (8003d6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d24:	d102      	bne.n	8003d2c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1f2      	bne.n	8003d12 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d2c:	4b0f      	ldr	r3, [pc, #60]	; (8003d6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d2e:	695b      	ldr	r3, [r3, #20]
 8003d30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d38:	d110      	bne.n	8003d5c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e00f      	b.n	8003d5e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d3e:	4b0b      	ldr	r3, [pc, #44]	; (8003d6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003d46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d4a:	d007      	beq.n	8003d5c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d4c:	4b07      	ldr	r3, [pc, #28]	; (8003d6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003d54:	4a05      	ldr	r2, [pc, #20]	; (8003d6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d5a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3714      	adds	r7, #20
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	40007000 	.word	0x40007000
 8003d70:	20000010 	.word	0x20000010
 8003d74:	431bde83 	.word	0x431bde83

08003d78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b088      	sub	sp, #32
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d102      	bne.n	8003d8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	f000 bc02 	b.w	8004590 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d8c:	4b96      	ldr	r3, [pc, #600]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	f003 030c 	and.w	r3, r3, #12
 8003d94:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d96:	4b94      	ldr	r3, [pc, #592]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f003 0303 	and.w	r3, r3, #3
 8003d9e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0310 	and.w	r3, r3, #16
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 80e4 	beq.w	8003f76 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d007      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x4c>
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	2b0c      	cmp	r3, #12
 8003db8:	f040 808b 	bne.w	8003ed2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	f040 8087 	bne.w	8003ed2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003dc4:	4b88      	ldr	r3, [pc, #544]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d005      	beq.n	8003ddc <HAL_RCC_OscConfig+0x64>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d101      	bne.n	8003ddc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e3d9      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a1a      	ldr	r2, [r3, #32]
 8003de0:	4b81      	ldr	r3, [pc, #516]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0308 	and.w	r3, r3, #8
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d004      	beq.n	8003df6 <HAL_RCC_OscConfig+0x7e>
 8003dec:	4b7e      	ldr	r3, [pc, #504]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003df4:	e005      	b.n	8003e02 <HAL_RCC_OscConfig+0x8a>
 8003df6:	4b7c      	ldr	r3, [pc, #496]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003df8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dfc:	091b      	lsrs	r3, r3, #4
 8003dfe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d223      	bcs.n	8003e4e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a1b      	ldr	r3, [r3, #32]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f000 fd54 	bl	80048b8 <RCC_SetFlashLatencyFromMSIRange>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e3ba      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e1a:	4b73      	ldr	r3, [pc, #460]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a72      	ldr	r2, [pc, #456]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003e20:	f043 0308 	orr.w	r3, r3, #8
 8003e24:	6013      	str	r3, [r2, #0]
 8003e26:	4b70      	ldr	r3, [pc, #448]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a1b      	ldr	r3, [r3, #32]
 8003e32:	496d      	ldr	r1, [pc, #436]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e38:	4b6b      	ldr	r3, [pc, #428]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	69db      	ldr	r3, [r3, #28]
 8003e44:	021b      	lsls	r3, r3, #8
 8003e46:	4968      	ldr	r1, [pc, #416]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	604b      	str	r3, [r1, #4]
 8003e4c:	e025      	b.n	8003e9a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e4e:	4b66      	ldr	r3, [pc, #408]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a65      	ldr	r2, [pc, #404]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003e54:	f043 0308 	orr.w	r3, r3, #8
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	4b63      	ldr	r3, [pc, #396]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	4960      	ldr	r1, [pc, #384]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e6c:	4b5e      	ldr	r3, [pc, #376]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	69db      	ldr	r3, [r3, #28]
 8003e78:	021b      	lsls	r3, r3, #8
 8003e7a:	495b      	ldr	r1, [pc, #364]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d109      	bne.n	8003e9a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f000 fd14 	bl	80048b8 <RCC_SetFlashLatencyFromMSIRange>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e37a      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e9a:	f000 fc81 	bl	80047a0 <HAL_RCC_GetSysClockFreq>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	4b51      	ldr	r3, [pc, #324]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	091b      	lsrs	r3, r3, #4
 8003ea6:	f003 030f 	and.w	r3, r3, #15
 8003eaa:	4950      	ldr	r1, [pc, #320]	; (8003fec <HAL_RCC_OscConfig+0x274>)
 8003eac:	5ccb      	ldrb	r3, [r1, r3]
 8003eae:	f003 031f 	and.w	r3, r3, #31
 8003eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8003eb6:	4a4e      	ldr	r2, [pc, #312]	; (8003ff0 <HAL_RCC_OscConfig+0x278>)
 8003eb8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003eba:	4b4e      	ldr	r3, [pc, #312]	; (8003ff4 <HAL_RCC_OscConfig+0x27c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7fd fe8e 	bl	8001be0 <HAL_InitTick>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003ec8:	7bfb      	ldrb	r3, [r7, #15]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d052      	beq.n	8003f74 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003ece:	7bfb      	ldrb	r3, [r7, #15]
 8003ed0:	e35e      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d032      	beq.n	8003f40 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003eda:	4b43      	ldr	r3, [pc, #268]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a42      	ldr	r2, [pc, #264]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003ee0:	f043 0301 	orr.w	r3, r3, #1
 8003ee4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003ee6:	f7fd fecb 	bl	8001c80 <HAL_GetTick>
 8003eea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003eec:	e008      	b.n	8003f00 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003eee:	f7fd fec7 	bl	8001c80 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e347      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f00:	4b39      	ldr	r3, [pc, #228]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d0f0      	beq.n	8003eee <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f0c:	4b36      	ldr	r3, [pc, #216]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a35      	ldr	r2, [pc, #212]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003f12:	f043 0308 	orr.w	r3, r3, #8
 8003f16:	6013      	str	r3, [r2, #0]
 8003f18:	4b33      	ldr	r3, [pc, #204]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	4930      	ldr	r1, [pc, #192]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f2a:	4b2f      	ldr	r3, [pc, #188]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	021b      	lsls	r3, r3, #8
 8003f38:	492b      	ldr	r1, [pc, #172]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	604b      	str	r3, [r1, #4]
 8003f3e:	e01a      	b.n	8003f76 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003f40:	4b29      	ldr	r3, [pc, #164]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a28      	ldr	r2, [pc, #160]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003f46:	f023 0301 	bic.w	r3, r3, #1
 8003f4a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f4c:	f7fd fe98 	bl	8001c80 <HAL_GetTick>
 8003f50:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003f52:	e008      	b.n	8003f66 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f54:	f7fd fe94 	bl	8001c80 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e314      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003f66:	4b20      	ldr	r3, [pc, #128]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d1f0      	bne.n	8003f54 <HAL_RCC_OscConfig+0x1dc>
 8003f72:	e000      	b.n	8003f76 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f74:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d073      	beq.n	800406a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	2b08      	cmp	r3, #8
 8003f86:	d005      	beq.n	8003f94 <HAL_RCC_OscConfig+0x21c>
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	2b0c      	cmp	r3, #12
 8003f8c:	d10e      	bne.n	8003fac <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	2b03      	cmp	r3, #3
 8003f92:	d10b      	bne.n	8003fac <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f94:	4b14      	ldr	r3, [pc, #80]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d063      	beq.n	8004068 <HAL_RCC_OscConfig+0x2f0>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d15f      	bne.n	8004068 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e2f1      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fb4:	d106      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x24c>
 8003fb6:	4b0c      	ldr	r3, [pc, #48]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a0b      	ldr	r2, [pc, #44]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003fbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fc0:	6013      	str	r3, [r2, #0]
 8003fc2:	e025      	b.n	8004010 <HAL_RCC_OscConfig+0x298>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fcc:	d114      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x280>
 8003fce:	4b06      	ldr	r3, [pc, #24]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a05      	ldr	r2, [pc, #20]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003fd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fd8:	6013      	str	r3, [r2, #0]
 8003fda:	4b03      	ldr	r3, [pc, #12]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a02      	ldr	r2, [pc, #8]	; (8003fe8 <HAL_RCC_OscConfig+0x270>)
 8003fe0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fe4:	6013      	str	r3, [r2, #0]
 8003fe6:	e013      	b.n	8004010 <HAL_RCC_OscConfig+0x298>
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	08008440 	.word	0x08008440
 8003ff0:	20000010 	.word	0x20000010
 8003ff4:	20000014 	.word	0x20000014
 8003ff8:	4ba0      	ldr	r3, [pc, #640]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a9f      	ldr	r2, [pc, #636]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8003ffe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004002:	6013      	str	r3, [r2, #0]
 8004004:	4b9d      	ldr	r3, [pc, #628]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a9c      	ldr	r2, [pc, #624]	; (800427c <HAL_RCC_OscConfig+0x504>)
 800400a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800400e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d013      	beq.n	8004040 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004018:	f7fd fe32 	bl	8001c80 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800401e:	e008      	b.n	8004032 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004020:	f7fd fe2e 	bl	8001c80 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	2b64      	cmp	r3, #100	; 0x64
 800402c:	d901      	bls.n	8004032 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e2ae      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004032:	4b92      	ldr	r3, [pc, #584]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d0f0      	beq.n	8004020 <HAL_RCC_OscConfig+0x2a8>
 800403e:	e014      	b.n	800406a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004040:	f7fd fe1e 	bl	8001c80 <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004048:	f7fd fe1a 	bl	8001c80 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b64      	cmp	r3, #100	; 0x64
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e29a      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800405a:	4b88      	ldr	r3, [pc, #544]	; (800427c <HAL_RCC_OscConfig+0x504>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1f0      	bne.n	8004048 <HAL_RCC_OscConfig+0x2d0>
 8004066:	e000      	b.n	800406a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004068:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	2b00      	cmp	r3, #0
 8004074:	d060      	beq.n	8004138 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	2b04      	cmp	r3, #4
 800407a:	d005      	beq.n	8004088 <HAL_RCC_OscConfig+0x310>
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	2b0c      	cmp	r3, #12
 8004080:	d119      	bne.n	80040b6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	2b02      	cmp	r3, #2
 8004086:	d116      	bne.n	80040b6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004088:	4b7c      	ldr	r3, [pc, #496]	; (800427c <HAL_RCC_OscConfig+0x504>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004090:	2b00      	cmp	r3, #0
 8004092:	d005      	beq.n	80040a0 <HAL_RCC_OscConfig+0x328>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d101      	bne.n	80040a0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e277      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a0:	4b76      	ldr	r3, [pc, #472]	; (800427c <HAL_RCC_OscConfig+0x504>)
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	061b      	lsls	r3, r3, #24
 80040ae:	4973      	ldr	r1, [pc, #460]	; (800427c <HAL_RCC_OscConfig+0x504>)
 80040b0:	4313      	orrs	r3, r2
 80040b2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040b4:	e040      	b.n	8004138 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d023      	beq.n	8004106 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040be:	4b6f      	ldr	r3, [pc, #444]	; (800427c <HAL_RCC_OscConfig+0x504>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a6e      	ldr	r2, [pc, #440]	; (800427c <HAL_RCC_OscConfig+0x504>)
 80040c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ca:	f7fd fdd9 	bl	8001c80 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040d2:	f7fd fdd5 	bl	8001c80 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e255      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040e4:	4b65      	ldr	r3, [pc, #404]	; (800427c <HAL_RCC_OscConfig+0x504>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0f0      	beq.n	80040d2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f0:	4b62      	ldr	r3, [pc, #392]	; (800427c <HAL_RCC_OscConfig+0x504>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	691b      	ldr	r3, [r3, #16]
 80040fc:	061b      	lsls	r3, r3, #24
 80040fe:	495f      	ldr	r1, [pc, #380]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8004100:	4313      	orrs	r3, r2
 8004102:	604b      	str	r3, [r1, #4]
 8004104:	e018      	b.n	8004138 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004106:	4b5d      	ldr	r3, [pc, #372]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a5c      	ldr	r2, [pc, #368]	; (800427c <HAL_RCC_OscConfig+0x504>)
 800410c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004110:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004112:	f7fd fdb5 	bl	8001c80 <HAL_GetTick>
 8004116:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004118:	e008      	b.n	800412c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800411a:	f7fd fdb1 	bl	8001c80 <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	2b02      	cmp	r3, #2
 8004126:	d901      	bls.n	800412c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e231      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800412c:	4b53      	ldr	r3, [pc, #332]	; (800427c <HAL_RCC_OscConfig+0x504>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004134:	2b00      	cmp	r3, #0
 8004136:	d1f0      	bne.n	800411a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0308 	and.w	r3, r3, #8
 8004140:	2b00      	cmp	r3, #0
 8004142:	d03c      	beq.n	80041be <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	695b      	ldr	r3, [r3, #20]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d01c      	beq.n	8004186 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800414c:	4b4b      	ldr	r3, [pc, #300]	; (800427c <HAL_RCC_OscConfig+0x504>)
 800414e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004152:	4a4a      	ldr	r2, [pc, #296]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8004154:	f043 0301 	orr.w	r3, r3, #1
 8004158:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800415c:	f7fd fd90 	bl	8001c80 <HAL_GetTick>
 8004160:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004162:	e008      	b.n	8004176 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004164:	f7fd fd8c 	bl	8001c80 <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	2b02      	cmp	r3, #2
 8004170:	d901      	bls.n	8004176 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e20c      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004176:	4b41      	ldr	r3, [pc, #260]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8004178:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d0ef      	beq.n	8004164 <HAL_RCC_OscConfig+0x3ec>
 8004184:	e01b      	b.n	80041be <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004186:	4b3d      	ldr	r3, [pc, #244]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8004188:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800418c:	4a3b      	ldr	r2, [pc, #236]	; (800427c <HAL_RCC_OscConfig+0x504>)
 800418e:	f023 0301 	bic.w	r3, r3, #1
 8004192:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004196:	f7fd fd73 	bl	8001c80 <HAL_GetTick>
 800419a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800419c:	e008      	b.n	80041b0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800419e:	f7fd fd6f 	bl	8001c80 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d901      	bls.n	80041b0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e1ef      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041b0:	4b32      	ldr	r3, [pc, #200]	; (800427c <HAL_RCC_OscConfig+0x504>)
 80041b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1ef      	bne.n	800419e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0304 	and.w	r3, r3, #4
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f000 80a6 	beq.w	8004318 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041cc:	2300      	movs	r3, #0
 80041ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80041d0:	4b2a      	ldr	r3, [pc, #168]	; (800427c <HAL_RCC_OscConfig+0x504>)
 80041d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d10d      	bne.n	80041f8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041dc:	4b27      	ldr	r3, [pc, #156]	; (800427c <HAL_RCC_OscConfig+0x504>)
 80041de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041e0:	4a26      	ldr	r2, [pc, #152]	; (800427c <HAL_RCC_OscConfig+0x504>)
 80041e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041e6:	6593      	str	r3, [r2, #88]	; 0x58
 80041e8:	4b24      	ldr	r3, [pc, #144]	; (800427c <HAL_RCC_OscConfig+0x504>)
 80041ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041f0:	60bb      	str	r3, [r7, #8]
 80041f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041f4:	2301      	movs	r3, #1
 80041f6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041f8:	4b21      	ldr	r3, [pc, #132]	; (8004280 <HAL_RCC_OscConfig+0x508>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004200:	2b00      	cmp	r3, #0
 8004202:	d118      	bne.n	8004236 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004204:	4b1e      	ldr	r3, [pc, #120]	; (8004280 <HAL_RCC_OscConfig+0x508>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a1d      	ldr	r2, [pc, #116]	; (8004280 <HAL_RCC_OscConfig+0x508>)
 800420a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800420e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004210:	f7fd fd36 	bl	8001c80 <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004216:	e008      	b.n	800422a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004218:	f7fd fd32 	bl	8001c80 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e1b2      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800422a:	4b15      	ldr	r3, [pc, #84]	; (8004280 <HAL_RCC_OscConfig+0x508>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0f0      	beq.n	8004218 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	2b01      	cmp	r3, #1
 800423c:	d108      	bne.n	8004250 <HAL_RCC_OscConfig+0x4d8>
 800423e:	4b0f      	ldr	r3, [pc, #60]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8004240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004244:	4a0d      	ldr	r2, [pc, #52]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8004246:	f043 0301 	orr.w	r3, r3, #1
 800424a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800424e:	e029      	b.n	80042a4 <HAL_RCC_OscConfig+0x52c>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	2b05      	cmp	r3, #5
 8004256:	d115      	bne.n	8004284 <HAL_RCC_OscConfig+0x50c>
 8004258:	4b08      	ldr	r3, [pc, #32]	; (800427c <HAL_RCC_OscConfig+0x504>)
 800425a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800425e:	4a07      	ldr	r2, [pc, #28]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8004260:	f043 0304 	orr.w	r3, r3, #4
 8004264:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004268:	4b04      	ldr	r3, [pc, #16]	; (800427c <HAL_RCC_OscConfig+0x504>)
 800426a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800426e:	4a03      	ldr	r2, [pc, #12]	; (800427c <HAL_RCC_OscConfig+0x504>)
 8004270:	f043 0301 	orr.w	r3, r3, #1
 8004274:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004278:	e014      	b.n	80042a4 <HAL_RCC_OscConfig+0x52c>
 800427a:	bf00      	nop
 800427c:	40021000 	.word	0x40021000
 8004280:	40007000 	.word	0x40007000
 8004284:	4b9a      	ldr	r3, [pc, #616]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 8004286:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800428a:	4a99      	ldr	r2, [pc, #612]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 800428c:	f023 0301 	bic.w	r3, r3, #1
 8004290:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004294:	4b96      	ldr	r3, [pc, #600]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 8004296:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800429a:	4a95      	ldr	r2, [pc, #596]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 800429c:	f023 0304 	bic.w	r3, r3, #4
 80042a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d016      	beq.n	80042da <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ac:	f7fd fce8 	bl	8001c80 <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042b2:	e00a      	b.n	80042ca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042b4:	f7fd fce4 	bl	8001c80 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	f241 3288 	movw	r2, #5000	; 0x1388
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e162      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042ca:	4b89      	ldr	r3, [pc, #548]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 80042cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042d0:	f003 0302 	and.w	r3, r3, #2
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0ed      	beq.n	80042b4 <HAL_RCC_OscConfig+0x53c>
 80042d8:	e015      	b.n	8004306 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042da:	f7fd fcd1 	bl	8001c80 <HAL_GetTick>
 80042de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042e0:	e00a      	b.n	80042f8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042e2:	f7fd fccd 	bl	8001c80 <HAL_GetTick>
 80042e6:	4602      	mov	r2, r0
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d901      	bls.n	80042f8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e14b      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042f8:	4b7d      	ldr	r3, [pc, #500]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 80042fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042fe:	f003 0302 	and.w	r3, r3, #2
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1ed      	bne.n	80042e2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004306:	7ffb      	ldrb	r3, [r7, #31]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d105      	bne.n	8004318 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800430c:	4b78      	ldr	r3, [pc, #480]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 800430e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004310:	4a77      	ldr	r2, [pc, #476]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 8004312:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004316:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0320 	and.w	r3, r3, #32
 8004320:	2b00      	cmp	r3, #0
 8004322:	d03c      	beq.n	800439e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004328:	2b00      	cmp	r3, #0
 800432a:	d01c      	beq.n	8004366 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800432c:	4b70      	ldr	r3, [pc, #448]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 800432e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004332:	4a6f      	ldr	r2, [pc, #444]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 8004334:	f043 0301 	orr.w	r3, r3, #1
 8004338:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800433c:	f7fd fca0 	bl	8001c80 <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004344:	f7fd fc9c 	bl	8001c80 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e11c      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004356:	4b66      	ldr	r3, [pc, #408]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 8004358:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800435c:	f003 0302 	and.w	r3, r3, #2
 8004360:	2b00      	cmp	r3, #0
 8004362:	d0ef      	beq.n	8004344 <HAL_RCC_OscConfig+0x5cc>
 8004364:	e01b      	b.n	800439e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004366:	4b62      	ldr	r3, [pc, #392]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 8004368:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800436c:	4a60      	ldr	r2, [pc, #384]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 800436e:	f023 0301 	bic.w	r3, r3, #1
 8004372:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004376:	f7fd fc83 	bl	8001c80 <HAL_GetTick>
 800437a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800437c:	e008      	b.n	8004390 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800437e:	f7fd fc7f 	bl	8001c80 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	2b02      	cmp	r3, #2
 800438a:	d901      	bls.n	8004390 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e0ff      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004390:	4b57      	ldr	r3, [pc, #348]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 8004392:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004396:	f003 0302 	and.w	r3, r3, #2
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1ef      	bne.n	800437e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f000 80f3 	beq.w	800458e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	f040 80c9 	bne.w	8004544 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80043b2:	4b4f      	ldr	r3, [pc, #316]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	f003 0203 	and.w	r2, r3, #3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d12c      	bne.n	8004420 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d0:	3b01      	subs	r3, #1
 80043d2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d123      	bne.n	8004420 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043e2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d11b      	bne.n	8004420 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d113      	bne.n	8004420 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004402:	085b      	lsrs	r3, r3, #1
 8004404:	3b01      	subs	r3, #1
 8004406:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004408:	429a      	cmp	r2, r3
 800440a:	d109      	bne.n	8004420 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	085b      	lsrs	r3, r3, #1
 8004418:	3b01      	subs	r3, #1
 800441a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800441c:	429a      	cmp	r2, r3
 800441e:	d06b      	beq.n	80044f8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	2b0c      	cmp	r3, #12
 8004424:	d062      	beq.n	80044ec <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004426:	4b32      	ldr	r3, [pc, #200]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d001      	beq.n	8004436 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e0ac      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004436:	4b2e      	ldr	r3, [pc, #184]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a2d      	ldr	r2, [pc, #180]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 800443c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004440:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004442:	f7fd fc1d 	bl	8001c80 <HAL_GetTick>
 8004446:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004448:	e008      	b.n	800445c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800444a:	f7fd fc19 	bl	8001c80 <HAL_GetTick>
 800444e:	4602      	mov	r2, r0
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	2b02      	cmp	r3, #2
 8004456:	d901      	bls.n	800445c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e099      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800445c:	4b24      	ldr	r3, [pc, #144]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d1f0      	bne.n	800444a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004468:	4b21      	ldr	r3, [pc, #132]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 800446a:	68da      	ldr	r2, [r3, #12]
 800446c:	4b21      	ldr	r3, [pc, #132]	; (80044f4 <HAL_RCC_OscConfig+0x77c>)
 800446e:	4013      	ands	r3, r2
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004478:	3a01      	subs	r2, #1
 800447a:	0112      	lsls	r2, r2, #4
 800447c:	4311      	orrs	r1, r2
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004482:	0212      	lsls	r2, r2, #8
 8004484:	4311      	orrs	r1, r2
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800448a:	0852      	lsrs	r2, r2, #1
 800448c:	3a01      	subs	r2, #1
 800448e:	0552      	lsls	r2, r2, #21
 8004490:	4311      	orrs	r1, r2
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004496:	0852      	lsrs	r2, r2, #1
 8004498:	3a01      	subs	r2, #1
 800449a:	0652      	lsls	r2, r2, #25
 800449c:	4311      	orrs	r1, r2
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80044a2:	06d2      	lsls	r2, r2, #27
 80044a4:	430a      	orrs	r2, r1
 80044a6:	4912      	ldr	r1, [pc, #72]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80044ac:	4b10      	ldr	r3, [pc, #64]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a0f      	ldr	r2, [pc, #60]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 80044b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044b8:	4b0d      	ldr	r3, [pc, #52]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	4a0c      	ldr	r2, [pc, #48]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 80044be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80044c4:	f7fd fbdc 	bl	8001c80 <HAL_GetTick>
 80044c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044ca:	e008      	b.n	80044de <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044cc:	f7fd fbd8 	bl	8001c80 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e058      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044de:	4b04      	ldr	r3, [pc, #16]	; (80044f0 <HAL_RCC_OscConfig+0x778>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d0f0      	beq.n	80044cc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80044ea:	e050      	b.n	800458e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e04f      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
 80044f0:	40021000 	.word	0x40021000
 80044f4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044f8:	4b27      	ldr	r3, [pc, #156]	; (8004598 <HAL_RCC_OscConfig+0x820>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d144      	bne.n	800458e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004504:	4b24      	ldr	r3, [pc, #144]	; (8004598 <HAL_RCC_OscConfig+0x820>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a23      	ldr	r2, [pc, #140]	; (8004598 <HAL_RCC_OscConfig+0x820>)
 800450a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800450e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004510:	4b21      	ldr	r3, [pc, #132]	; (8004598 <HAL_RCC_OscConfig+0x820>)
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	4a20      	ldr	r2, [pc, #128]	; (8004598 <HAL_RCC_OscConfig+0x820>)
 8004516:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800451a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800451c:	f7fd fbb0 	bl	8001c80 <HAL_GetTick>
 8004520:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004522:	e008      	b.n	8004536 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004524:	f7fd fbac 	bl	8001c80 <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	2b02      	cmp	r3, #2
 8004530:	d901      	bls.n	8004536 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e02c      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004536:	4b18      	ldr	r3, [pc, #96]	; (8004598 <HAL_RCC_OscConfig+0x820>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d0f0      	beq.n	8004524 <HAL_RCC_OscConfig+0x7ac>
 8004542:	e024      	b.n	800458e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	2b0c      	cmp	r3, #12
 8004548:	d01f      	beq.n	800458a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800454a:	4b13      	ldr	r3, [pc, #76]	; (8004598 <HAL_RCC_OscConfig+0x820>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a12      	ldr	r2, [pc, #72]	; (8004598 <HAL_RCC_OscConfig+0x820>)
 8004550:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004554:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004556:	f7fd fb93 	bl	8001c80 <HAL_GetTick>
 800455a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800455c:	e008      	b.n	8004570 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800455e:	f7fd fb8f 	bl	8001c80 <HAL_GetTick>
 8004562:	4602      	mov	r2, r0
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	2b02      	cmp	r3, #2
 800456a:	d901      	bls.n	8004570 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	e00f      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004570:	4b09      	ldr	r3, [pc, #36]	; (8004598 <HAL_RCC_OscConfig+0x820>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1f0      	bne.n	800455e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800457c:	4b06      	ldr	r3, [pc, #24]	; (8004598 <HAL_RCC_OscConfig+0x820>)
 800457e:	68da      	ldr	r2, [r3, #12]
 8004580:	4905      	ldr	r1, [pc, #20]	; (8004598 <HAL_RCC_OscConfig+0x820>)
 8004582:	4b06      	ldr	r3, [pc, #24]	; (800459c <HAL_RCC_OscConfig+0x824>)
 8004584:	4013      	ands	r3, r2
 8004586:	60cb      	str	r3, [r1, #12]
 8004588:	e001      	b.n	800458e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e000      	b.n	8004590 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	3720      	adds	r7, #32
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	40021000 	.word	0x40021000
 800459c:	feeefffc 	.word	0xfeeefffc

080045a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d101      	bne.n	80045b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e0e7      	b.n	8004784 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045b4:	4b75      	ldr	r3, [pc, #468]	; (800478c <HAL_RCC_ClockConfig+0x1ec>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0307 	and.w	r3, r3, #7
 80045bc:	683a      	ldr	r2, [r7, #0]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d910      	bls.n	80045e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045c2:	4b72      	ldr	r3, [pc, #456]	; (800478c <HAL_RCC_ClockConfig+0x1ec>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f023 0207 	bic.w	r2, r3, #7
 80045ca:	4970      	ldr	r1, [pc, #448]	; (800478c <HAL_RCC_ClockConfig+0x1ec>)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045d2:	4b6e      	ldr	r3, [pc, #440]	; (800478c <HAL_RCC_ClockConfig+0x1ec>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0307 	and.w	r3, r3, #7
 80045da:	683a      	ldr	r2, [r7, #0]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d001      	beq.n	80045e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e0cf      	b.n	8004784 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0302 	and.w	r3, r3, #2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d010      	beq.n	8004612 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	4b66      	ldr	r3, [pc, #408]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d908      	bls.n	8004612 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004600:	4b63      	ldr	r3, [pc, #396]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	4960      	ldr	r1, [pc, #384]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 800460e:	4313      	orrs	r3, r2
 8004610:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b00      	cmp	r3, #0
 800461c:	d04c      	beq.n	80046b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	2b03      	cmp	r3, #3
 8004624:	d107      	bne.n	8004636 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004626:	4b5a      	ldr	r3, [pc, #360]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d121      	bne.n	8004676 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e0a6      	b.n	8004784 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	2b02      	cmp	r3, #2
 800463c:	d107      	bne.n	800464e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800463e:	4b54      	ldr	r3, [pc, #336]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d115      	bne.n	8004676 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e09a      	b.n	8004784 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d107      	bne.n	8004666 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004656:	4b4e      	ldr	r3, [pc, #312]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d109      	bne.n	8004676 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e08e      	b.n	8004784 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004666:	4b4a      	ldr	r3, [pc, #296]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800466e:	2b00      	cmp	r3, #0
 8004670:	d101      	bne.n	8004676 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e086      	b.n	8004784 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004676:	4b46      	ldr	r3, [pc, #280]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f023 0203 	bic.w	r2, r3, #3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	4943      	ldr	r1, [pc, #268]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 8004684:	4313      	orrs	r3, r2
 8004686:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004688:	f7fd fafa 	bl	8001c80 <HAL_GetTick>
 800468c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800468e:	e00a      	b.n	80046a6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004690:	f7fd faf6 	bl	8001c80 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	f241 3288 	movw	r2, #5000	; 0x1388
 800469e:	4293      	cmp	r3, r2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e06e      	b.n	8004784 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046a6:	4b3a      	ldr	r3, [pc, #232]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 020c 	and.w	r2, r3, #12
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d1eb      	bne.n	8004690 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0302 	and.w	r3, r3, #2
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d010      	beq.n	80046e6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689a      	ldr	r2, [r3, #8]
 80046c8:	4b31      	ldr	r3, [pc, #196]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d208      	bcs.n	80046e6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046d4:	4b2e      	ldr	r3, [pc, #184]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	492b      	ldr	r1, [pc, #172]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046e6:	4b29      	ldr	r3, [pc, #164]	; (800478c <HAL_RCC_ClockConfig+0x1ec>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0307 	and.w	r3, r3, #7
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d210      	bcs.n	8004716 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046f4:	4b25      	ldr	r3, [pc, #148]	; (800478c <HAL_RCC_ClockConfig+0x1ec>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f023 0207 	bic.w	r2, r3, #7
 80046fc:	4923      	ldr	r1, [pc, #140]	; (800478c <HAL_RCC_ClockConfig+0x1ec>)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	4313      	orrs	r3, r2
 8004702:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004704:	4b21      	ldr	r3, [pc, #132]	; (800478c <HAL_RCC_ClockConfig+0x1ec>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0307 	and.w	r3, r3, #7
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	429a      	cmp	r2, r3
 8004710:	d001      	beq.n	8004716 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e036      	b.n	8004784 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0304 	and.w	r3, r3, #4
 800471e:	2b00      	cmp	r3, #0
 8004720:	d008      	beq.n	8004734 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004722:	4b1b      	ldr	r3, [pc, #108]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	4918      	ldr	r1, [pc, #96]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 8004730:	4313      	orrs	r3, r2
 8004732:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0308 	and.w	r3, r3, #8
 800473c:	2b00      	cmp	r3, #0
 800473e:	d009      	beq.n	8004754 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004740:	4b13      	ldr	r3, [pc, #76]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	00db      	lsls	r3, r3, #3
 800474e:	4910      	ldr	r1, [pc, #64]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 8004750:	4313      	orrs	r3, r2
 8004752:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004754:	f000 f824 	bl	80047a0 <HAL_RCC_GetSysClockFreq>
 8004758:	4602      	mov	r2, r0
 800475a:	4b0d      	ldr	r3, [pc, #52]	; (8004790 <HAL_RCC_ClockConfig+0x1f0>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	091b      	lsrs	r3, r3, #4
 8004760:	f003 030f 	and.w	r3, r3, #15
 8004764:	490b      	ldr	r1, [pc, #44]	; (8004794 <HAL_RCC_ClockConfig+0x1f4>)
 8004766:	5ccb      	ldrb	r3, [r1, r3]
 8004768:	f003 031f 	and.w	r3, r3, #31
 800476c:	fa22 f303 	lsr.w	r3, r2, r3
 8004770:	4a09      	ldr	r2, [pc, #36]	; (8004798 <HAL_RCC_ClockConfig+0x1f8>)
 8004772:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004774:	4b09      	ldr	r3, [pc, #36]	; (800479c <HAL_RCC_ClockConfig+0x1fc>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4618      	mov	r0, r3
 800477a:	f7fd fa31 	bl	8001be0 <HAL_InitTick>
 800477e:	4603      	mov	r3, r0
 8004780:	72fb      	strb	r3, [r7, #11]

  return status;
 8004782:	7afb      	ldrb	r3, [r7, #11]
}
 8004784:	4618      	mov	r0, r3
 8004786:	3710      	adds	r7, #16
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}
 800478c:	40022000 	.word	0x40022000
 8004790:	40021000 	.word	0x40021000
 8004794:	08008440 	.word	0x08008440
 8004798:	20000010 	.word	0x20000010
 800479c:	20000014 	.word	0x20000014

080047a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b089      	sub	sp, #36	; 0x24
 80047a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80047a6:	2300      	movs	r3, #0
 80047a8:	61fb      	str	r3, [r7, #28]
 80047aa:	2300      	movs	r3, #0
 80047ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047ae:	4b3e      	ldr	r3, [pc, #248]	; (80048a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f003 030c 	and.w	r3, r3, #12
 80047b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047b8:	4b3b      	ldr	r3, [pc, #236]	; (80048a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	f003 0303 	and.w	r3, r3, #3
 80047c0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d005      	beq.n	80047d4 <HAL_RCC_GetSysClockFreq+0x34>
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	2b0c      	cmp	r3, #12
 80047cc:	d121      	bne.n	8004812 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d11e      	bne.n	8004812 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80047d4:	4b34      	ldr	r3, [pc, #208]	; (80048a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0308 	and.w	r3, r3, #8
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d107      	bne.n	80047f0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80047e0:	4b31      	ldr	r3, [pc, #196]	; (80048a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80047e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047e6:	0a1b      	lsrs	r3, r3, #8
 80047e8:	f003 030f 	and.w	r3, r3, #15
 80047ec:	61fb      	str	r3, [r7, #28]
 80047ee:	e005      	b.n	80047fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80047f0:	4b2d      	ldr	r3, [pc, #180]	; (80048a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	091b      	lsrs	r3, r3, #4
 80047f6:	f003 030f 	and.w	r3, r3, #15
 80047fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80047fc:	4a2b      	ldr	r2, [pc, #172]	; (80048ac <HAL_RCC_GetSysClockFreq+0x10c>)
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004804:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d10d      	bne.n	8004828 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004810:	e00a      	b.n	8004828 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	2b04      	cmp	r3, #4
 8004816:	d102      	bne.n	800481e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004818:	4b25      	ldr	r3, [pc, #148]	; (80048b0 <HAL_RCC_GetSysClockFreq+0x110>)
 800481a:	61bb      	str	r3, [r7, #24]
 800481c:	e004      	b.n	8004828 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	2b08      	cmp	r3, #8
 8004822:	d101      	bne.n	8004828 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004824:	4b23      	ldr	r3, [pc, #140]	; (80048b4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004826:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	2b0c      	cmp	r3, #12
 800482c:	d134      	bne.n	8004898 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800482e:	4b1e      	ldr	r3, [pc, #120]	; (80048a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	f003 0303 	and.w	r3, r3, #3
 8004836:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	2b02      	cmp	r3, #2
 800483c:	d003      	beq.n	8004846 <HAL_RCC_GetSysClockFreq+0xa6>
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	2b03      	cmp	r3, #3
 8004842:	d003      	beq.n	800484c <HAL_RCC_GetSysClockFreq+0xac>
 8004844:	e005      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004846:	4b1a      	ldr	r3, [pc, #104]	; (80048b0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004848:	617b      	str	r3, [r7, #20]
      break;
 800484a:	e005      	b.n	8004858 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800484c:	4b19      	ldr	r3, [pc, #100]	; (80048b4 <HAL_RCC_GetSysClockFreq+0x114>)
 800484e:	617b      	str	r3, [r7, #20]
      break;
 8004850:	e002      	b.n	8004858 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	617b      	str	r3, [r7, #20]
      break;
 8004856:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004858:	4b13      	ldr	r3, [pc, #76]	; (80048a8 <HAL_RCC_GetSysClockFreq+0x108>)
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	091b      	lsrs	r3, r3, #4
 800485e:	f003 0307 	and.w	r3, r3, #7
 8004862:	3301      	adds	r3, #1
 8004864:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004866:	4b10      	ldr	r3, [pc, #64]	; (80048a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	0a1b      	lsrs	r3, r3, #8
 800486c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004870:	697a      	ldr	r2, [r7, #20]
 8004872:	fb03 f202 	mul.w	r2, r3, r2
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	fbb2 f3f3 	udiv	r3, r2, r3
 800487c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800487e:	4b0a      	ldr	r3, [pc, #40]	; (80048a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	0e5b      	lsrs	r3, r3, #25
 8004884:	f003 0303 	and.w	r3, r3, #3
 8004888:	3301      	adds	r3, #1
 800488a:	005b      	lsls	r3, r3, #1
 800488c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	fbb2 f3f3 	udiv	r3, r2, r3
 8004896:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004898:	69bb      	ldr	r3, [r7, #24]
}
 800489a:	4618      	mov	r0, r3
 800489c:	3724      	adds	r7, #36	; 0x24
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	40021000 	.word	0x40021000
 80048ac:	08008450 	.word	0x08008450
 80048b0:	00f42400 	.word	0x00f42400
 80048b4:	007a1200 	.word	0x007a1200

080048b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b086      	sub	sp, #24
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80048c0:	2300      	movs	r3, #0
 80048c2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80048c4:	4b2a      	ldr	r3, [pc, #168]	; (8004970 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d003      	beq.n	80048d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80048d0:	f7ff f9ee 	bl	8003cb0 <HAL_PWREx_GetVoltageRange>
 80048d4:	6178      	str	r0, [r7, #20]
 80048d6:	e014      	b.n	8004902 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80048d8:	4b25      	ldr	r3, [pc, #148]	; (8004970 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048dc:	4a24      	ldr	r2, [pc, #144]	; (8004970 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048e2:	6593      	str	r3, [r2, #88]	; 0x58
 80048e4:	4b22      	ldr	r3, [pc, #136]	; (8004970 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048ec:	60fb      	str	r3, [r7, #12]
 80048ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80048f0:	f7ff f9de 	bl	8003cb0 <HAL_PWREx_GetVoltageRange>
 80048f4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80048f6:	4b1e      	ldr	r3, [pc, #120]	; (8004970 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048fa:	4a1d      	ldr	r2, [pc, #116]	; (8004970 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004900:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004908:	d10b      	bne.n	8004922 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2b80      	cmp	r3, #128	; 0x80
 800490e:	d919      	bls.n	8004944 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2ba0      	cmp	r3, #160	; 0xa0
 8004914:	d902      	bls.n	800491c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004916:	2302      	movs	r3, #2
 8004918:	613b      	str	r3, [r7, #16]
 800491a:	e013      	b.n	8004944 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800491c:	2301      	movs	r3, #1
 800491e:	613b      	str	r3, [r7, #16]
 8004920:	e010      	b.n	8004944 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2b80      	cmp	r3, #128	; 0x80
 8004926:	d902      	bls.n	800492e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004928:	2303      	movs	r3, #3
 800492a:	613b      	str	r3, [r7, #16]
 800492c:	e00a      	b.n	8004944 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2b80      	cmp	r3, #128	; 0x80
 8004932:	d102      	bne.n	800493a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004934:	2302      	movs	r3, #2
 8004936:	613b      	str	r3, [r7, #16]
 8004938:	e004      	b.n	8004944 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2b70      	cmp	r3, #112	; 0x70
 800493e:	d101      	bne.n	8004944 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004940:	2301      	movs	r3, #1
 8004942:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004944:	4b0b      	ldr	r3, [pc, #44]	; (8004974 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f023 0207 	bic.w	r2, r3, #7
 800494c:	4909      	ldr	r1, [pc, #36]	; (8004974 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	4313      	orrs	r3, r2
 8004952:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004954:	4b07      	ldr	r3, [pc, #28]	; (8004974 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0307 	and.w	r3, r3, #7
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	429a      	cmp	r2, r3
 8004960:	d001      	beq.n	8004966 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e000      	b.n	8004968 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004966:	2300      	movs	r3, #0
}
 8004968:	4618      	mov	r0, r3
 800496a:	3718      	adds	r7, #24
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}
 8004970:	40021000 	.word	0x40021000
 8004974:	40022000 	.word	0x40022000

08004978 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b086      	sub	sp, #24
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004980:	2300      	movs	r3, #0
 8004982:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004984:	2300      	movs	r3, #0
 8004986:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004990:	2b00      	cmp	r3, #0
 8004992:	d031      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004998:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800499c:	d01a      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800499e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80049a2:	d814      	bhi.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x56>
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d009      	beq.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80049a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80049ac:	d10f      	bne.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80049ae:	4b5d      	ldr	r3, [pc, #372]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	4a5c      	ldr	r2, [pc, #368]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049b8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80049ba:	e00c      	b.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	3304      	adds	r3, #4
 80049c0:	2100      	movs	r1, #0
 80049c2:	4618      	mov	r0, r3
 80049c4:	f000 f9ce 	bl	8004d64 <RCCEx_PLLSAI1_Config>
 80049c8:	4603      	mov	r3, r0
 80049ca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80049cc:	e003      	b.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	74fb      	strb	r3, [r7, #19]
      break;
 80049d2:	e000      	b.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80049d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80049d6:	7cfb      	ldrb	r3, [r7, #19]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10b      	bne.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80049dc:	4b51      	ldr	r3, [pc, #324]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049e2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ea:	494e      	ldr	r1, [pc, #312]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80049f2:	e001      	b.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049f4:	7cfb      	ldrb	r3, [r7, #19]
 80049f6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f000 809e 	beq.w	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a06:	2300      	movs	r3, #0
 8004a08:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a0a:	4b46      	ldr	r3, [pc, #280]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d101      	bne.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004a16:	2301      	movs	r3, #1
 8004a18:	e000      	b.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00d      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a20:	4b40      	ldr	r3, [pc, #256]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a24:	4a3f      	ldr	r2, [pc, #252]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a2a:	6593      	str	r3, [r2, #88]	; 0x58
 8004a2c:	4b3d      	ldr	r3, [pc, #244]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a34:	60bb      	str	r3, [r7, #8]
 8004a36:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a3c:	4b3a      	ldr	r3, [pc, #232]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a39      	ldr	r2, [pc, #228]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004a42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a46:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a48:	f7fd f91a 	bl	8001c80 <HAL_GetTick>
 8004a4c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a4e:	e009      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a50:	f7fd f916 	bl	8001c80 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d902      	bls.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	74fb      	strb	r3, [r7, #19]
        break;
 8004a62:	e005      	b.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a64:	4b30      	ldr	r3, [pc, #192]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d0ef      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004a70:	7cfb      	ldrb	r3, [r7, #19]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d15a      	bne.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a76:	4b2b      	ldr	r3, [pc, #172]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a80:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d01e      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a8c:	697a      	ldr	r2, [r7, #20]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d019      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a92:	4b24      	ldr	r3, [pc, #144]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a9c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a9e:	4b21      	ldr	r3, [pc, #132]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aa4:	4a1f      	ldr	r2, [pc, #124]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004aa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aaa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004aae:	4b1d      	ldr	r3, [pc, #116]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ab4:	4a1b      	ldr	r2, [pc, #108]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ab6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004aba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004abe:	4a19      	ldr	r2, [pc, #100]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	f003 0301 	and.w	r3, r3, #1
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d016      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ad0:	f7fd f8d6 	bl	8001c80 <HAL_GetTick>
 8004ad4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ad6:	e00b      	b.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ad8:	f7fd f8d2 	bl	8001c80 <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d902      	bls.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	74fb      	strb	r3, [r7, #19]
            break;
 8004aee:	e006      	b.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004af0:	4b0c      	ldr	r3, [pc, #48]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0ec      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004afe:	7cfb      	ldrb	r3, [r7, #19]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d10b      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b04:	4b07      	ldr	r3, [pc, #28]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b0a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b12:	4904      	ldr	r1, [pc, #16]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b14:	4313      	orrs	r3, r2
 8004b16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004b1a:	e009      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b1c:	7cfb      	ldrb	r3, [r7, #19]
 8004b1e:	74bb      	strb	r3, [r7, #18]
 8004b20:	e006      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004b22:	bf00      	nop
 8004b24:	40021000 	.word	0x40021000
 8004b28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b2c:	7cfb      	ldrb	r3, [r7, #19]
 8004b2e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b30:	7c7b      	ldrb	r3, [r7, #17]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d105      	bne.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b36:	4b8a      	ldr	r3, [pc, #552]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b3a:	4a89      	ldr	r2, [pc, #548]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b40:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0301 	and.w	r3, r3, #1
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00a      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b4e:	4b84      	ldr	r3, [pc, #528]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b54:	f023 0203 	bic.w	r2, r3, #3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a1b      	ldr	r3, [r3, #32]
 8004b5c:	4980      	ldr	r1, [pc, #512]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0302 	and.w	r3, r3, #2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00a      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b70:	4b7b      	ldr	r3, [pc, #492]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b76:	f023 020c 	bic.w	r2, r3, #12
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7e:	4978      	ldr	r1, [pc, #480]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0320 	and.w	r3, r3, #32
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00a      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b92:	4b73      	ldr	r3, [pc, #460]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b98:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ba0:	496f      	ldr	r1, [pc, #444]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d00a      	beq.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bb4:	4b6a      	ldr	r3, [pc, #424]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bba:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bc2:	4967      	ldr	r1, [pc, #412]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00a      	beq.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004bd6:	4b62      	ldr	r3, [pc, #392]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bdc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004be4:	495e      	ldr	r1, [pc, #376]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00a      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004bf8:	4b59      	ldr	r3, [pc, #356]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bfe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c06:	4956      	ldr	r1, [pc, #344]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00a      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c1a:	4b51      	ldr	r3, [pc, #324]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c20:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c28:	494d      	ldr	r1, [pc, #308]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d028      	beq.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c3c:	4b48      	ldr	r3, [pc, #288]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c42:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4a:	4945      	ldr	r1, [pc, #276]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c5a:	d106      	bne.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c5c:	4b40      	ldr	r3, [pc, #256]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	4a3f      	ldr	r2, [pc, #252]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c66:	60d3      	str	r3, [r2, #12]
 8004c68:	e011      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c72:	d10c      	bne.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	3304      	adds	r3, #4
 8004c78:	2101      	movs	r1, #1
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f000 f872 	bl	8004d64 <RCCEx_PLLSAI1_Config>
 8004c80:	4603      	mov	r3, r0
 8004c82:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004c84:	7cfb      	ldrb	r3, [r7, #19]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8004c8a:	7cfb      	ldrb	r3, [r7, #19]
 8004c8c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d028      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c9a:	4b31      	ldr	r3, [pc, #196]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ca0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ca8:	492d      	ldr	r1, [pc, #180]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004caa:	4313      	orrs	r3, r2
 8004cac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004cb8:	d106      	bne.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cba:	4b29      	ldr	r3, [pc, #164]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	4a28      	ldr	r2, [pc, #160]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004cc0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004cc4:	60d3      	str	r3, [r2, #12]
 8004cc6:	e011      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ccc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004cd0:	d10c      	bne.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	3304      	adds	r3, #4
 8004cd6:	2101      	movs	r1, #1
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f000 f843 	bl	8004d64 <RCCEx_PLLSAI1_Config>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ce2:	7cfb      	ldrb	r3, [r7, #19]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d001      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8004ce8:	7cfb      	ldrb	r3, [r7, #19]
 8004cea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d01c      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004cf8:	4b19      	ldr	r3, [pc, #100]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cfe:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d06:	4916      	ldr	r1, [pc, #88]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d16:	d10c      	bne.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	3304      	adds	r3, #4
 8004d1c:	2102      	movs	r1, #2
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f000 f820 	bl	8004d64 <RCCEx_PLLSAI1_Config>
 8004d24:	4603      	mov	r3, r0
 8004d26:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d28:	7cfb      	ldrb	r3, [r7, #19]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8004d2e:	7cfb      	ldrb	r3, [r7, #19]
 8004d30:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00a      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004d3e:	4b08      	ldr	r3, [pc, #32]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d44:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d4c:	4904      	ldr	r1, [pc, #16]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004d54:	7cbb      	ldrb	r3, [r7, #18]
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3718      	adds	r7, #24
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	40021000 	.word	0x40021000

08004d64 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d72:	4b74      	ldr	r3, [pc, #464]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	f003 0303 	and.w	r3, r3, #3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d018      	beq.n	8004db0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004d7e:	4b71      	ldr	r3, [pc, #452]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d80:	68db      	ldr	r3, [r3, #12]
 8004d82:	f003 0203 	and.w	r2, r3, #3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d10d      	bne.n	8004daa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
       ||
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d009      	beq.n	8004daa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004d96:	4b6b      	ldr	r3, [pc, #428]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	091b      	lsrs	r3, r3, #4
 8004d9c:	f003 0307 	and.w	r3, r3, #7
 8004da0:	1c5a      	adds	r2, r3, #1
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685b      	ldr	r3, [r3, #4]
       ||
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d047      	beq.n	8004e3a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	73fb      	strb	r3, [r7, #15]
 8004dae:	e044      	b.n	8004e3a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2b03      	cmp	r3, #3
 8004db6:	d018      	beq.n	8004dea <RCCEx_PLLSAI1_Config+0x86>
 8004db8:	2b03      	cmp	r3, #3
 8004dba:	d825      	bhi.n	8004e08 <RCCEx_PLLSAI1_Config+0xa4>
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d002      	beq.n	8004dc6 <RCCEx_PLLSAI1_Config+0x62>
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	d009      	beq.n	8004dd8 <RCCEx_PLLSAI1_Config+0x74>
 8004dc4:	e020      	b.n	8004e08 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004dc6:	4b5f      	ldr	r3, [pc, #380]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d11d      	bne.n	8004e0e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dd6:	e01a      	b.n	8004e0e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004dd8:	4b5a      	ldr	r3, [pc, #360]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d116      	bne.n	8004e12 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004de8:	e013      	b.n	8004e12 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004dea:	4b56      	ldr	r3, [pc, #344]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10f      	bne.n	8004e16 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004df6:	4b53      	ldr	r3, [pc, #332]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d109      	bne.n	8004e16 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e06:	e006      	b.n	8004e16 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	73fb      	strb	r3, [r7, #15]
      break;
 8004e0c:	e004      	b.n	8004e18 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004e0e:	bf00      	nop
 8004e10:	e002      	b.n	8004e18 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004e12:	bf00      	nop
 8004e14:	e000      	b.n	8004e18 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004e16:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e18:	7bfb      	ldrb	r3, [r7, #15]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d10d      	bne.n	8004e3a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004e1e:	4b49      	ldr	r3, [pc, #292]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6819      	ldr	r1, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	011b      	lsls	r3, r3, #4
 8004e32:	430b      	orrs	r3, r1
 8004e34:	4943      	ldr	r1, [pc, #268]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004e3a:	7bfb      	ldrb	r3, [r7, #15]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d17c      	bne.n	8004f3a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004e40:	4b40      	ldr	r3, [pc, #256]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a3f      	ldr	r2, [pc, #252]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e46:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004e4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e4c:	f7fc ff18 	bl	8001c80 <HAL_GetTick>
 8004e50:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e52:	e009      	b.n	8004e68 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e54:	f7fc ff14 	bl	8001c80 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d902      	bls.n	8004e68 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	73fb      	strb	r3, [r7, #15]
        break;
 8004e66:	e005      	b.n	8004e74 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e68:	4b36      	ldr	r3, [pc, #216]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1ef      	bne.n	8004e54 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e74:	7bfb      	ldrb	r3, [r7, #15]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d15f      	bne.n	8004f3a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d110      	bne.n	8004ea2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e80:	4b30      	ldr	r3, [pc, #192]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004e88:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	6892      	ldr	r2, [r2, #8]
 8004e90:	0211      	lsls	r1, r2, #8
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	68d2      	ldr	r2, [r2, #12]
 8004e96:	06d2      	lsls	r2, r2, #27
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	492a      	ldr	r1, [pc, #168]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	610b      	str	r3, [r1, #16]
 8004ea0:	e027      	b.n	8004ef2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d112      	bne.n	8004ece <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ea8:	4b26      	ldr	r3, [pc, #152]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004eb0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	6892      	ldr	r2, [r2, #8]
 8004eb8:	0211      	lsls	r1, r2, #8
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	6912      	ldr	r2, [r2, #16]
 8004ebe:	0852      	lsrs	r2, r2, #1
 8004ec0:	3a01      	subs	r2, #1
 8004ec2:	0552      	lsls	r2, r2, #21
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	491f      	ldr	r1, [pc, #124]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	610b      	str	r3, [r1, #16]
 8004ecc:	e011      	b.n	8004ef2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ece:	4b1d      	ldr	r3, [pc, #116]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ed0:	691b      	ldr	r3, [r3, #16]
 8004ed2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004ed6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	6892      	ldr	r2, [r2, #8]
 8004ede:	0211      	lsls	r1, r2, #8
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	6952      	ldr	r2, [r2, #20]
 8004ee4:	0852      	lsrs	r2, r2, #1
 8004ee6:	3a01      	subs	r2, #1
 8004ee8:	0652      	lsls	r2, r2, #25
 8004eea:	430a      	orrs	r2, r1
 8004eec:	4915      	ldr	r1, [pc, #84]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004ef2:	4b14      	ldr	r3, [pc, #80]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a13      	ldr	r2, [pc, #76]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ef8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004efc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004efe:	f7fc febf 	bl	8001c80 <HAL_GetTick>
 8004f02:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f04:	e009      	b.n	8004f1a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f06:	f7fc febb 	bl	8001c80 <HAL_GetTick>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d902      	bls.n	8004f1a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	73fb      	strb	r3, [r7, #15]
          break;
 8004f18:	e005      	b.n	8004f26 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f1a:	4b0a      	ldr	r3, [pc, #40]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d0ef      	beq.n	8004f06 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004f26:	7bfb      	ldrb	r3, [r7, #15]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d106      	bne.n	8004f3a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004f2c:	4b05      	ldr	r3, [pc, #20]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f2e:	691a      	ldr	r2, [r3, #16]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	699b      	ldr	r3, [r3, #24]
 8004f34:	4903      	ldr	r1, [pc, #12]	; (8004f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3710      	adds	r7, #16
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	40021000 	.word	0x40021000

08004f48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d101      	bne.n	8004f5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e049      	b.n	8004fee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d106      	bne.n	8004f74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f7fc fc92 	bl	8001898 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2202      	movs	r2, #2
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	3304      	adds	r3, #4
 8004f84:	4619      	mov	r1, r3
 8004f86:	4610      	mov	r0, r2
 8004f88:	f000 fa88 	bl	800549c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}

08004ff6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b082      	sub	sp, #8
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d101      	bne.n	8005008 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e049      	b.n	800509c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800500e:	b2db      	uxtb	r3, r3
 8005010:	2b00      	cmp	r3, #0
 8005012:	d106      	bne.n	8005022 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 f841 	bl	80050a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2202      	movs	r2, #2
 8005026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	3304      	adds	r3, #4
 8005032:	4619      	mov	r1, r3
 8005034:	4610      	mov	r0, r2
 8005036:	f000 fa31 	bl	800549c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2201      	movs	r2, #1
 8005046:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2201      	movs	r2, #1
 8005056:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2201      	movs	r2, #1
 8005066:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2201      	movs	r2, #1
 800506e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2201      	movs	r2, #1
 8005086:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2201      	movs	r2, #1
 800508e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800509a:	2300      	movs	r3, #0
}
 800509c:	4618      	mov	r0, r3
 800509e:	3708      	adds	r7, #8
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80050ac:	bf00      	nop
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d109      	bne.n	80050dc <HAL_TIM_PWM_Start+0x24>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	bf14      	ite	ne
 80050d4:	2301      	movne	r3, #1
 80050d6:	2300      	moveq	r3, #0
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	e03c      	b.n	8005156 <HAL_TIM_PWM_Start+0x9e>
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	2b04      	cmp	r3, #4
 80050e0:	d109      	bne.n	80050f6 <HAL_TIM_PWM_Start+0x3e>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	bf14      	ite	ne
 80050ee:	2301      	movne	r3, #1
 80050f0:	2300      	moveq	r3, #0
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	e02f      	b.n	8005156 <HAL_TIM_PWM_Start+0x9e>
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	d109      	bne.n	8005110 <HAL_TIM_PWM_Start+0x58>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005102:	b2db      	uxtb	r3, r3
 8005104:	2b01      	cmp	r3, #1
 8005106:	bf14      	ite	ne
 8005108:	2301      	movne	r3, #1
 800510a:	2300      	moveq	r3, #0
 800510c:	b2db      	uxtb	r3, r3
 800510e:	e022      	b.n	8005156 <HAL_TIM_PWM_Start+0x9e>
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	2b0c      	cmp	r3, #12
 8005114:	d109      	bne.n	800512a <HAL_TIM_PWM_Start+0x72>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800511c:	b2db      	uxtb	r3, r3
 800511e:	2b01      	cmp	r3, #1
 8005120:	bf14      	ite	ne
 8005122:	2301      	movne	r3, #1
 8005124:	2300      	moveq	r3, #0
 8005126:	b2db      	uxtb	r3, r3
 8005128:	e015      	b.n	8005156 <HAL_TIM_PWM_Start+0x9e>
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b10      	cmp	r3, #16
 800512e:	d109      	bne.n	8005144 <HAL_TIM_PWM_Start+0x8c>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005136:	b2db      	uxtb	r3, r3
 8005138:	2b01      	cmp	r3, #1
 800513a:	bf14      	ite	ne
 800513c:	2301      	movne	r3, #1
 800513e:	2300      	moveq	r3, #0
 8005140:	b2db      	uxtb	r3, r3
 8005142:	e008      	b.n	8005156 <HAL_TIM_PWM_Start+0x9e>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b01      	cmp	r3, #1
 800514e:	bf14      	ite	ne
 8005150:	2301      	movne	r3, #1
 8005152:	2300      	moveq	r3, #0
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	d001      	beq.n	800515e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e07e      	b.n	800525c <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d104      	bne.n	800516e <HAL_TIM_PWM_Start+0xb6>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2202      	movs	r2, #2
 8005168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800516c:	e023      	b.n	80051b6 <HAL_TIM_PWM_Start+0xfe>
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	2b04      	cmp	r3, #4
 8005172:	d104      	bne.n	800517e <HAL_TIM_PWM_Start+0xc6>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2202      	movs	r2, #2
 8005178:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800517c:	e01b      	b.n	80051b6 <HAL_TIM_PWM_Start+0xfe>
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	2b08      	cmp	r3, #8
 8005182:	d104      	bne.n	800518e <HAL_TIM_PWM_Start+0xd6>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2202      	movs	r2, #2
 8005188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800518c:	e013      	b.n	80051b6 <HAL_TIM_PWM_Start+0xfe>
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	2b0c      	cmp	r3, #12
 8005192:	d104      	bne.n	800519e <HAL_TIM_PWM_Start+0xe6>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2202      	movs	r2, #2
 8005198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800519c:	e00b      	b.n	80051b6 <HAL_TIM_PWM_Start+0xfe>
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	2b10      	cmp	r3, #16
 80051a2:	d104      	bne.n	80051ae <HAL_TIM_PWM_Start+0xf6>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051ac:	e003      	b.n	80051b6 <HAL_TIM_PWM_Start+0xfe>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2202      	movs	r2, #2
 80051b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	2201      	movs	r2, #1
 80051bc:	6839      	ldr	r1, [r7, #0]
 80051be:	4618      	mov	r0, r3
 80051c0:	f000 fc4e 	bl	8005a60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a26      	ldr	r2, [pc, #152]	; (8005264 <HAL_TIM_PWM_Start+0x1ac>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d009      	beq.n	80051e2 <HAL_TIM_PWM_Start+0x12a>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a25      	ldr	r2, [pc, #148]	; (8005268 <HAL_TIM_PWM_Start+0x1b0>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d004      	beq.n	80051e2 <HAL_TIM_PWM_Start+0x12a>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a23      	ldr	r2, [pc, #140]	; (800526c <HAL_TIM_PWM_Start+0x1b4>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d101      	bne.n	80051e6 <HAL_TIM_PWM_Start+0x12e>
 80051e2:	2301      	movs	r3, #1
 80051e4:	e000      	b.n	80051e8 <HAL_TIM_PWM_Start+0x130>
 80051e6:	2300      	movs	r3, #0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d007      	beq.n	80051fc <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051fa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a18      	ldr	r2, [pc, #96]	; (8005264 <HAL_TIM_PWM_Start+0x1ac>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d009      	beq.n	800521a <HAL_TIM_PWM_Start+0x162>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800520e:	d004      	beq.n	800521a <HAL_TIM_PWM_Start+0x162>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a14      	ldr	r2, [pc, #80]	; (8005268 <HAL_TIM_PWM_Start+0x1b0>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d115      	bne.n	8005246 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	689a      	ldr	r2, [r3, #8]
 8005220:	4b13      	ldr	r3, [pc, #76]	; (8005270 <HAL_TIM_PWM_Start+0x1b8>)
 8005222:	4013      	ands	r3, r2
 8005224:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2b06      	cmp	r3, #6
 800522a:	d015      	beq.n	8005258 <HAL_TIM_PWM_Start+0x1a0>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005232:	d011      	beq.n	8005258 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f042 0201 	orr.w	r2, r2, #1
 8005242:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005244:	e008      	b.n	8005258 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f042 0201 	orr.w	r2, r2, #1
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	e000      	b.n	800525a <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005258:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800525a:	2300      	movs	r3, #0
}
 800525c:	4618      	mov	r0, r3
 800525e:	3710      	adds	r7, #16
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}
 8005264:	40012c00 	.word	0x40012c00
 8005268:	40014000 	.word	0x40014000
 800526c:	40014400 	.word	0x40014400
 8005270:	00010007 	.word	0x00010007

08005274 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b086      	sub	sp, #24
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005280:	2300      	movs	r3, #0
 8005282:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800528a:	2b01      	cmp	r3, #1
 800528c:	d101      	bne.n	8005292 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800528e:	2302      	movs	r3, #2
 8005290:	e0ff      	b.n	8005492 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2201      	movs	r2, #1
 8005296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2b14      	cmp	r3, #20
 800529e:	f200 80f0 	bhi.w	8005482 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80052a2:	a201      	add	r2, pc, #4	; (adr r2, 80052a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80052a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a8:	080052fd 	.word	0x080052fd
 80052ac:	08005483 	.word	0x08005483
 80052b0:	08005483 	.word	0x08005483
 80052b4:	08005483 	.word	0x08005483
 80052b8:	0800533d 	.word	0x0800533d
 80052bc:	08005483 	.word	0x08005483
 80052c0:	08005483 	.word	0x08005483
 80052c4:	08005483 	.word	0x08005483
 80052c8:	0800537f 	.word	0x0800537f
 80052cc:	08005483 	.word	0x08005483
 80052d0:	08005483 	.word	0x08005483
 80052d4:	08005483 	.word	0x08005483
 80052d8:	080053bf 	.word	0x080053bf
 80052dc:	08005483 	.word	0x08005483
 80052e0:	08005483 	.word	0x08005483
 80052e4:	08005483 	.word	0x08005483
 80052e8:	08005401 	.word	0x08005401
 80052ec:	08005483 	.word	0x08005483
 80052f0:	08005483 	.word	0x08005483
 80052f4:	08005483 	.word	0x08005483
 80052f8:	08005441 	.word	0x08005441
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68b9      	ldr	r1, [r7, #8]
 8005302:	4618      	mov	r0, r3
 8005304:	f000 f92e 	bl	8005564 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	699a      	ldr	r2, [r3, #24]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f042 0208 	orr.w	r2, r2, #8
 8005316:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	699a      	ldr	r2, [r3, #24]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f022 0204 	bic.w	r2, r2, #4
 8005326:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6999      	ldr	r1, [r3, #24]
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	691a      	ldr	r2, [r3, #16]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	430a      	orrs	r2, r1
 8005338:	619a      	str	r2, [r3, #24]
      break;
 800533a:	e0a5      	b.n	8005488 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68b9      	ldr	r1, [r7, #8]
 8005342:	4618      	mov	r0, r3
 8005344:	f000 f98a 	bl	800565c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	699a      	ldr	r2, [r3, #24]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005356:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	699a      	ldr	r2, [r3, #24]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005366:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	6999      	ldr	r1, [r3, #24]
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	021a      	lsls	r2, r3, #8
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	430a      	orrs	r2, r1
 800537a:	619a      	str	r2, [r3, #24]
      break;
 800537c:	e084      	b.n	8005488 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68b9      	ldr	r1, [r7, #8]
 8005384:	4618      	mov	r0, r3
 8005386:	f000 f9e3 	bl	8005750 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	69da      	ldr	r2, [r3, #28]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f042 0208 	orr.w	r2, r2, #8
 8005398:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	69da      	ldr	r2, [r3, #28]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f022 0204 	bic.w	r2, r2, #4
 80053a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	69d9      	ldr	r1, [r3, #28]
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	691a      	ldr	r2, [r3, #16]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	430a      	orrs	r2, r1
 80053ba:	61da      	str	r2, [r3, #28]
      break;
 80053bc:	e064      	b.n	8005488 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68b9      	ldr	r1, [r7, #8]
 80053c4:	4618      	mov	r0, r3
 80053c6:	f000 fa3b 	bl	8005840 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	69da      	ldr	r2, [r3, #28]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	69da      	ldr	r2, [r3, #28]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	69d9      	ldr	r1, [r3, #28]
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	691b      	ldr	r3, [r3, #16]
 80053f4:	021a      	lsls	r2, r3, #8
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	430a      	orrs	r2, r1
 80053fc:	61da      	str	r2, [r3, #28]
      break;
 80053fe:	e043      	b.n	8005488 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	68b9      	ldr	r1, [r7, #8]
 8005406:	4618      	mov	r0, r3
 8005408:	f000 fa78 	bl	80058fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f042 0208 	orr.w	r2, r2, #8
 800541a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f022 0204 	bic.w	r2, r2, #4
 800542a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	691a      	ldr	r2, [r3, #16]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800543e:	e023      	b.n	8005488 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68b9      	ldr	r1, [r7, #8]
 8005446:	4618      	mov	r0, r3
 8005448:	f000 fab0 	bl	80059ac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800545a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800546a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	021a      	lsls	r2, r3, #8
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	430a      	orrs	r2, r1
 800547e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005480:	e002      	b.n	8005488 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	75fb      	strb	r3, [r7, #23]
      break;
 8005486:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005490:	7dfb      	ldrb	r3, [r7, #23]
}
 8005492:	4618      	mov	r0, r3
 8005494:	3718      	adds	r7, #24
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop

0800549c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a2a      	ldr	r2, [pc, #168]	; (8005558 <TIM_Base_SetConfig+0xbc>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d003      	beq.n	80054bc <TIM_Base_SetConfig+0x20>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054ba:	d108      	bne.n	80054ce <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a21      	ldr	r2, [pc, #132]	; (8005558 <TIM_Base_SetConfig+0xbc>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d00b      	beq.n	80054ee <TIM_Base_SetConfig+0x52>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054dc:	d007      	beq.n	80054ee <TIM_Base_SetConfig+0x52>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a1e      	ldr	r2, [pc, #120]	; (800555c <TIM_Base_SetConfig+0xc0>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d003      	beq.n	80054ee <TIM_Base_SetConfig+0x52>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a1d      	ldr	r2, [pc, #116]	; (8005560 <TIM_Base_SetConfig+0xc4>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d108      	bne.n	8005500 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	4313      	orrs	r3, r2
 800550c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	68fa      	ldr	r2, [r7, #12]
 8005512:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	689a      	ldr	r2, [r3, #8]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a0c      	ldr	r2, [pc, #48]	; (8005558 <TIM_Base_SetConfig+0xbc>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d007      	beq.n	800553c <TIM_Base_SetConfig+0xa0>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a0b      	ldr	r2, [pc, #44]	; (800555c <TIM_Base_SetConfig+0xc0>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d003      	beq.n	800553c <TIM_Base_SetConfig+0xa0>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a0a      	ldr	r2, [pc, #40]	; (8005560 <TIM_Base_SetConfig+0xc4>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d103      	bne.n	8005544 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	691a      	ldr	r2, [r3, #16]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	615a      	str	r2, [r3, #20]
}
 800554a:	bf00      	nop
 800554c:	3714      	adds	r7, #20
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	40012c00 	.word	0x40012c00
 800555c:	40014000 	.word	0x40014000
 8005560:	40014400 	.word	0x40014400

08005564 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005564:	b480      	push	{r7}
 8005566:	b087      	sub	sp, #28
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a1b      	ldr	r3, [r3, #32]
 8005572:	f023 0201 	bic.w	r2, r3, #1
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a1b      	ldr	r3, [r3, #32]
 800557e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	699b      	ldr	r3, [r3, #24]
 800558a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005592:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f023 0303 	bic.w	r3, r3, #3
 800559e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f023 0302 	bic.w	r3, r3, #2
 80055b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	4a24      	ldr	r2, [pc, #144]	; (8005650 <TIM_OC1_SetConfig+0xec>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d007      	beq.n	80055d4 <TIM_OC1_SetConfig+0x70>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	4a23      	ldr	r2, [pc, #140]	; (8005654 <TIM_OC1_SetConfig+0xf0>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d003      	beq.n	80055d4 <TIM_OC1_SetConfig+0x70>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a22      	ldr	r2, [pc, #136]	; (8005658 <TIM_OC1_SetConfig+0xf4>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d10c      	bne.n	80055ee <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	f023 0308 	bic.w	r3, r3, #8
 80055da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	f023 0304 	bic.w	r3, r3, #4
 80055ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a17      	ldr	r2, [pc, #92]	; (8005650 <TIM_OC1_SetConfig+0xec>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d007      	beq.n	8005606 <TIM_OC1_SetConfig+0xa2>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a16      	ldr	r2, [pc, #88]	; (8005654 <TIM_OC1_SetConfig+0xf0>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d003      	beq.n	8005606 <TIM_OC1_SetConfig+0xa2>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a15      	ldr	r2, [pc, #84]	; (8005658 <TIM_OC1_SetConfig+0xf4>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d111      	bne.n	800562a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800560c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005614:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	4313      	orrs	r3, r2
 800561e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	699b      	ldr	r3, [r3, #24]
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	4313      	orrs	r3, r2
 8005628:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	685a      	ldr	r2, [r3, #4]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	697a      	ldr	r2, [r7, #20]
 8005642:	621a      	str	r2, [r3, #32]
}
 8005644:	bf00      	nop
 8005646:	371c      	adds	r7, #28
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr
 8005650:	40012c00 	.word	0x40012c00
 8005654:	40014000 	.word	0x40014000
 8005658:	40014400 	.word	0x40014400

0800565c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800565c:	b480      	push	{r7}
 800565e:	b087      	sub	sp, #28
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a1b      	ldr	r3, [r3, #32]
 800566a:	f023 0210 	bic.w	r2, r3, #16
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a1b      	ldr	r3, [r3, #32]
 8005676:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800568a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800568e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005696:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	021b      	lsls	r3, r3, #8
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	f023 0320 	bic.w	r3, r3, #32
 80056aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	011b      	lsls	r3, r3, #4
 80056b2:	697a      	ldr	r2, [r7, #20]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4a22      	ldr	r2, [pc, #136]	; (8005744 <TIM_OC2_SetConfig+0xe8>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d10d      	bne.n	80056dc <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	011b      	lsls	r3, r3, #4
 80056ce:	697a      	ldr	r2, [r7, #20]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056da:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a19      	ldr	r2, [pc, #100]	; (8005744 <TIM_OC2_SetConfig+0xe8>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d007      	beq.n	80056f4 <TIM_OC2_SetConfig+0x98>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a18      	ldr	r2, [pc, #96]	; (8005748 <TIM_OC2_SetConfig+0xec>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d003      	beq.n	80056f4 <TIM_OC2_SetConfig+0x98>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a17      	ldr	r2, [pc, #92]	; (800574c <TIM_OC2_SetConfig+0xf0>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d113      	bne.n	800571c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005702:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	695b      	ldr	r3, [r3, #20]
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	693a      	ldr	r2, [r7, #16]
 800570c:	4313      	orrs	r3, r2
 800570e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	699b      	ldr	r3, [r3, #24]
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	693a      	ldr	r2, [r7, #16]
 8005718:	4313      	orrs	r3, r2
 800571a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	693a      	ldr	r2, [r7, #16]
 8005720:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	685a      	ldr	r2, [r3, #4]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	621a      	str	r2, [r3, #32]
}
 8005736:	bf00      	nop
 8005738:	371c      	adds	r7, #28
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr
 8005742:	bf00      	nop
 8005744:	40012c00 	.word	0x40012c00
 8005748:	40014000 	.word	0x40014000
 800574c:	40014400 	.word	0x40014400

08005750 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005750:	b480      	push	{r7}
 8005752:	b087      	sub	sp, #28
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a1b      	ldr	r3, [r3, #32]
 800575e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a1b      	ldr	r3, [r3, #32]
 800576a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	69db      	ldr	r3, [r3, #28]
 8005776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800577e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f023 0303 	bic.w	r3, r3, #3
 800578a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68fa      	ldr	r2, [r7, #12]
 8005792:	4313      	orrs	r3, r2
 8005794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800579c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	021b      	lsls	r3, r3, #8
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a21      	ldr	r2, [pc, #132]	; (8005834 <TIM_OC3_SetConfig+0xe4>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d10d      	bne.n	80057ce <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	021b      	lsls	r3, r3, #8
 80057c0:	697a      	ldr	r2, [r7, #20]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a18      	ldr	r2, [pc, #96]	; (8005834 <TIM_OC3_SetConfig+0xe4>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d007      	beq.n	80057e6 <TIM_OC3_SetConfig+0x96>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a17      	ldr	r2, [pc, #92]	; (8005838 <TIM_OC3_SetConfig+0xe8>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d003      	beq.n	80057e6 <TIM_OC3_SetConfig+0x96>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	4a16      	ldr	r2, [pc, #88]	; (800583c <TIM_OC3_SetConfig+0xec>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d113      	bne.n	800580e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80057f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	011b      	lsls	r3, r3, #4
 80057fc:	693a      	ldr	r2, [r7, #16]
 80057fe:	4313      	orrs	r3, r2
 8005800:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	699b      	ldr	r3, [r3, #24]
 8005806:	011b      	lsls	r3, r3, #4
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	4313      	orrs	r3, r2
 800580c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	697a      	ldr	r2, [r7, #20]
 8005826:	621a      	str	r2, [r3, #32]
}
 8005828:	bf00      	nop
 800582a:	371c      	adds	r7, #28
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr
 8005834:	40012c00 	.word	0x40012c00
 8005838:	40014000 	.word	0x40014000
 800583c:	40014400 	.word	0x40014400

08005840 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005840:	b480      	push	{r7}
 8005842:	b087      	sub	sp, #28
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a1b      	ldr	r3, [r3, #32]
 800585a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	69db      	ldr	r3, [r3, #28]
 8005866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800586e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800587a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	021b      	lsls	r3, r3, #8
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	4313      	orrs	r3, r2
 8005886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800588e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	031b      	lsls	r3, r3, #12
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	4313      	orrs	r3, r2
 800589a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a14      	ldr	r2, [pc, #80]	; (80058f0 <TIM_OC4_SetConfig+0xb0>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d007      	beq.n	80058b4 <TIM_OC4_SetConfig+0x74>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a13      	ldr	r2, [pc, #76]	; (80058f4 <TIM_OC4_SetConfig+0xb4>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d003      	beq.n	80058b4 <TIM_OC4_SetConfig+0x74>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	4a12      	ldr	r2, [pc, #72]	; (80058f8 <TIM_OC4_SetConfig+0xb8>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d109      	bne.n	80058c8 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	695b      	ldr	r3, [r3, #20]
 80058c0:	019b      	lsls	r3, r3, #6
 80058c2:	697a      	ldr	r2, [r7, #20]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	697a      	ldr	r2, [r7, #20]
 80058cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	685a      	ldr	r2, [r3, #4]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	693a      	ldr	r2, [r7, #16]
 80058e0:	621a      	str	r2, [r3, #32]
}
 80058e2:	bf00      	nop
 80058e4:	371c      	adds	r7, #28
 80058e6:	46bd      	mov	sp, r7
 80058e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ec:	4770      	bx	lr
 80058ee:	bf00      	nop
 80058f0:	40012c00 	.word	0x40012c00
 80058f4:	40014000 	.word	0x40014000
 80058f8:	40014400 	.word	0x40014400

080058fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b087      	sub	sp, #28
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a1b      	ldr	r3, [r3, #32]
 800590a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a1b      	ldr	r3, [r3, #32]
 8005916:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800592a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800592e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68fa      	ldr	r2, [r7, #12]
 8005936:	4313      	orrs	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005940:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	041b      	lsls	r3, r3, #16
 8005948:	693a      	ldr	r2, [r7, #16]
 800594a:	4313      	orrs	r3, r2
 800594c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a13      	ldr	r2, [pc, #76]	; (80059a0 <TIM_OC5_SetConfig+0xa4>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d007      	beq.n	8005966 <TIM_OC5_SetConfig+0x6a>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a12      	ldr	r2, [pc, #72]	; (80059a4 <TIM_OC5_SetConfig+0xa8>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d003      	beq.n	8005966 <TIM_OC5_SetConfig+0x6a>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4a11      	ldr	r2, [pc, #68]	; (80059a8 <TIM_OC5_SetConfig+0xac>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d109      	bne.n	800597a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800596c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	021b      	lsls	r3, r3, #8
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	4313      	orrs	r3, r2
 8005978:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	697a      	ldr	r2, [r7, #20]
 800597e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	685a      	ldr	r2, [r3, #4]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	621a      	str	r2, [r3, #32]
}
 8005994:	bf00      	nop
 8005996:	371c      	adds	r7, #28
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr
 80059a0:	40012c00 	.word	0x40012c00
 80059a4:	40014000 	.word	0x40014000
 80059a8:	40014400 	.word	0x40014400

080059ac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b087      	sub	sp, #28
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6a1b      	ldr	r3, [r3, #32]
 80059ba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a1b      	ldr	r3, [r3, #32]
 80059c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80059da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	021b      	lsls	r3, r3, #8
 80059e6:	68fa      	ldr	r2, [r7, #12]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80059f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	051b      	lsls	r3, r3, #20
 80059fa:	693a      	ldr	r2, [r7, #16]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a14      	ldr	r2, [pc, #80]	; (8005a54 <TIM_OC6_SetConfig+0xa8>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d007      	beq.n	8005a18 <TIM_OC6_SetConfig+0x6c>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a13      	ldr	r2, [pc, #76]	; (8005a58 <TIM_OC6_SetConfig+0xac>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d003      	beq.n	8005a18 <TIM_OC6_SetConfig+0x6c>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a12      	ldr	r2, [pc, #72]	; (8005a5c <TIM_OC6_SetConfig+0xb0>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d109      	bne.n	8005a2c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a1e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	695b      	ldr	r3, [r3, #20]
 8005a24:	029b      	lsls	r3, r3, #10
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	697a      	ldr	r2, [r7, #20]
 8005a30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	685a      	ldr	r2, [r3, #4]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	621a      	str	r2, [r3, #32]
}
 8005a46:	bf00      	nop
 8005a48:	371c      	adds	r7, #28
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
 8005a52:	bf00      	nop
 8005a54:	40012c00 	.word	0x40012c00
 8005a58:	40014000 	.word	0x40014000
 8005a5c:	40014400 	.word	0x40014400

08005a60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b087      	sub	sp, #28
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	f003 031f 	and.w	r3, r3, #31
 8005a72:	2201      	movs	r2, #1
 8005a74:	fa02 f303 	lsl.w	r3, r2, r3
 8005a78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6a1a      	ldr	r2, [r3, #32]
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	43db      	mvns	r3, r3
 8005a82:	401a      	ands	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6a1a      	ldr	r2, [r3, #32]
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	f003 031f 	and.w	r3, r3, #31
 8005a92:	6879      	ldr	r1, [r7, #4]
 8005a94:	fa01 f303 	lsl.w	r3, r1, r3
 8005a98:	431a      	orrs	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	621a      	str	r2, [r3, #32]
}
 8005a9e:	bf00      	nop
 8005aa0:	371c      	adds	r7, #28
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
	...

08005aac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b085      	sub	sp, #20
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d101      	bne.n	8005ac8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005ac4:	2302      	movs	r3, #2
 8005ac6:	e060      	b.n	8005b8a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	691b      	ldr	r3, [r3, #16]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	699b      	ldr	r3, [r3, #24]
 8005b3c:	041b      	lsls	r3, r3, #16
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a14      	ldr	r2, [pc, #80]	; (8005b98 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d115      	bne.n	8005b78 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b56:	051b      	lsls	r3, r3, #20
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	69db      	ldr	r3, [r3, #28]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	6a1b      	ldr	r3, [r3, #32]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68fa      	ldr	r2, [r7, #12]
 8005b7e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b88:	2300      	movs	r3, #0
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3714      	adds	r7, #20
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr
 8005b96:	bf00      	nop
 8005b98:	40012c00 	.word	0x40012c00

08005b9c <gcvt>:
 8005b9c:	b530      	push	{r4, r5, lr}
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	b085      	sub	sp, #20
 8005ba2:	460c      	mov	r4, r1
 8005ba4:	4605      	mov	r5, r0
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	ec51 0b10 	vmov	r0, r1, d0
 8005bac:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005bb0:	f7fa ff8c 	bl	8000acc <__aeabi_dcmplt>
 8005bb4:	ed9d 0b02 	vldr	d0, [sp, #8]
 8005bb8:	4622      	mov	r2, r4
 8005bba:	b118      	cbz	r0, 8005bc4 <gcvt+0x28>
 8005bbc:	232d      	movs	r3, #45	; 0x2d
 8005bbe:	f802 3b01 	strb.w	r3, [r2], #1
 8005bc2:	3d01      	subs	r5, #1
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	4806      	ldr	r0, [pc, #24]	; (8005be0 <gcvt+0x44>)
 8005bc8:	9300      	str	r3, [sp, #0]
 8005bca:	4629      	mov	r1, r5
 8005bcc:	2367      	movs	r3, #103	; 0x67
 8005bce:	6800      	ldr	r0, [r0, #0]
 8005bd0:	f000 f8b2 	bl	8005d38 <_gcvt>
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	bf14      	ite	ne
 8005bd8:	4620      	movne	r0, r4
 8005bda:	2000      	moveq	r0, #0
 8005bdc:	b005      	add	sp, #20
 8005bde:	bd30      	pop	{r4, r5, pc}
 8005be0:	2000001c 	.word	0x2000001c

08005be4 <__errno>:
 8005be4:	4b01      	ldr	r3, [pc, #4]	; (8005bec <__errno+0x8>)
 8005be6:	6818      	ldr	r0, [r3, #0]
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	2000001c 	.word	0x2000001c

08005bf0 <__libc_init_array>:
 8005bf0:	b570      	push	{r4, r5, r6, lr}
 8005bf2:	4d0d      	ldr	r5, [pc, #52]	; (8005c28 <__libc_init_array+0x38>)
 8005bf4:	4c0d      	ldr	r4, [pc, #52]	; (8005c2c <__libc_init_array+0x3c>)
 8005bf6:	1b64      	subs	r4, r4, r5
 8005bf8:	10a4      	asrs	r4, r4, #2
 8005bfa:	2600      	movs	r6, #0
 8005bfc:	42a6      	cmp	r6, r4
 8005bfe:	d109      	bne.n	8005c14 <__libc_init_array+0x24>
 8005c00:	4d0b      	ldr	r5, [pc, #44]	; (8005c30 <__libc_init_array+0x40>)
 8005c02:	4c0c      	ldr	r4, [pc, #48]	; (8005c34 <__libc_init_array+0x44>)
 8005c04:	f002 fb9c 	bl	8008340 <_init>
 8005c08:	1b64      	subs	r4, r4, r5
 8005c0a:	10a4      	asrs	r4, r4, #2
 8005c0c:	2600      	movs	r6, #0
 8005c0e:	42a6      	cmp	r6, r4
 8005c10:	d105      	bne.n	8005c1e <__libc_init_array+0x2e>
 8005c12:	bd70      	pop	{r4, r5, r6, pc}
 8005c14:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c18:	4798      	blx	r3
 8005c1a:	3601      	adds	r6, #1
 8005c1c:	e7ee      	b.n	8005bfc <__libc_init_array+0xc>
 8005c1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c22:	4798      	blx	r3
 8005c24:	3601      	adds	r6, #1
 8005c26:	e7f2      	b.n	8005c0e <__libc_init_array+0x1e>
 8005c28:	08008740 	.word	0x08008740
 8005c2c:	08008740 	.word	0x08008740
 8005c30:	08008740 	.word	0x08008740
 8005c34:	08008744 	.word	0x08008744

08005c38 <memset>:
 8005c38:	4402      	add	r2, r0
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d100      	bne.n	8005c42 <memset+0xa>
 8005c40:	4770      	bx	lr
 8005c42:	f803 1b01 	strb.w	r1, [r3], #1
 8005c46:	e7f9      	b.n	8005c3c <memset+0x4>

08005c48 <print_e>:
 8005c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c4a:	b087      	sub	sp, #28
 8005c4c:	ec43 2b10 	vmov	d0, r2, r3
 8005c50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005c52:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 8005c56:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005c58:	ab04      	add	r3, sp, #16
 8005c5a:	9301      	str	r3, [sp, #4]
 8005c5c:	ab03      	add	r3, sp, #12
 8005c5e:	9300      	str	r3, [sp, #0]
 8005c60:	1c62      	adds	r2, r4, #1
 8005c62:	ab05      	add	r3, sp, #20
 8005c64:	460f      	mov	r7, r1
 8005c66:	2102      	movs	r1, #2
 8005c68:	f000 fe36 	bl	80068d8 <_dtoa_r>
 8005c6c:	9a05      	ldr	r2, [sp, #20]
 8005c6e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d105      	bne.n	8005c82 <print_e+0x3a>
 8005c76:	4601      	mov	r1, r0
 8005c78:	4638      	mov	r0, r7
 8005c7a:	f000 fd79 	bl	8006770 <strcpy>
 8005c7e:	b007      	add	sp, #28
 8005c80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c82:	463b      	mov	r3, r7
 8005c84:	7801      	ldrb	r1, [r0, #0]
 8005c86:	f803 1b01 	strb.w	r1, [r3], #1
 8005c8a:	2c00      	cmp	r4, #0
 8005c8c:	bfc8      	it	gt
 8005c8e:	2501      	movgt	r5, #1
 8005c90:	212e      	movs	r1, #46	; 0x2e
 8005c92:	f810 7f01 	ldrb.w	r7, [r0, #1]!
 8005c96:	b10f      	cbz	r7, 8005c9c <print_e+0x54>
 8005c98:	2c00      	cmp	r4, #0
 8005c9a:	dc37      	bgt.n	8005d0c <print_e+0xc4>
 8005c9c:	2e67      	cmp	r6, #103	; 0x67
 8005c9e:	d046      	beq.n	8005d2e <print_e+0xe6>
 8005ca0:	2e47      	cmp	r6, #71	; 0x47
 8005ca2:	d046      	beq.n	8005d32 <print_e+0xea>
 8005ca4:	212e      	movs	r1, #46	; 0x2e
 8005ca6:	2030      	movs	r0, #48	; 0x30
 8005ca8:	2c00      	cmp	r4, #0
 8005caa:	dc38      	bgt.n	8005d1e <print_e+0xd6>
 8005cac:	1e51      	subs	r1, r2, #1
 8005cae:	2900      	cmp	r1, #0
 8005cb0:	bfb8      	it	lt
 8005cb2:	f1c2 0201 	rsblt	r2, r2, #1
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	9105      	str	r1, [sp, #20]
 8005cba:	bfac      	ite	ge
 8005cbc:	222b      	movge	r2, #43	; 0x2b
 8005cbe:	9205      	strlt	r2, [sp, #20]
 8005cc0:	f800 6b02 	strb.w	r6, [r0], #2
 8005cc4:	bfa8      	it	ge
 8005cc6:	705a      	strbge	r2, [r3, #1]
 8005cc8:	9a05      	ldr	r2, [sp, #20]
 8005cca:	bfbc      	itt	lt
 8005ccc:	212d      	movlt	r1, #45	; 0x2d
 8005cce:	7059      	strblt	r1, [r3, #1]
 8005cd0:	2a63      	cmp	r2, #99	; 0x63
 8005cd2:	dd0b      	ble.n	8005cec <print_e+0xa4>
 8005cd4:	2164      	movs	r1, #100	; 0x64
 8005cd6:	fb92 f1f1 	sdiv	r1, r2, r1
 8005cda:	f101 0430 	add.w	r4, r1, #48	; 0x30
 8005cde:	1cd8      	adds	r0, r3, #3
 8005ce0:	709c      	strb	r4, [r3, #2]
 8005ce2:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8005ce6:	fb03 2201 	mla	r2, r3, r1, r2
 8005cea:	9205      	str	r2, [sp, #20]
 8005cec:	9b05      	ldr	r3, [sp, #20]
 8005cee:	220a      	movs	r2, #10
 8005cf0:	fb93 f2f2 	sdiv	r2, r3, r2
 8005cf4:	f102 0130 	add.w	r1, r2, #48	; 0x30
 8005cf8:	7001      	strb	r1, [r0, #0]
 8005cfa:	f06f 0109 	mvn.w	r1, #9
 8005cfe:	fb01 3302 	mla	r3, r1, r2, r3
 8005d02:	3330      	adds	r3, #48	; 0x30
 8005d04:	7043      	strb	r3, [r0, #1]
 8005d06:	2300      	movs	r3, #0
 8005d08:	7083      	strb	r3, [r0, #2]
 8005d0a:	e7b8      	b.n	8005c7e <print_e+0x36>
 8005d0c:	b10d      	cbz	r5, 8005d12 <print_e+0xca>
 8005d0e:	f803 1b01 	strb.w	r1, [r3], #1
 8005d12:	7805      	ldrb	r5, [r0, #0]
 8005d14:	f803 5b01 	strb.w	r5, [r3], #1
 8005d18:	3c01      	subs	r4, #1
 8005d1a:	2500      	movs	r5, #0
 8005d1c:	e7b9      	b.n	8005c92 <print_e+0x4a>
 8005d1e:	b10d      	cbz	r5, 8005d24 <print_e+0xdc>
 8005d20:	f803 1b01 	strb.w	r1, [r3], #1
 8005d24:	f803 0b01 	strb.w	r0, [r3], #1
 8005d28:	3c01      	subs	r4, #1
 8005d2a:	2500      	movs	r5, #0
 8005d2c:	e7bc      	b.n	8005ca8 <print_e+0x60>
 8005d2e:	2665      	movs	r6, #101	; 0x65
 8005d30:	e7bc      	b.n	8005cac <print_e+0x64>
 8005d32:	2645      	movs	r6, #69	; 0x45
 8005d34:	e7ba      	b.n	8005cac <print_e+0x64>
	...

08005d38 <_gcvt>:
 8005d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d3c:	ec55 4b10 	vmov	r4, r5, d0
 8005d40:	b088      	sub	sp, #32
 8005d42:	4681      	mov	r9, r0
 8005d44:	4688      	mov	r8, r1
 8005d46:	4616      	mov	r6, r2
 8005d48:	469a      	mov	sl, r3
 8005d4a:	ee10 0a10 	vmov	r0, s0
 8005d4e:	2200      	movs	r2, #0
 8005d50:	2300      	movs	r3, #0
 8005d52:	4629      	mov	r1, r5
 8005d54:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8005d56:	f7fa feb9 	bl	8000acc <__aeabi_dcmplt>
 8005d5a:	b110      	cbz	r0, 8005d62 <_gcvt+0x2a>
 8005d5c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005d60:	461d      	mov	r5, r3
 8005d62:	2200      	movs	r2, #0
 8005d64:	2300      	movs	r3, #0
 8005d66:	4620      	mov	r0, r4
 8005d68:	4629      	mov	r1, r5
 8005d6a:	f7fa fea5 	bl	8000ab8 <__aeabi_dcmpeq>
 8005d6e:	b138      	cbz	r0, 8005d80 <_gcvt+0x48>
 8005d70:	2330      	movs	r3, #48	; 0x30
 8005d72:	7033      	strb	r3, [r6, #0]
 8005d74:	2300      	movs	r3, #0
 8005d76:	7073      	strb	r3, [r6, #1]
 8005d78:	4630      	mov	r0, r6
 8005d7a:	b008      	add	sp, #32
 8005d7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d80:	a34b      	add	r3, pc, #300	; (adr r3, 8005eb0 <_gcvt+0x178>)
 8005d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d86:	4620      	mov	r0, r4
 8005d88:	4629      	mov	r1, r5
 8005d8a:	f7fa fea9 	bl	8000ae0 <__aeabi_dcmple>
 8005d8e:	b158      	cbz	r0, 8005da8 <_gcvt+0x70>
 8005d90:	f108 31ff 	add.w	r1, r8, #4294967295
 8005d94:	9100      	str	r1, [sp, #0]
 8005d96:	e9cd a701 	strd	sl, r7, [sp, #4]
 8005d9a:	4622      	mov	r2, r4
 8005d9c:	462b      	mov	r3, r5
 8005d9e:	4631      	mov	r1, r6
 8005da0:	4648      	mov	r0, r9
 8005da2:	f7ff ff51 	bl	8005c48 <print_e>
 8005da6:	e7e7      	b.n	8005d78 <_gcvt+0x40>
 8005da8:	4640      	mov	r0, r8
 8005daa:	f000 fc09 	bl	80065c0 <_mprec_log10>
 8005dae:	4622      	mov	r2, r4
 8005db0:	ec51 0b10 	vmov	r0, r1, d0
 8005db4:	462b      	mov	r3, r5
 8005db6:	f7fa fe93 	bl	8000ae0 <__aeabi_dcmple>
 8005dba:	2800      	cmp	r0, #0
 8005dbc:	d1e8      	bne.n	8005d90 <_gcvt+0x58>
 8005dbe:	ab07      	add	r3, sp, #28
 8005dc0:	9301      	str	r3, [sp, #4]
 8005dc2:	ab06      	add	r3, sp, #24
 8005dc4:	9300      	str	r3, [sp, #0]
 8005dc6:	4642      	mov	r2, r8
 8005dc8:	ab05      	add	r3, sp, #20
 8005dca:	ec45 4b10 	vmov	d0, r4, r5
 8005dce:	2102      	movs	r1, #2
 8005dd0:	4648      	mov	r0, r9
 8005dd2:	f000 fd81 	bl	80068d8 <_dtoa_r>
 8005dd6:	9a05      	ldr	r2, [sp, #20]
 8005dd8:	f242 730f 	movw	r3, #9999	; 0x270f
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d00e      	beq.n	8005dfe <_gcvt+0xc6>
 8005de0:	4633      	mov	r3, r6
 8005de2:	44b0      	add	r8, r6
 8005de4:	4605      	mov	r5, r0
 8005de6:	f810 1b01 	ldrb.w	r1, [r0], #1
 8005dea:	9c05      	ldr	r4, [sp, #20]
 8005dec:	eba8 0203 	sub.w	r2, r8, r3
 8005df0:	b109      	cbz	r1, 8005df6 <_gcvt+0xbe>
 8005df2:	2c00      	cmp	r4, #0
 8005df4:	dc08      	bgt.n	8005e08 <_gcvt+0xd0>
 8005df6:	2100      	movs	r1, #0
 8005df8:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8005dfc:	e00d      	b.n	8005e1a <_gcvt+0xe2>
 8005dfe:	4601      	mov	r1, r0
 8005e00:	4630      	mov	r0, r6
 8005e02:	f000 fcb5 	bl	8006770 <strcpy>
 8005e06:	e7b7      	b.n	8005d78 <_gcvt+0x40>
 8005e08:	3c01      	subs	r4, #1
 8005e0a:	f803 1b01 	strb.w	r1, [r3], #1
 8005e0e:	9405      	str	r4, [sp, #20]
 8005e10:	e7e8      	b.n	8005de4 <_gcvt+0xac>
 8005e12:	f803 cb01 	strb.w	ip, [r3], #1
 8005e16:	3a01      	subs	r2, #1
 8005e18:	2101      	movs	r1, #1
 8005e1a:	2c00      	cmp	r4, #0
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	dc2a      	bgt.n	8005e76 <_gcvt+0x13e>
 8005e20:	b101      	cbz	r1, 8005e24 <_gcvt+0xec>
 8005e22:	9405      	str	r4, [sp, #20]
 8005e24:	b90f      	cbnz	r7, 8005e2a <_gcvt+0xf2>
 8005e26:	7829      	ldrb	r1, [r5, #0]
 8005e28:	b311      	cbz	r1, 8005e70 <_gcvt+0x138>
 8005e2a:	42b3      	cmp	r3, r6
 8005e2c:	bf04      	itt	eq
 8005e2e:	2130      	moveq	r1, #48	; 0x30
 8005e30:	f803 1b01 	strbeq.w	r1, [r3], #1
 8005e34:	212e      	movs	r1, #46	; 0x2e
 8005e36:	7019      	strb	r1, [r3, #0]
 8005e38:	9905      	ldr	r1, [sp, #20]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	2400      	movs	r4, #0
 8005e3e:	eba1 0c03 	sub.w	ip, r1, r3
 8005e42:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8005e46:	eb1c 0f00 	cmn.w	ip, r0
 8005e4a:	d41c      	bmi.n	8005e86 <_gcvt+0x14e>
 8005e4c:	2900      	cmp	r1, #0
 8005e4e:	f1c1 0000 	rsb	r0, r1, #0
 8005e52:	bfc8      	it	gt
 8005e54:	2000      	movgt	r0, #0
 8005e56:	f100 0c01 	add.w	ip, r0, #1
 8005e5a:	4463      	add	r3, ip
 8005e5c:	4401      	add	r1, r0
 8005e5e:	b104      	cbz	r4, 8005e62 <_gcvt+0x12a>
 8005e60:	9105      	str	r1, [sp, #20]
 8005e62:	1e69      	subs	r1, r5, #1
 8005e64:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005e68:	b108      	cbz	r0, 8005e6e <_gcvt+0x136>
 8005e6a:	2a00      	cmp	r2, #0
 8005e6c:	dc0f      	bgt.n	8005e8e <_gcvt+0x156>
 8005e6e:	b9df      	cbnz	r7, 8005ea8 <_gcvt+0x170>
 8005e70:	2200      	movs	r2, #0
 8005e72:	701a      	strb	r2, [r3, #0]
 8005e74:	e780      	b.n	8005d78 <_gcvt+0x40>
 8005e76:	2a00      	cmp	r2, #0
 8005e78:	f104 34ff 	add.w	r4, r4, #4294967295
 8005e7c:	dcc9      	bgt.n	8005e12 <_gcvt+0xda>
 8005e7e:	2900      	cmp	r1, #0
 8005e80:	d0d0      	beq.n	8005e24 <_gcvt+0xec>
 8005e82:	9005      	str	r0, [sp, #20]
 8005e84:	e7ce      	b.n	8005e24 <_gcvt+0xec>
 8005e86:	f800 ef01 	strb.w	lr, [r0, #1]!
 8005e8a:	2401      	movs	r4, #1
 8005e8c:	e7db      	b.n	8005e46 <_gcvt+0x10e>
 8005e8e:	f803 0b01 	strb.w	r0, [r3], #1
 8005e92:	3a01      	subs	r2, #1
 8005e94:	e7e6      	b.n	8005e64 <_gcvt+0x12c>
 8005e96:	f801 5b01 	strb.w	r5, [r1], #1
 8005e9a:	1a60      	subs	r0, r4, r1
 8005e9c:	2800      	cmp	r0, #0
 8005e9e:	dcfa      	bgt.n	8005e96 <_gcvt+0x15e>
 8005ea0:	2a00      	cmp	r2, #0
 8005ea2:	bfa8      	it	ge
 8005ea4:	189b      	addge	r3, r3, r2
 8005ea6:	e7e3      	b.n	8005e70 <_gcvt+0x138>
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	189c      	adds	r4, r3, r2
 8005eac:	2530      	movs	r5, #48	; 0x30
 8005eae:	e7f4      	b.n	8005e9a <_gcvt+0x162>
 8005eb0:	eb1c432d 	.word	0xeb1c432d
 8005eb4:	3f1a36e2 	.word	0x3f1a36e2

08005eb8 <_Balloc>:
 8005eb8:	b570      	push	{r4, r5, r6, lr}
 8005eba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005ebc:	4604      	mov	r4, r0
 8005ebe:	460d      	mov	r5, r1
 8005ec0:	b976      	cbnz	r6, 8005ee0 <_Balloc+0x28>
 8005ec2:	2010      	movs	r0, #16
 8005ec4:	f001 fb08 	bl	80074d8 <malloc>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	6260      	str	r0, [r4, #36]	; 0x24
 8005ecc:	b920      	cbnz	r0, 8005ed8 <_Balloc+0x20>
 8005ece:	4b18      	ldr	r3, [pc, #96]	; (8005f30 <_Balloc+0x78>)
 8005ed0:	4818      	ldr	r0, [pc, #96]	; (8005f34 <_Balloc+0x7c>)
 8005ed2:	2166      	movs	r1, #102	; 0x66
 8005ed4:	f000 fc54 	bl	8006780 <__assert_func>
 8005ed8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005edc:	6006      	str	r6, [r0, #0]
 8005ede:	60c6      	str	r6, [r0, #12]
 8005ee0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005ee2:	68f3      	ldr	r3, [r6, #12]
 8005ee4:	b183      	cbz	r3, 8005f08 <_Balloc+0x50>
 8005ee6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005eee:	b9b8      	cbnz	r0, 8005f20 <_Balloc+0x68>
 8005ef0:	2101      	movs	r1, #1
 8005ef2:	fa01 f605 	lsl.w	r6, r1, r5
 8005ef6:	1d72      	adds	r2, r6, #5
 8005ef8:	0092      	lsls	r2, r2, #2
 8005efa:	4620      	mov	r0, r4
 8005efc:	f000 fb7e 	bl	80065fc <_calloc_r>
 8005f00:	b160      	cbz	r0, 8005f1c <_Balloc+0x64>
 8005f02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005f06:	e00e      	b.n	8005f26 <_Balloc+0x6e>
 8005f08:	2221      	movs	r2, #33	; 0x21
 8005f0a:	2104      	movs	r1, #4
 8005f0c:	4620      	mov	r0, r4
 8005f0e:	f000 fb75 	bl	80065fc <_calloc_r>
 8005f12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f14:	60f0      	str	r0, [r6, #12]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d1e4      	bne.n	8005ee6 <_Balloc+0x2e>
 8005f1c:	2000      	movs	r0, #0
 8005f1e:	bd70      	pop	{r4, r5, r6, pc}
 8005f20:	6802      	ldr	r2, [r0, #0]
 8005f22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005f26:	2300      	movs	r3, #0
 8005f28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f2c:	e7f7      	b.n	8005f1e <_Balloc+0x66>
 8005f2e:	bf00      	nop
 8005f30:	08008484 	.word	0x08008484
 8005f34:	0800849b 	.word	0x0800849b

08005f38 <_Bfree>:
 8005f38:	b570      	push	{r4, r5, r6, lr}
 8005f3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005f3c:	4605      	mov	r5, r0
 8005f3e:	460c      	mov	r4, r1
 8005f40:	b976      	cbnz	r6, 8005f60 <_Bfree+0x28>
 8005f42:	2010      	movs	r0, #16
 8005f44:	f001 fac8 	bl	80074d8 <malloc>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	6268      	str	r0, [r5, #36]	; 0x24
 8005f4c:	b920      	cbnz	r0, 8005f58 <_Bfree+0x20>
 8005f4e:	4b09      	ldr	r3, [pc, #36]	; (8005f74 <_Bfree+0x3c>)
 8005f50:	4809      	ldr	r0, [pc, #36]	; (8005f78 <_Bfree+0x40>)
 8005f52:	218a      	movs	r1, #138	; 0x8a
 8005f54:	f000 fc14 	bl	8006780 <__assert_func>
 8005f58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f5c:	6006      	str	r6, [r0, #0]
 8005f5e:	60c6      	str	r6, [r0, #12]
 8005f60:	b13c      	cbz	r4, 8005f72 <_Bfree+0x3a>
 8005f62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005f64:	6862      	ldr	r2, [r4, #4]
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f6c:	6021      	str	r1, [r4, #0]
 8005f6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005f72:	bd70      	pop	{r4, r5, r6, pc}
 8005f74:	08008484 	.word	0x08008484
 8005f78:	0800849b 	.word	0x0800849b

08005f7c <__multadd>:
 8005f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f80:	690d      	ldr	r5, [r1, #16]
 8005f82:	4607      	mov	r7, r0
 8005f84:	460c      	mov	r4, r1
 8005f86:	461e      	mov	r6, r3
 8005f88:	f101 0c14 	add.w	ip, r1, #20
 8005f8c:	2000      	movs	r0, #0
 8005f8e:	f8dc 3000 	ldr.w	r3, [ip]
 8005f92:	b299      	uxth	r1, r3
 8005f94:	fb02 6101 	mla	r1, r2, r1, r6
 8005f98:	0c1e      	lsrs	r6, r3, #16
 8005f9a:	0c0b      	lsrs	r3, r1, #16
 8005f9c:	fb02 3306 	mla	r3, r2, r6, r3
 8005fa0:	b289      	uxth	r1, r1
 8005fa2:	3001      	adds	r0, #1
 8005fa4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005fa8:	4285      	cmp	r5, r0
 8005faa:	f84c 1b04 	str.w	r1, [ip], #4
 8005fae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005fb2:	dcec      	bgt.n	8005f8e <__multadd+0x12>
 8005fb4:	b30e      	cbz	r6, 8005ffa <__multadd+0x7e>
 8005fb6:	68a3      	ldr	r3, [r4, #8]
 8005fb8:	42ab      	cmp	r3, r5
 8005fba:	dc19      	bgt.n	8005ff0 <__multadd+0x74>
 8005fbc:	6861      	ldr	r1, [r4, #4]
 8005fbe:	4638      	mov	r0, r7
 8005fc0:	3101      	adds	r1, #1
 8005fc2:	f7ff ff79 	bl	8005eb8 <_Balloc>
 8005fc6:	4680      	mov	r8, r0
 8005fc8:	b928      	cbnz	r0, 8005fd6 <__multadd+0x5a>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	4b0c      	ldr	r3, [pc, #48]	; (8006000 <__multadd+0x84>)
 8005fce:	480d      	ldr	r0, [pc, #52]	; (8006004 <__multadd+0x88>)
 8005fd0:	21b5      	movs	r1, #181	; 0xb5
 8005fd2:	f000 fbd5 	bl	8006780 <__assert_func>
 8005fd6:	6922      	ldr	r2, [r4, #16]
 8005fd8:	3202      	adds	r2, #2
 8005fda:	f104 010c 	add.w	r1, r4, #12
 8005fde:	0092      	lsls	r2, r2, #2
 8005fe0:	300c      	adds	r0, #12
 8005fe2:	f001 fa81 	bl	80074e8 <memcpy>
 8005fe6:	4621      	mov	r1, r4
 8005fe8:	4638      	mov	r0, r7
 8005fea:	f7ff ffa5 	bl	8005f38 <_Bfree>
 8005fee:	4644      	mov	r4, r8
 8005ff0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005ff4:	3501      	adds	r5, #1
 8005ff6:	615e      	str	r6, [r3, #20]
 8005ff8:	6125      	str	r5, [r4, #16]
 8005ffa:	4620      	mov	r0, r4
 8005ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006000:	080084f7 	.word	0x080084f7
 8006004:	0800849b 	.word	0x0800849b

08006008 <__hi0bits>:
 8006008:	0c03      	lsrs	r3, r0, #16
 800600a:	041b      	lsls	r3, r3, #16
 800600c:	b9d3      	cbnz	r3, 8006044 <__hi0bits+0x3c>
 800600e:	0400      	lsls	r0, r0, #16
 8006010:	2310      	movs	r3, #16
 8006012:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006016:	bf04      	itt	eq
 8006018:	0200      	lsleq	r0, r0, #8
 800601a:	3308      	addeq	r3, #8
 800601c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006020:	bf04      	itt	eq
 8006022:	0100      	lsleq	r0, r0, #4
 8006024:	3304      	addeq	r3, #4
 8006026:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800602a:	bf04      	itt	eq
 800602c:	0080      	lsleq	r0, r0, #2
 800602e:	3302      	addeq	r3, #2
 8006030:	2800      	cmp	r0, #0
 8006032:	db05      	blt.n	8006040 <__hi0bits+0x38>
 8006034:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006038:	f103 0301 	add.w	r3, r3, #1
 800603c:	bf08      	it	eq
 800603e:	2320      	moveq	r3, #32
 8006040:	4618      	mov	r0, r3
 8006042:	4770      	bx	lr
 8006044:	2300      	movs	r3, #0
 8006046:	e7e4      	b.n	8006012 <__hi0bits+0xa>

08006048 <__lo0bits>:
 8006048:	6803      	ldr	r3, [r0, #0]
 800604a:	f013 0207 	ands.w	r2, r3, #7
 800604e:	4601      	mov	r1, r0
 8006050:	d00b      	beq.n	800606a <__lo0bits+0x22>
 8006052:	07da      	lsls	r2, r3, #31
 8006054:	d423      	bmi.n	800609e <__lo0bits+0x56>
 8006056:	0798      	lsls	r0, r3, #30
 8006058:	bf49      	itett	mi
 800605a:	085b      	lsrmi	r3, r3, #1
 800605c:	089b      	lsrpl	r3, r3, #2
 800605e:	2001      	movmi	r0, #1
 8006060:	600b      	strmi	r3, [r1, #0]
 8006062:	bf5c      	itt	pl
 8006064:	600b      	strpl	r3, [r1, #0]
 8006066:	2002      	movpl	r0, #2
 8006068:	4770      	bx	lr
 800606a:	b298      	uxth	r0, r3
 800606c:	b9a8      	cbnz	r0, 800609a <__lo0bits+0x52>
 800606e:	0c1b      	lsrs	r3, r3, #16
 8006070:	2010      	movs	r0, #16
 8006072:	b2da      	uxtb	r2, r3
 8006074:	b90a      	cbnz	r2, 800607a <__lo0bits+0x32>
 8006076:	3008      	adds	r0, #8
 8006078:	0a1b      	lsrs	r3, r3, #8
 800607a:	071a      	lsls	r2, r3, #28
 800607c:	bf04      	itt	eq
 800607e:	091b      	lsreq	r3, r3, #4
 8006080:	3004      	addeq	r0, #4
 8006082:	079a      	lsls	r2, r3, #30
 8006084:	bf04      	itt	eq
 8006086:	089b      	lsreq	r3, r3, #2
 8006088:	3002      	addeq	r0, #2
 800608a:	07da      	lsls	r2, r3, #31
 800608c:	d403      	bmi.n	8006096 <__lo0bits+0x4e>
 800608e:	085b      	lsrs	r3, r3, #1
 8006090:	f100 0001 	add.w	r0, r0, #1
 8006094:	d005      	beq.n	80060a2 <__lo0bits+0x5a>
 8006096:	600b      	str	r3, [r1, #0]
 8006098:	4770      	bx	lr
 800609a:	4610      	mov	r0, r2
 800609c:	e7e9      	b.n	8006072 <__lo0bits+0x2a>
 800609e:	2000      	movs	r0, #0
 80060a0:	4770      	bx	lr
 80060a2:	2020      	movs	r0, #32
 80060a4:	4770      	bx	lr
	...

080060a8 <__i2b>:
 80060a8:	b510      	push	{r4, lr}
 80060aa:	460c      	mov	r4, r1
 80060ac:	2101      	movs	r1, #1
 80060ae:	f7ff ff03 	bl	8005eb8 <_Balloc>
 80060b2:	4602      	mov	r2, r0
 80060b4:	b928      	cbnz	r0, 80060c2 <__i2b+0x1a>
 80060b6:	4b05      	ldr	r3, [pc, #20]	; (80060cc <__i2b+0x24>)
 80060b8:	4805      	ldr	r0, [pc, #20]	; (80060d0 <__i2b+0x28>)
 80060ba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80060be:	f000 fb5f 	bl	8006780 <__assert_func>
 80060c2:	2301      	movs	r3, #1
 80060c4:	6144      	str	r4, [r0, #20]
 80060c6:	6103      	str	r3, [r0, #16]
 80060c8:	bd10      	pop	{r4, pc}
 80060ca:	bf00      	nop
 80060cc:	080084f7 	.word	0x080084f7
 80060d0:	0800849b 	.word	0x0800849b

080060d4 <__multiply>:
 80060d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060d8:	4691      	mov	r9, r2
 80060da:	690a      	ldr	r2, [r1, #16]
 80060dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80060e0:	429a      	cmp	r2, r3
 80060e2:	bfb8      	it	lt
 80060e4:	460b      	movlt	r3, r1
 80060e6:	460c      	mov	r4, r1
 80060e8:	bfbc      	itt	lt
 80060ea:	464c      	movlt	r4, r9
 80060ec:	4699      	movlt	r9, r3
 80060ee:	6927      	ldr	r7, [r4, #16]
 80060f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80060f4:	68a3      	ldr	r3, [r4, #8]
 80060f6:	6861      	ldr	r1, [r4, #4]
 80060f8:	eb07 060a 	add.w	r6, r7, sl
 80060fc:	42b3      	cmp	r3, r6
 80060fe:	b085      	sub	sp, #20
 8006100:	bfb8      	it	lt
 8006102:	3101      	addlt	r1, #1
 8006104:	f7ff fed8 	bl	8005eb8 <_Balloc>
 8006108:	b930      	cbnz	r0, 8006118 <__multiply+0x44>
 800610a:	4602      	mov	r2, r0
 800610c:	4b44      	ldr	r3, [pc, #272]	; (8006220 <__multiply+0x14c>)
 800610e:	4845      	ldr	r0, [pc, #276]	; (8006224 <__multiply+0x150>)
 8006110:	f240 115d 	movw	r1, #349	; 0x15d
 8006114:	f000 fb34 	bl	8006780 <__assert_func>
 8006118:	f100 0514 	add.w	r5, r0, #20
 800611c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006120:	462b      	mov	r3, r5
 8006122:	2200      	movs	r2, #0
 8006124:	4543      	cmp	r3, r8
 8006126:	d321      	bcc.n	800616c <__multiply+0x98>
 8006128:	f104 0314 	add.w	r3, r4, #20
 800612c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006130:	f109 0314 	add.w	r3, r9, #20
 8006134:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006138:	9202      	str	r2, [sp, #8]
 800613a:	1b3a      	subs	r2, r7, r4
 800613c:	3a15      	subs	r2, #21
 800613e:	f022 0203 	bic.w	r2, r2, #3
 8006142:	3204      	adds	r2, #4
 8006144:	f104 0115 	add.w	r1, r4, #21
 8006148:	428f      	cmp	r7, r1
 800614a:	bf38      	it	cc
 800614c:	2204      	movcc	r2, #4
 800614e:	9201      	str	r2, [sp, #4]
 8006150:	9a02      	ldr	r2, [sp, #8]
 8006152:	9303      	str	r3, [sp, #12]
 8006154:	429a      	cmp	r2, r3
 8006156:	d80c      	bhi.n	8006172 <__multiply+0x9e>
 8006158:	2e00      	cmp	r6, #0
 800615a:	dd03      	ble.n	8006164 <__multiply+0x90>
 800615c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006160:	2b00      	cmp	r3, #0
 8006162:	d05a      	beq.n	800621a <__multiply+0x146>
 8006164:	6106      	str	r6, [r0, #16]
 8006166:	b005      	add	sp, #20
 8006168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800616c:	f843 2b04 	str.w	r2, [r3], #4
 8006170:	e7d8      	b.n	8006124 <__multiply+0x50>
 8006172:	f8b3 a000 	ldrh.w	sl, [r3]
 8006176:	f1ba 0f00 	cmp.w	sl, #0
 800617a:	d024      	beq.n	80061c6 <__multiply+0xf2>
 800617c:	f104 0e14 	add.w	lr, r4, #20
 8006180:	46a9      	mov	r9, r5
 8006182:	f04f 0c00 	mov.w	ip, #0
 8006186:	f85e 2b04 	ldr.w	r2, [lr], #4
 800618a:	f8d9 1000 	ldr.w	r1, [r9]
 800618e:	fa1f fb82 	uxth.w	fp, r2
 8006192:	b289      	uxth	r1, r1
 8006194:	fb0a 110b 	mla	r1, sl, fp, r1
 8006198:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800619c:	f8d9 2000 	ldr.w	r2, [r9]
 80061a0:	4461      	add	r1, ip
 80061a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80061a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80061aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80061ae:	b289      	uxth	r1, r1
 80061b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80061b4:	4577      	cmp	r7, lr
 80061b6:	f849 1b04 	str.w	r1, [r9], #4
 80061ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80061be:	d8e2      	bhi.n	8006186 <__multiply+0xb2>
 80061c0:	9a01      	ldr	r2, [sp, #4]
 80061c2:	f845 c002 	str.w	ip, [r5, r2]
 80061c6:	9a03      	ldr	r2, [sp, #12]
 80061c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80061cc:	3304      	adds	r3, #4
 80061ce:	f1b9 0f00 	cmp.w	r9, #0
 80061d2:	d020      	beq.n	8006216 <__multiply+0x142>
 80061d4:	6829      	ldr	r1, [r5, #0]
 80061d6:	f104 0c14 	add.w	ip, r4, #20
 80061da:	46ae      	mov	lr, r5
 80061dc:	f04f 0a00 	mov.w	sl, #0
 80061e0:	f8bc b000 	ldrh.w	fp, [ip]
 80061e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80061e8:	fb09 220b 	mla	r2, r9, fp, r2
 80061ec:	4492      	add	sl, r2
 80061ee:	b289      	uxth	r1, r1
 80061f0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80061f4:	f84e 1b04 	str.w	r1, [lr], #4
 80061f8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80061fc:	f8be 1000 	ldrh.w	r1, [lr]
 8006200:	0c12      	lsrs	r2, r2, #16
 8006202:	fb09 1102 	mla	r1, r9, r2, r1
 8006206:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800620a:	4567      	cmp	r7, ip
 800620c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006210:	d8e6      	bhi.n	80061e0 <__multiply+0x10c>
 8006212:	9a01      	ldr	r2, [sp, #4]
 8006214:	50a9      	str	r1, [r5, r2]
 8006216:	3504      	adds	r5, #4
 8006218:	e79a      	b.n	8006150 <__multiply+0x7c>
 800621a:	3e01      	subs	r6, #1
 800621c:	e79c      	b.n	8006158 <__multiply+0x84>
 800621e:	bf00      	nop
 8006220:	080084f7 	.word	0x080084f7
 8006224:	0800849b 	.word	0x0800849b

08006228 <__pow5mult>:
 8006228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800622c:	4615      	mov	r5, r2
 800622e:	f012 0203 	ands.w	r2, r2, #3
 8006232:	4606      	mov	r6, r0
 8006234:	460f      	mov	r7, r1
 8006236:	d007      	beq.n	8006248 <__pow5mult+0x20>
 8006238:	4c25      	ldr	r4, [pc, #148]	; (80062d0 <__pow5mult+0xa8>)
 800623a:	3a01      	subs	r2, #1
 800623c:	2300      	movs	r3, #0
 800623e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006242:	f7ff fe9b 	bl	8005f7c <__multadd>
 8006246:	4607      	mov	r7, r0
 8006248:	10ad      	asrs	r5, r5, #2
 800624a:	d03d      	beq.n	80062c8 <__pow5mult+0xa0>
 800624c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800624e:	b97c      	cbnz	r4, 8006270 <__pow5mult+0x48>
 8006250:	2010      	movs	r0, #16
 8006252:	f001 f941 	bl	80074d8 <malloc>
 8006256:	4602      	mov	r2, r0
 8006258:	6270      	str	r0, [r6, #36]	; 0x24
 800625a:	b928      	cbnz	r0, 8006268 <__pow5mult+0x40>
 800625c:	4b1d      	ldr	r3, [pc, #116]	; (80062d4 <__pow5mult+0xac>)
 800625e:	481e      	ldr	r0, [pc, #120]	; (80062d8 <__pow5mult+0xb0>)
 8006260:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006264:	f000 fa8c 	bl	8006780 <__assert_func>
 8006268:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800626c:	6004      	str	r4, [r0, #0]
 800626e:	60c4      	str	r4, [r0, #12]
 8006270:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006274:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006278:	b94c      	cbnz	r4, 800628e <__pow5mult+0x66>
 800627a:	f240 2171 	movw	r1, #625	; 0x271
 800627e:	4630      	mov	r0, r6
 8006280:	f7ff ff12 	bl	80060a8 <__i2b>
 8006284:	2300      	movs	r3, #0
 8006286:	f8c8 0008 	str.w	r0, [r8, #8]
 800628a:	4604      	mov	r4, r0
 800628c:	6003      	str	r3, [r0, #0]
 800628e:	f04f 0900 	mov.w	r9, #0
 8006292:	07eb      	lsls	r3, r5, #31
 8006294:	d50a      	bpl.n	80062ac <__pow5mult+0x84>
 8006296:	4639      	mov	r1, r7
 8006298:	4622      	mov	r2, r4
 800629a:	4630      	mov	r0, r6
 800629c:	f7ff ff1a 	bl	80060d4 <__multiply>
 80062a0:	4639      	mov	r1, r7
 80062a2:	4680      	mov	r8, r0
 80062a4:	4630      	mov	r0, r6
 80062a6:	f7ff fe47 	bl	8005f38 <_Bfree>
 80062aa:	4647      	mov	r7, r8
 80062ac:	106d      	asrs	r5, r5, #1
 80062ae:	d00b      	beq.n	80062c8 <__pow5mult+0xa0>
 80062b0:	6820      	ldr	r0, [r4, #0]
 80062b2:	b938      	cbnz	r0, 80062c4 <__pow5mult+0x9c>
 80062b4:	4622      	mov	r2, r4
 80062b6:	4621      	mov	r1, r4
 80062b8:	4630      	mov	r0, r6
 80062ba:	f7ff ff0b 	bl	80060d4 <__multiply>
 80062be:	6020      	str	r0, [r4, #0]
 80062c0:	f8c0 9000 	str.w	r9, [r0]
 80062c4:	4604      	mov	r4, r0
 80062c6:	e7e4      	b.n	8006292 <__pow5mult+0x6a>
 80062c8:	4638      	mov	r0, r7
 80062ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062ce:	bf00      	nop
 80062d0:	080085f8 	.word	0x080085f8
 80062d4:	08008484 	.word	0x08008484
 80062d8:	0800849b 	.word	0x0800849b

080062dc <__lshift>:
 80062dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062e0:	460c      	mov	r4, r1
 80062e2:	6849      	ldr	r1, [r1, #4]
 80062e4:	6923      	ldr	r3, [r4, #16]
 80062e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80062ea:	68a3      	ldr	r3, [r4, #8]
 80062ec:	4607      	mov	r7, r0
 80062ee:	4691      	mov	r9, r2
 80062f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80062f4:	f108 0601 	add.w	r6, r8, #1
 80062f8:	42b3      	cmp	r3, r6
 80062fa:	db0b      	blt.n	8006314 <__lshift+0x38>
 80062fc:	4638      	mov	r0, r7
 80062fe:	f7ff fddb 	bl	8005eb8 <_Balloc>
 8006302:	4605      	mov	r5, r0
 8006304:	b948      	cbnz	r0, 800631a <__lshift+0x3e>
 8006306:	4602      	mov	r2, r0
 8006308:	4b2a      	ldr	r3, [pc, #168]	; (80063b4 <__lshift+0xd8>)
 800630a:	482b      	ldr	r0, [pc, #172]	; (80063b8 <__lshift+0xdc>)
 800630c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006310:	f000 fa36 	bl	8006780 <__assert_func>
 8006314:	3101      	adds	r1, #1
 8006316:	005b      	lsls	r3, r3, #1
 8006318:	e7ee      	b.n	80062f8 <__lshift+0x1c>
 800631a:	2300      	movs	r3, #0
 800631c:	f100 0114 	add.w	r1, r0, #20
 8006320:	f100 0210 	add.w	r2, r0, #16
 8006324:	4618      	mov	r0, r3
 8006326:	4553      	cmp	r3, sl
 8006328:	db37      	blt.n	800639a <__lshift+0xbe>
 800632a:	6920      	ldr	r0, [r4, #16]
 800632c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006330:	f104 0314 	add.w	r3, r4, #20
 8006334:	f019 091f 	ands.w	r9, r9, #31
 8006338:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800633c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006340:	d02f      	beq.n	80063a2 <__lshift+0xc6>
 8006342:	f1c9 0e20 	rsb	lr, r9, #32
 8006346:	468a      	mov	sl, r1
 8006348:	f04f 0c00 	mov.w	ip, #0
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	fa02 f209 	lsl.w	r2, r2, r9
 8006352:	ea42 020c 	orr.w	r2, r2, ip
 8006356:	f84a 2b04 	str.w	r2, [sl], #4
 800635a:	f853 2b04 	ldr.w	r2, [r3], #4
 800635e:	4298      	cmp	r0, r3
 8006360:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006364:	d8f2      	bhi.n	800634c <__lshift+0x70>
 8006366:	1b03      	subs	r3, r0, r4
 8006368:	3b15      	subs	r3, #21
 800636a:	f023 0303 	bic.w	r3, r3, #3
 800636e:	3304      	adds	r3, #4
 8006370:	f104 0215 	add.w	r2, r4, #21
 8006374:	4290      	cmp	r0, r2
 8006376:	bf38      	it	cc
 8006378:	2304      	movcc	r3, #4
 800637a:	f841 c003 	str.w	ip, [r1, r3]
 800637e:	f1bc 0f00 	cmp.w	ip, #0
 8006382:	d001      	beq.n	8006388 <__lshift+0xac>
 8006384:	f108 0602 	add.w	r6, r8, #2
 8006388:	3e01      	subs	r6, #1
 800638a:	4638      	mov	r0, r7
 800638c:	612e      	str	r6, [r5, #16]
 800638e:	4621      	mov	r1, r4
 8006390:	f7ff fdd2 	bl	8005f38 <_Bfree>
 8006394:	4628      	mov	r0, r5
 8006396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800639a:	f842 0f04 	str.w	r0, [r2, #4]!
 800639e:	3301      	adds	r3, #1
 80063a0:	e7c1      	b.n	8006326 <__lshift+0x4a>
 80063a2:	3904      	subs	r1, #4
 80063a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80063a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80063ac:	4298      	cmp	r0, r3
 80063ae:	d8f9      	bhi.n	80063a4 <__lshift+0xc8>
 80063b0:	e7ea      	b.n	8006388 <__lshift+0xac>
 80063b2:	bf00      	nop
 80063b4:	080084f7 	.word	0x080084f7
 80063b8:	0800849b 	.word	0x0800849b

080063bc <__mcmp>:
 80063bc:	b530      	push	{r4, r5, lr}
 80063be:	6902      	ldr	r2, [r0, #16]
 80063c0:	690c      	ldr	r4, [r1, #16]
 80063c2:	1b12      	subs	r2, r2, r4
 80063c4:	d10e      	bne.n	80063e4 <__mcmp+0x28>
 80063c6:	f100 0314 	add.w	r3, r0, #20
 80063ca:	3114      	adds	r1, #20
 80063cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80063d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80063d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80063d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80063dc:	42a5      	cmp	r5, r4
 80063de:	d003      	beq.n	80063e8 <__mcmp+0x2c>
 80063e0:	d305      	bcc.n	80063ee <__mcmp+0x32>
 80063e2:	2201      	movs	r2, #1
 80063e4:	4610      	mov	r0, r2
 80063e6:	bd30      	pop	{r4, r5, pc}
 80063e8:	4283      	cmp	r3, r0
 80063ea:	d3f3      	bcc.n	80063d4 <__mcmp+0x18>
 80063ec:	e7fa      	b.n	80063e4 <__mcmp+0x28>
 80063ee:	f04f 32ff 	mov.w	r2, #4294967295
 80063f2:	e7f7      	b.n	80063e4 <__mcmp+0x28>

080063f4 <__mdiff>:
 80063f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f8:	460c      	mov	r4, r1
 80063fa:	4606      	mov	r6, r0
 80063fc:	4611      	mov	r1, r2
 80063fe:	4620      	mov	r0, r4
 8006400:	4690      	mov	r8, r2
 8006402:	f7ff ffdb 	bl	80063bc <__mcmp>
 8006406:	1e05      	subs	r5, r0, #0
 8006408:	d110      	bne.n	800642c <__mdiff+0x38>
 800640a:	4629      	mov	r1, r5
 800640c:	4630      	mov	r0, r6
 800640e:	f7ff fd53 	bl	8005eb8 <_Balloc>
 8006412:	b930      	cbnz	r0, 8006422 <__mdiff+0x2e>
 8006414:	4b3a      	ldr	r3, [pc, #232]	; (8006500 <__mdiff+0x10c>)
 8006416:	4602      	mov	r2, r0
 8006418:	f240 2132 	movw	r1, #562	; 0x232
 800641c:	4839      	ldr	r0, [pc, #228]	; (8006504 <__mdiff+0x110>)
 800641e:	f000 f9af 	bl	8006780 <__assert_func>
 8006422:	2301      	movs	r3, #1
 8006424:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006428:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800642c:	bfa4      	itt	ge
 800642e:	4643      	movge	r3, r8
 8006430:	46a0      	movge	r8, r4
 8006432:	4630      	mov	r0, r6
 8006434:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006438:	bfa6      	itte	ge
 800643a:	461c      	movge	r4, r3
 800643c:	2500      	movge	r5, #0
 800643e:	2501      	movlt	r5, #1
 8006440:	f7ff fd3a 	bl	8005eb8 <_Balloc>
 8006444:	b920      	cbnz	r0, 8006450 <__mdiff+0x5c>
 8006446:	4b2e      	ldr	r3, [pc, #184]	; (8006500 <__mdiff+0x10c>)
 8006448:	4602      	mov	r2, r0
 800644a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800644e:	e7e5      	b.n	800641c <__mdiff+0x28>
 8006450:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006454:	6926      	ldr	r6, [r4, #16]
 8006456:	60c5      	str	r5, [r0, #12]
 8006458:	f104 0914 	add.w	r9, r4, #20
 800645c:	f108 0514 	add.w	r5, r8, #20
 8006460:	f100 0e14 	add.w	lr, r0, #20
 8006464:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006468:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800646c:	f108 0210 	add.w	r2, r8, #16
 8006470:	46f2      	mov	sl, lr
 8006472:	2100      	movs	r1, #0
 8006474:	f859 3b04 	ldr.w	r3, [r9], #4
 8006478:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800647c:	fa1f f883 	uxth.w	r8, r3
 8006480:	fa11 f18b 	uxtah	r1, r1, fp
 8006484:	0c1b      	lsrs	r3, r3, #16
 8006486:	eba1 0808 	sub.w	r8, r1, r8
 800648a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800648e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006492:	fa1f f888 	uxth.w	r8, r8
 8006496:	1419      	asrs	r1, r3, #16
 8006498:	454e      	cmp	r6, r9
 800649a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800649e:	f84a 3b04 	str.w	r3, [sl], #4
 80064a2:	d8e7      	bhi.n	8006474 <__mdiff+0x80>
 80064a4:	1b33      	subs	r3, r6, r4
 80064a6:	3b15      	subs	r3, #21
 80064a8:	f023 0303 	bic.w	r3, r3, #3
 80064ac:	3304      	adds	r3, #4
 80064ae:	3415      	adds	r4, #21
 80064b0:	42a6      	cmp	r6, r4
 80064b2:	bf38      	it	cc
 80064b4:	2304      	movcc	r3, #4
 80064b6:	441d      	add	r5, r3
 80064b8:	4473      	add	r3, lr
 80064ba:	469e      	mov	lr, r3
 80064bc:	462e      	mov	r6, r5
 80064be:	4566      	cmp	r6, ip
 80064c0:	d30e      	bcc.n	80064e0 <__mdiff+0xec>
 80064c2:	f10c 0203 	add.w	r2, ip, #3
 80064c6:	1b52      	subs	r2, r2, r5
 80064c8:	f022 0203 	bic.w	r2, r2, #3
 80064cc:	3d03      	subs	r5, #3
 80064ce:	45ac      	cmp	ip, r5
 80064d0:	bf38      	it	cc
 80064d2:	2200      	movcc	r2, #0
 80064d4:	441a      	add	r2, r3
 80064d6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80064da:	b17b      	cbz	r3, 80064fc <__mdiff+0x108>
 80064dc:	6107      	str	r7, [r0, #16]
 80064de:	e7a3      	b.n	8006428 <__mdiff+0x34>
 80064e0:	f856 8b04 	ldr.w	r8, [r6], #4
 80064e4:	fa11 f288 	uxtah	r2, r1, r8
 80064e8:	1414      	asrs	r4, r2, #16
 80064ea:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80064ee:	b292      	uxth	r2, r2
 80064f0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80064f4:	f84e 2b04 	str.w	r2, [lr], #4
 80064f8:	1421      	asrs	r1, r4, #16
 80064fa:	e7e0      	b.n	80064be <__mdiff+0xca>
 80064fc:	3f01      	subs	r7, #1
 80064fe:	e7ea      	b.n	80064d6 <__mdiff+0xe2>
 8006500:	080084f7 	.word	0x080084f7
 8006504:	0800849b 	.word	0x0800849b

08006508 <__d2b>:
 8006508:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800650c:	4689      	mov	r9, r1
 800650e:	2101      	movs	r1, #1
 8006510:	ec57 6b10 	vmov	r6, r7, d0
 8006514:	4690      	mov	r8, r2
 8006516:	f7ff fccf 	bl	8005eb8 <_Balloc>
 800651a:	4604      	mov	r4, r0
 800651c:	b930      	cbnz	r0, 800652c <__d2b+0x24>
 800651e:	4602      	mov	r2, r0
 8006520:	4b25      	ldr	r3, [pc, #148]	; (80065b8 <__d2b+0xb0>)
 8006522:	4826      	ldr	r0, [pc, #152]	; (80065bc <__d2b+0xb4>)
 8006524:	f240 310a 	movw	r1, #778	; 0x30a
 8006528:	f000 f92a 	bl	8006780 <__assert_func>
 800652c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006530:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006534:	bb35      	cbnz	r5, 8006584 <__d2b+0x7c>
 8006536:	2e00      	cmp	r6, #0
 8006538:	9301      	str	r3, [sp, #4]
 800653a:	d028      	beq.n	800658e <__d2b+0x86>
 800653c:	4668      	mov	r0, sp
 800653e:	9600      	str	r6, [sp, #0]
 8006540:	f7ff fd82 	bl	8006048 <__lo0bits>
 8006544:	9900      	ldr	r1, [sp, #0]
 8006546:	b300      	cbz	r0, 800658a <__d2b+0x82>
 8006548:	9a01      	ldr	r2, [sp, #4]
 800654a:	f1c0 0320 	rsb	r3, r0, #32
 800654e:	fa02 f303 	lsl.w	r3, r2, r3
 8006552:	430b      	orrs	r3, r1
 8006554:	40c2      	lsrs	r2, r0
 8006556:	6163      	str	r3, [r4, #20]
 8006558:	9201      	str	r2, [sp, #4]
 800655a:	9b01      	ldr	r3, [sp, #4]
 800655c:	61a3      	str	r3, [r4, #24]
 800655e:	2b00      	cmp	r3, #0
 8006560:	bf14      	ite	ne
 8006562:	2202      	movne	r2, #2
 8006564:	2201      	moveq	r2, #1
 8006566:	6122      	str	r2, [r4, #16]
 8006568:	b1d5      	cbz	r5, 80065a0 <__d2b+0x98>
 800656a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800656e:	4405      	add	r5, r0
 8006570:	f8c9 5000 	str.w	r5, [r9]
 8006574:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006578:	f8c8 0000 	str.w	r0, [r8]
 800657c:	4620      	mov	r0, r4
 800657e:	b003      	add	sp, #12
 8006580:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006588:	e7d5      	b.n	8006536 <__d2b+0x2e>
 800658a:	6161      	str	r1, [r4, #20]
 800658c:	e7e5      	b.n	800655a <__d2b+0x52>
 800658e:	a801      	add	r0, sp, #4
 8006590:	f7ff fd5a 	bl	8006048 <__lo0bits>
 8006594:	9b01      	ldr	r3, [sp, #4]
 8006596:	6163      	str	r3, [r4, #20]
 8006598:	2201      	movs	r2, #1
 800659a:	6122      	str	r2, [r4, #16]
 800659c:	3020      	adds	r0, #32
 800659e:	e7e3      	b.n	8006568 <__d2b+0x60>
 80065a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80065a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80065a8:	f8c9 0000 	str.w	r0, [r9]
 80065ac:	6918      	ldr	r0, [r3, #16]
 80065ae:	f7ff fd2b 	bl	8006008 <__hi0bits>
 80065b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80065b6:	e7df      	b.n	8006578 <__d2b+0x70>
 80065b8:	080084f7 	.word	0x080084f7
 80065bc:	0800849b 	.word	0x0800849b

080065c0 <_mprec_log10>:
 80065c0:	2817      	cmp	r0, #23
 80065c2:	b5d0      	push	{r4, r6, r7, lr}
 80065c4:	4604      	mov	r4, r0
 80065c6:	dc07      	bgt.n	80065d8 <_mprec_log10+0x18>
 80065c8:	4809      	ldr	r0, [pc, #36]	; (80065f0 <_mprec_log10+0x30>)
 80065ca:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 80065ce:	e9d4 0100 	ldrd	r0, r1, [r4]
 80065d2:	ec41 0b10 	vmov	d0, r0, r1
 80065d6:	bdd0      	pop	{r4, r6, r7, pc}
 80065d8:	4906      	ldr	r1, [pc, #24]	; (80065f4 <_mprec_log10+0x34>)
 80065da:	4f07      	ldr	r7, [pc, #28]	; (80065f8 <_mprec_log10+0x38>)
 80065dc:	2000      	movs	r0, #0
 80065de:	2600      	movs	r6, #0
 80065e0:	4632      	mov	r2, r6
 80065e2:	463b      	mov	r3, r7
 80065e4:	f7fa f800 	bl	80005e8 <__aeabi_dmul>
 80065e8:	3c01      	subs	r4, #1
 80065ea:	d1f9      	bne.n	80065e0 <_mprec_log10+0x20>
 80065ec:	e7f1      	b.n	80065d2 <_mprec_log10+0x12>
 80065ee:	bf00      	nop
 80065f0:	08008530 	.word	0x08008530
 80065f4:	3ff00000 	.word	0x3ff00000
 80065f8:	40240000 	.word	0x40240000

080065fc <_calloc_r>:
 80065fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80065fe:	fba1 2402 	umull	r2, r4, r1, r2
 8006602:	b94c      	cbnz	r4, 8006618 <_calloc_r+0x1c>
 8006604:	4611      	mov	r1, r2
 8006606:	9201      	str	r2, [sp, #4]
 8006608:	f000 f82e 	bl	8006668 <_malloc_r>
 800660c:	9a01      	ldr	r2, [sp, #4]
 800660e:	4605      	mov	r5, r0
 8006610:	b930      	cbnz	r0, 8006620 <_calloc_r+0x24>
 8006612:	4628      	mov	r0, r5
 8006614:	b003      	add	sp, #12
 8006616:	bd30      	pop	{r4, r5, pc}
 8006618:	220c      	movs	r2, #12
 800661a:	6002      	str	r2, [r0, #0]
 800661c:	2500      	movs	r5, #0
 800661e:	e7f8      	b.n	8006612 <_calloc_r+0x16>
 8006620:	4621      	mov	r1, r4
 8006622:	f7ff fb09 	bl	8005c38 <memset>
 8006626:	e7f4      	b.n	8006612 <_calloc_r+0x16>

08006628 <sbrk_aligned>:
 8006628:	b570      	push	{r4, r5, r6, lr}
 800662a:	4e0e      	ldr	r6, [pc, #56]	; (8006664 <sbrk_aligned+0x3c>)
 800662c:	460c      	mov	r4, r1
 800662e:	6831      	ldr	r1, [r6, #0]
 8006630:	4605      	mov	r5, r0
 8006632:	b911      	cbnz	r1, 800663a <sbrk_aligned+0x12>
 8006634:	f000 f88c 	bl	8006750 <_sbrk_r>
 8006638:	6030      	str	r0, [r6, #0]
 800663a:	4621      	mov	r1, r4
 800663c:	4628      	mov	r0, r5
 800663e:	f000 f887 	bl	8006750 <_sbrk_r>
 8006642:	1c43      	adds	r3, r0, #1
 8006644:	d00a      	beq.n	800665c <sbrk_aligned+0x34>
 8006646:	1cc4      	adds	r4, r0, #3
 8006648:	f024 0403 	bic.w	r4, r4, #3
 800664c:	42a0      	cmp	r0, r4
 800664e:	d007      	beq.n	8006660 <sbrk_aligned+0x38>
 8006650:	1a21      	subs	r1, r4, r0
 8006652:	4628      	mov	r0, r5
 8006654:	f000 f87c 	bl	8006750 <_sbrk_r>
 8006658:	3001      	adds	r0, #1
 800665a:	d101      	bne.n	8006660 <sbrk_aligned+0x38>
 800665c:	f04f 34ff 	mov.w	r4, #4294967295
 8006660:	4620      	mov	r0, r4
 8006662:	bd70      	pop	{r4, r5, r6, pc}
 8006664:	200001fc 	.word	0x200001fc

08006668 <_malloc_r>:
 8006668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800666c:	1ccd      	adds	r5, r1, #3
 800666e:	f025 0503 	bic.w	r5, r5, #3
 8006672:	3508      	adds	r5, #8
 8006674:	2d0c      	cmp	r5, #12
 8006676:	bf38      	it	cc
 8006678:	250c      	movcc	r5, #12
 800667a:	2d00      	cmp	r5, #0
 800667c:	4607      	mov	r7, r0
 800667e:	db01      	blt.n	8006684 <_malloc_r+0x1c>
 8006680:	42a9      	cmp	r1, r5
 8006682:	d905      	bls.n	8006690 <_malloc_r+0x28>
 8006684:	230c      	movs	r3, #12
 8006686:	603b      	str	r3, [r7, #0]
 8006688:	2600      	movs	r6, #0
 800668a:	4630      	mov	r0, r6
 800668c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006690:	4e2e      	ldr	r6, [pc, #184]	; (800674c <_malloc_r+0xe4>)
 8006692:	f000 ff37 	bl	8007504 <__malloc_lock>
 8006696:	6833      	ldr	r3, [r6, #0]
 8006698:	461c      	mov	r4, r3
 800669a:	bb34      	cbnz	r4, 80066ea <_malloc_r+0x82>
 800669c:	4629      	mov	r1, r5
 800669e:	4638      	mov	r0, r7
 80066a0:	f7ff ffc2 	bl	8006628 <sbrk_aligned>
 80066a4:	1c43      	adds	r3, r0, #1
 80066a6:	4604      	mov	r4, r0
 80066a8:	d14d      	bne.n	8006746 <_malloc_r+0xde>
 80066aa:	6834      	ldr	r4, [r6, #0]
 80066ac:	4626      	mov	r6, r4
 80066ae:	2e00      	cmp	r6, #0
 80066b0:	d140      	bne.n	8006734 <_malloc_r+0xcc>
 80066b2:	6823      	ldr	r3, [r4, #0]
 80066b4:	4631      	mov	r1, r6
 80066b6:	4638      	mov	r0, r7
 80066b8:	eb04 0803 	add.w	r8, r4, r3
 80066bc:	f000 f848 	bl	8006750 <_sbrk_r>
 80066c0:	4580      	cmp	r8, r0
 80066c2:	d13a      	bne.n	800673a <_malloc_r+0xd2>
 80066c4:	6821      	ldr	r1, [r4, #0]
 80066c6:	3503      	adds	r5, #3
 80066c8:	1a6d      	subs	r5, r5, r1
 80066ca:	f025 0503 	bic.w	r5, r5, #3
 80066ce:	3508      	adds	r5, #8
 80066d0:	2d0c      	cmp	r5, #12
 80066d2:	bf38      	it	cc
 80066d4:	250c      	movcc	r5, #12
 80066d6:	4629      	mov	r1, r5
 80066d8:	4638      	mov	r0, r7
 80066da:	f7ff ffa5 	bl	8006628 <sbrk_aligned>
 80066de:	3001      	adds	r0, #1
 80066e0:	d02b      	beq.n	800673a <_malloc_r+0xd2>
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	442b      	add	r3, r5
 80066e6:	6023      	str	r3, [r4, #0]
 80066e8:	e00e      	b.n	8006708 <_malloc_r+0xa0>
 80066ea:	6822      	ldr	r2, [r4, #0]
 80066ec:	1b52      	subs	r2, r2, r5
 80066ee:	d41e      	bmi.n	800672e <_malloc_r+0xc6>
 80066f0:	2a0b      	cmp	r2, #11
 80066f2:	d916      	bls.n	8006722 <_malloc_r+0xba>
 80066f4:	1961      	adds	r1, r4, r5
 80066f6:	42a3      	cmp	r3, r4
 80066f8:	6025      	str	r5, [r4, #0]
 80066fa:	bf18      	it	ne
 80066fc:	6059      	strne	r1, [r3, #4]
 80066fe:	6863      	ldr	r3, [r4, #4]
 8006700:	bf08      	it	eq
 8006702:	6031      	streq	r1, [r6, #0]
 8006704:	5162      	str	r2, [r4, r5]
 8006706:	604b      	str	r3, [r1, #4]
 8006708:	4638      	mov	r0, r7
 800670a:	f104 060b 	add.w	r6, r4, #11
 800670e:	f000 feff 	bl	8007510 <__malloc_unlock>
 8006712:	f026 0607 	bic.w	r6, r6, #7
 8006716:	1d23      	adds	r3, r4, #4
 8006718:	1af2      	subs	r2, r6, r3
 800671a:	d0b6      	beq.n	800668a <_malloc_r+0x22>
 800671c:	1b9b      	subs	r3, r3, r6
 800671e:	50a3      	str	r3, [r4, r2]
 8006720:	e7b3      	b.n	800668a <_malloc_r+0x22>
 8006722:	6862      	ldr	r2, [r4, #4]
 8006724:	42a3      	cmp	r3, r4
 8006726:	bf0c      	ite	eq
 8006728:	6032      	streq	r2, [r6, #0]
 800672a:	605a      	strne	r2, [r3, #4]
 800672c:	e7ec      	b.n	8006708 <_malloc_r+0xa0>
 800672e:	4623      	mov	r3, r4
 8006730:	6864      	ldr	r4, [r4, #4]
 8006732:	e7b2      	b.n	800669a <_malloc_r+0x32>
 8006734:	4634      	mov	r4, r6
 8006736:	6876      	ldr	r6, [r6, #4]
 8006738:	e7b9      	b.n	80066ae <_malloc_r+0x46>
 800673a:	230c      	movs	r3, #12
 800673c:	603b      	str	r3, [r7, #0]
 800673e:	4638      	mov	r0, r7
 8006740:	f000 fee6 	bl	8007510 <__malloc_unlock>
 8006744:	e7a1      	b.n	800668a <_malloc_r+0x22>
 8006746:	6025      	str	r5, [r4, #0]
 8006748:	e7de      	b.n	8006708 <_malloc_r+0xa0>
 800674a:	bf00      	nop
 800674c:	200001f8 	.word	0x200001f8

08006750 <_sbrk_r>:
 8006750:	b538      	push	{r3, r4, r5, lr}
 8006752:	4d06      	ldr	r5, [pc, #24]	; (800676c <_sbrk_r+0x1c>)
 8006754:	2300      	movs	r3, #0
 8006756:	4604      	mov	r4, r0
 8006758:	4608      	mov	r0, r1
 800675a:	602b      	str	r3, [r5, #0]
 800675c:	f7fb f9b6 	bl	8001acc <_sbrk>
 8006760:	1c43      	adds	r3, r0, #1
 8006762:	d102      	bne.n	800676a <_sbrk_r+0x1a>
 8006764:	682b      	ldr	r3, [r5, #0]
 8006766:	b103      	cbz	r3, 800676a <_sbrk_r+0x1a>
 8006768:	6023      	str	r3, [r4, #0]
 800676a:	bd38      	pop	{r3, r4, r5, pc}
 800676c:	20000200 	.word	0x20000200

08006770 <strcpy>:
 8006770:	4603      	mov	r3, r0
 8006772:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006776:	f803 2b01 	strb.w	r2, [r3], #1
 800677a:	2a00      	cmp	r2, #0
 800677c:	d1f9      	bne.n	8006772 <strcpy+0x2>
 800677e:	4770      	bx	lr

08006780 <__assert_func>:
 8006780:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006782:	4614      	mov	r4, r2
 8006784:	461a      	mov	r2, r3
 8006786:	4b09      	ldr	r3, [pc, #36]	; (80067ac <__assert_func+0x2c>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4605      	mov	r5, r0
 800678c:	68d8      	ldr	r0, [r3, #12]
 800678e:	b14c      	cbz	r4, 80067a4 <__assert_func+0x24>
 8006790:	4b07      	ldr	r3, [pc, #28]	; (80067b0 <__assert_func+0x30>)
 8006792:	9100      	str	r1, [sp, #0]
 8006794:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006798:	4906      	ldr	r1, [pc, #24]	; (80067b4 <__assert_func+0x34>)
 800679a:	462b      	mov	r3, r5
 800679c:	f000 fe8a 	bl	80074b4 <fiprintf>
 80067a0:	f001 fab6 	bl	8007d10 <abort>
 80067a4:	4b04      	ldr	r3, [pc, #16]	; (80067b8 <__assert_func+0x38>)
 80067a6:	461c      	mov	r4, r3
 80067a8:	e7f3      	b.n	8006792 <__assert_func+0x12>
 80067aa:	bf00      	nop
 80067ac:	2000001c 	.word	0x2000001c
 80067b0:	08008604 	.word	0x08008604
 80067b4:	08008611 	.word	0x08008611
 80067b8:	0800863f 	.word	0x0800863f

080067bc <quorem>:
 80067bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c0:	6903      	ldr	r3, [r0, #16]
 80067c2:	690c      	ldr	r4, [r1, #16]
 80067c4:	42a3      	cmp	r3, r4
 80067c6:	4607      	mov	r7, r0
 80067c8:	f2c0 8081 	blt.w	80068ce <quorem+0x112>
 80067cc:	3c01      	subs	r4, #1
 80067ce:	f101 0814 	add.w	r8, r1, #20
 80067d2:	f100 0514 	add.w	r5, r0, #20
 80067d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067da:	9301      	str	r3, [sp, #4]
 80067dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80067e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067e4:	3301      	adds	r3, #1
 80067e6:	429a      	cmp	r2, r3
 80067e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80067ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80067f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80067f4:	d331      	bcc.n	800685a <quorem+0x9e>
 80067f6:	f04f 0e00 	mov.w	lr, #0
 80067fa:	4640      	mov	r0, r8
 80067fc:	46ac      	mov	ip, r5
 80067fe:	46f2      	mov	sl, lr
 8006800:	f850 2b04 	ldr.w	r2, [r0], #4
 8006804:	b293      	uxth	r3, r2
 8006806:	fb06 e303 	mla	r3, r6, r3, lr
 800680a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800680e:	b29b      	uxth	r3, r3
 8006810:	ebaa 0303 	sub.w	r3, sl, r3
 8006814:	f8dc a000 	ldr.w	sl, [ip]
 8006818:	0c12      	lsrs	r2, r2, #16
 800681a:	fa13 f38a 	uxtah	r3, r3, sl
 800681e:	fb06 e202 	mla	r2, r6, r2, lr
 8006822:	9300      	str	r3, [sp, #0]
 8006824:	9b00      	ldr	r3, [sp, #0]
 8006826:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800682a:	b292      	uxth	r2, r2
 800682c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006830:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006834:	f8bd 3000 	ldrh.w	r3, [sp]
 8006838:	4581      	cmp	r9, r0
 800683a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800683e:	f84c 3b04 	str.w	r3, [ip], #4
 8006842:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006846:	d2db      	bcs.n	8006800 <quorem+0x44>
 8006848:	f855 300b 	ldr.w	r3, [r5, fp]
 800684c:	b92b      	cbnz	r3, 800685a <quorem+0x9e>
 800684e:	9b01      	ldr	r3, [sp, #4]
 8006850:	3b04      	subs	r3, #4
 8006852:	429d      	cmp	r5, r3
 8006854:	461a      	mov	r2, r3
 8006856:	d32e      	bcc.n	80068b6 <quorem+0xfa>
 8006858:	613c      	str	r4, [r7, #16]
 800685a:	4638      	mov	r0, r7
 800685c:	f7ff fdae 	bl	80063bc <__mcmp>
 8006860:	2800      	cmp	r0, #0
 8006862:	db24      	blt.n	80068ae <quorem+0xf2>
 8006864:	3601      	adds	r6, #1
 8006866:	4628      	mov	r0, r5
 8006868:	f04f 0c00 	mov.w	ip, #0
 800686c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006870:	f8d0 e000 	ldr.w	lr, [r0]
 8006874:	b293      	uxth	r3, r2
 8006876:	ebac 0303 	sub.w	r3, ip, r3
 800687a:	0c12      	lsrs	r2, r2, #16
 800687c:	fa13 f38e 	uxtah	r3, r3, lr
 8006880:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006884:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006888:	b29b      	uxth	r3, r3
 800688a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800688e:	45c1      	cmp	r9, r8
 8006890:	f840 3b04 	str.w	r3, [r0], #4
 8006894:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006898:	d2e8      	bcs.n	800686c <quorem+0xb0>
 800689a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800689e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068a2:	b922      	cbnz	r2, 80068ae <quorem+0xf2>
 80068a4:	3b04      	subs	r3, #4
 80068a6:	429d      	cmp	r5, r3
 80068a8:	461a      	mov	r2, r3
 80068aa:	d30a      	bcc.n	80068c2 <quorem+0x106>
 80068ac:	613c      	str	r4, [r7, #16]
 80068ae:	4630      	mov	r0, r6
 80068b0:	b003      	add	sp, #12
 80068b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068b6:	6812      	ldr	r2, [r2, #0]
 80068b8:	3b04      	subs	r3, #4
 80068ba:	2a00      	cmp	r2, #0
 80068bc:	d1cc      	bne.n	8006858 <quorem+0x9c>
 80068be:	3c01      	subs	r4, #1
 80068c0:	e7c7      	b.n	8006852 <quorem+0x96>
 80068c2:	6812      	ldr	r2, [r2, #0]
 80068c4:	3b04      	subs	r3, #4
 80068c6:	2a00      	cmp	r2, #0
 80068c8:	d1f0      	bne.n	80068ac <quorem+0xf0>
 80068ca:	3c01      	subs	r4, #1
 80068cc:	e7eb      	b.n	80068a6 <quorem+0xea>
 80068ce:	2000      	movs	r0, #0
 80068d0:	e7ee      	b.n	80068b0 <quorem+0xf4>
 80068d2:	0000      	movs	r0, r0
 80068d4:	0000      	movs	r0, r0
	...

080068d8 <_dtoa_r>:
 80068d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068dc:	ed2d 8b04 	vpush	{d8-d9}
 80068e0:	ec57 6b10 	vmov	r6, r7, d0
 80068e4:	b093      	sub	sp, #76	; 0x4c
 80068e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80068e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80068ec:	9106      	str	r1, [sp, #24]
 80068ee:	ee10 aa10 	vmov	sl, s0
 80068f2:	4604      	mov	r4, r0
 80068f4:	9209      	str	r2, [sp, #36]	; 0x24
 80068f6:	930c      	str	r3, [sp, #48]	; 0x30
 80068f8:	46bb      	mov	fp, r7
 80068fa:	b975      	cbnz	r5, 800691a <_dtoa_r+0x42>
 80068fc:	2010      	movs	r0, #16
 80068fe:	f000 fdeb 	bl	80074d8 <malloc>
 8006902:	4602      	mov	r2, r0
 8006904:	6260      	str	r0, [r4, #36]	; 0x24
 8006906:	b920      	cbnz	r0, 8006912 <_dtoa_r+0x3a>
 8006908:	4ba7      	ldr	r3, [pc, #668]	; (8006ba8 <_dtoa_r+0x2d0>)
 800690a:	21ea      	movs	r1, #234	; 0xea
 800690c:	48a7      	ldr	r0, [pc, #668]	; (8006bac <_dtoa_r+0x2d4>)
 800690e:	f7ff ff37 	bl	8006780 <__assert_func>
 8006912:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006916:	6005      	str	r5, [r0, #0]
 8006918:	60c5      	str	r5, [r0, #12]
 800691a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800691c:	6819      	ldr	r1, [r3, #0]
 800691e:	b151      	cbz	r1, 8006936 <_dtoa_r+0x5e>
 8006920:	685a      	ldr	r2, [r3, #4]
 8006922:	604a      	str	r2, [r1, #4]
 8006924:	2301      	movs	r3, #1
 8006926:	4093      	lsls	r3, r2
 8006928:	608b      	str	r3, [r1, #8]
 800692a:	4620      	mov	r0, r4
 800692c:	f7ff fb04 	bl	8005f38 <_Bfree>
 8006930:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006932:	2200      	movs	r2, #0
 8006934:	601a      	str	r2, [r3, #0]
 8006936:	1e3b      	subs	r3, r7, #0
 8006938:	bfaa      	itet	ge
 800693a:	2300      	movge	r3, #0
 800693c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006940:	f8c8 3000 	strge.w	r3, [r8]
 8006944:	4b9a      	ldr	r3, [pc, #616]	; (8006bb0 <_dtoa_r+0x2d8>)
 8006946:	bfbc      	itt	lt
 8006948:	2201      	movlt	r2, #1
 800694a:	f8c8 2000 	strlt.w	r2, [r8]
 800694e:	ea33 030b 	bics.w	r3, r3, fp
 8006952:	d11b      	bne.n	800698c <_dtoa_r+0xb4>
 8006954:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006956:	f242 730f 	movw	r3, #9999	; 0x270f
 800695a:	6013      	str	r3, [r2, #0]
 800695c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006960:	4333      	orrs	r3, r6
 8006962:	f000 8592 	beq.w	800748a <_dtoa_r+0xbb2>
 8006966:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006968:	b963      	cbnz	r3, 8006984 <_dtoa_r+0xac>
 800696a:	4b92      	ldr	r3, [pc, #584]	; (8006bb4 <_dtoa_r+0x2dc>)
 800696c:	e022      	b.n	80069b4 <_dtoa_r+0xdc>
 800696e:	4b92      	ldr	r3, [pc, #584]	; (8006bb8 <_dtoa_r+0x2e0>)
 8006970:	9301      	str	r3, [sp, #4]
 8006972:	3308      	adds	r3, #8
 8006974:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006976:	6013      	str	r3, [r2, #0]
 8006978:	9801      	ldr	r0, [sp, #4]
 800697a:	b013      	add	sp, #76	; 0x4c
 800697c:	ecbd 8b04 	vpop	{d8-d9}
 8006980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006984:	4b8b      	ldr	r3, [pc, #556]	; (8006bb4 <_dtoa_r+0x2dc>)
 8006986:	9301      	str	r3, [sp, #4]
 8006988:	3303      	adds	r3, #3
 800698a:	e7f3      	b.n	8006974 <_dtoa_r+0x9c>
 800698c:	2200      	movs	r2, #0
 800698e:	2300      	movs	r3, #0
 8006990:	4650      	mov	r0, sl
 8006992:	4659      	mov	r1, fp
 8006994:	f7fa f890 	bl	8000ab8 <__aeabi_dcmpeq>
 8006998:	ec4b ab19 	vmov	d9, sl, fp
 800699c:	4680      	mov	r8, r0
 800699e:	b158      	cbz	r0, 80069b8 <_dtoa_r+0xe0>
 80069a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069a2:	2301      	movs	r3, #1
 80069a4:	6013      	str	r3, [r2, #0]
 80069a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f000 856b 	beq.w	8007484 <_dtoa_r+0xbac>
 80069ae:	4883      	ldr	r0, [pc, #524]	; (8006bbc <_dtoa_r+0x2e4>)
 80069b0:	6018      	str	r0, [r3, #0]
 80069b2:	1e43      	subs	r3, r0, #1
 80069b4:	9301      	str	r3, [sp, #4]
 80069b6:	e7df      	b.n	8006978 <_dtoa_r+0xa0>
 80069b8:	ec4b ab10 	vmov	d0, sl, fp
 80069bc:	aa10      	add	r2, sp, #64	; 0x40
 80069be:	a911      	add	r1, sp, #68	; 0x44
 80069c0:	4620      	mov	r0, r4
 80069c2:	f7ff fda1 	bl	8006508 <__d2b>
 80069c6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80069ca:	ee08 0a10 	vmov	s16, r0
 80069ce:	2d00      	cmp	r5, #0
 80069d0:	f000 8084 	beq.w	8006adc <_dtoa_r+0x204>
 80069d4:	ee19 3a90 	vmov	r3, s19
 80069d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069dc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80069e0:	4656      	mov	r6, sl
 80069e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80069e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80069ea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80069ee:	4b74      	ldr	r3, [pc, #464]	; (8006bc0 <_dtoa_r+0x2e8>)
 80069f0:	2200      	movs	r2, #0
 80069f2:	4630      	mov	r0, r6
 80069f4:	4639      	mov	r1, r7
 80069f6:	f7f9 fc3f 	bl	8000278 <__aeabi_dsub>
 80069fa:	a365      	add	r3, pc, #404	; (adr r3, 8006b90 <_dtoa_r+0x2b8>)
 80069fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a00:	f7f9 fdf2 	bl	80005e8 <__aeabi_dmul>
 8006a04:	a364      	add	r3, pc, #400	; (adr r3, 8006b98 <_dtoa_r+0x2c0>)
 8006a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0a:	f7f9 fc37 	bl	800027c <__adddf3>
 8006a0e:	4606      	mov	r6, r0
 8006a10:	4628      	mov	r0, r5
 8006a12:	460f      	mov	r7, r1
 8006a14:	f7f9 fd7e 	bl	8000514 <__aeabi_i2d>
 8006a18:	a361      	add	r3, pc, #388	; (adr r3, 8006ba0 <_dtoa_r+0x2c8>)
 8006a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1e:	f7f9 fde3 	bl	80005e8 <__aeabi_dmul>
 8006a22:	4602      	mov	r2, r0
 8006a24:	460b      	mov	r3, r1
 8006a26:	4630      	mov	r0, r6
 8006a28:	4639      	mov	r1, r7
 8006a2a:	f7f9 fc27 	bl	800027c <__adddf3>
 8006a2e:	4606      	mov	r6, r0
 8006a30:	460f      	mov	r7, r1
 8006a32:	f7fa f873 	bl	8000b1c <__aeabi_d2iz>
 8006a36:	2200      	movs	r2, #0
 8006a38:	9000      	str	r0, [sp, #0]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	4630      	mov	r0, r6
 8006a3e:	4639      	mov	r1, r7
 8006a40:	f7fa f844 	bl	8000acc <__aeabi_dcmplt>
 8006a44:	b150      	cbz	r0, 8006a5c <_dtoa_r+0x184>
 8006a46:	9800      	ldr	r0, [sp, #0]
 8006a48:	f7f9 fd64 	bl	8000514 <__aeabi_i2d>
 8006a4c:	4632      	mov	r2, r6
 8006a4e:	463b      	mov	r3, r7
 8006a50:	f7fa f832 	bl	8000ab8 <__aeabi_dcmpeq>
 8006a54:	b910      	cbnz	r0, 8006a5c <_dtoa_r+0x184>
 8006a56:	9b00      	ldr	r3, [sp, #0]
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	9300      	str	r3, [sp, #0]
 8006a5c:	9b00      	ldr	r3, [sp, #0]
 8006a5e:	2b16      	cmp	r3, #22
 8006a60:	d85a      	bhi.n	8006b18 <_dtoa_r+0x240>
 8006a62:	9a00      	ldr	r2, [sp, #0]
 8006a64:	4b57      	ldr	r3, [pc, #348]	; (8006bc4 <_dtoa_r+0x2ec>)
 8006a66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a6e:	ec51 0b19 	vmov	r0, r1, d9
 8006a72:	f7fa f82b 	bl	8000acc <__aeabi_dcmplt>
 8006a76:	2800      	cmp	r0, #0
 8006a78:	d050      	beq.n	8006b1c <_dtoa_r+0x244>
 8006a7a:	9b00      	ldr	r3, [sp, #0]
 8006a7c:	3b01      	subs	r3, #1
 8006a7e:	9300      	str	r3, [sp, #0]
 8006a80:	2300      	movs	r3, #0
 8006a82:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a86:	1b5d      	subs	r5, r3, r5
 8006a88:	1e6b      	subs	r3, r5, #1
 8006a8a:	9305      	str	r3, [sp, #20]
 8006a8c:	bf45      	ittet	mi
 8006a8e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006a92:	9304      	strmi	r3, [sp, #16]
 8006a94:	2300      	movpl	r3, #0
 8006a96:	2300      	movmi	r3, #0
 8006a98:	bf4c      	ite	mi
 8006a9a:	9305      	strmi	r3, [sp, #20]
 8006a9c:	9304      	strpl	r3, [sp, #16]
 8006a9e:	9b00      	ldr	r3, [sp, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	db3d      	blt.n	8006b20 <_dtoa_r+0x248>
 8006aa4:	9b05      	ldr	r3, [sp, #20]
 8006aa6:	9a00      	ldr	r2, [sp, #0]
 8006aa8:	920a      	str	r2, [sp, #40]	; 0x28
 8006aaa:	4413      	add	r3, r2
 8006aac:	9305      	str	r3, [sp, #20]
 8006aae:	2300      	movs	r3, #0
 8006ab0:	9307      	str	r3, [sp, #28]
 8006ab2:	9b06      	ldr	r3, [sp, #24]
 8006ab4:	2b09      	cmp	r3, #9
 8006ab6:	f200 8089 	bhi.w	8006bcc <_dtoa_r+0x2f4>
 8006aba:	2b05      	cmp	r3, #5
 8006abc:	bfc4      	itt	gt
 8006abe:	3b04      	subgt	r3, #4
 8006ac0:	9306      	strgt	r3, [sp, #24]
 8006ac2:	9b06      	ldr	r3, [sp, #24]
 8006ac4:	f1a3 0302 	sub.w	r3, r3, #2
 8006ac8:	bfcc      	ite	gt
 8006aca:	2500      	movgt	r5, #0
 8006acc:	2501      	movle	r5, #1
 8006ace:	2b03      	cmp	r3, #3
 8006ad0:	f200 8087 	bhi.w	8006be2 <_dtoa_r+0x30a>
 8006ad4:	e8df f003 	tbb	[pc, r3]
 8006ad8:	59383a2d 	.word	0x59383a2d
 8006adc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006ae0:	441d      	add	r5, r3
 8006ae2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006ae6:	2b20      	cmp	r3, #32
 8006ae8:	bfc1      	itttt	gt
 8006aea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006aee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006af2:	fa0b f303 	lslgt.w	r3, fp, r3
 8006af6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006afa:	bfda      	itte	le
 8006afc:	f1c3 0320 	rsble	r3, r3, #32
 8006b00:	fa06 f003 	lslle.w	r0, r6, r3
 8006b04:	4318      	orrgt	r0, r3
 8006b06:	f7f9 fcf5 	bl	80004f4 <__aeabi_ui2d>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	4606      	mov	r6, r0
 8006b0e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006b12:	3d01      	subs	r5, #1
 8006b14:	930e      	str	r3, [sp, #56]	; 0x38
 8006b16:	e76a      	b.n	80069ee <_dtoa_r+0x116>
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e7b2      	b.n	8006a82 <_dtoa_r+0x1aa>
 8006b1c:	900b      	str	r0, [sp, #44]	; 0x2c
 8006b1e:	e7b1      	b.n	8006a84 <_dtoa_r+0x1ac>
 8006b20:	9b04      	ldr	r3, [sp, #16]
 8006b22:	9a00      	ldr	r2, [sp, #0]
 8006b24:	1a9b      	subs	r3, r3, r2
 8006b26:	9304      	str	r3, [sp, #16]
 8006b28:	4253      	negs	r3, r2
 8006b2a:	9307      	str	r3, [sp, #28]
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	930a      	str	r3, [sp, #40]	; 0x28
 8006b30:	e7bf      	b.n	8006ab2 <_dtoa_r+0x1da>
 8006b32:	2300      	movs	r3, #0
 8006b34:	9308      	str	r3, [sp, #32]
 8006b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	dc55      	bgt.n	8006be8 <_dtoa_r+0x310>
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006b42:	461a      	mov	r2, r3
 8006b44:	9209      	str	r2, [sp, #36]	; 0x24
 8006b46:	e00c      	b.n	8006b62 <_dtoa_r+0x28a>
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e7f3      	b.n	8006b34 <_dtoa_r+0x25c>
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b50:	9308      	str	r3, [sp, #32]
 8006b52:	9b00      	ldr	r3, [sp, #0]
 8006b54:	4413      	add	r3, r2
 8006b56:	9302      	str	r3, [sp, #8]
 8006b58:	3301      	adds	r3, #1
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	9303      	str	r3, [sp, #12]
 8006b5e:	bfb8      	it	lt
 8006b60:	2301      	movlt	r3, #1
 8006b62:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006b64:	2200      	movs	r2, #0
 8006b66:	6042      	str	r2, [r0, #4]
 8006b68:	2204      	movs	r2, #4
 8006b6a:	f102 0614 	add.w	r6, r2, #20
 8006b6e:	429e      	cmp	r6, r3
 8006b70:	6841      	ldr	r1, [r0, #4]
 8006b72:	d93d      	bls.n	8006bf0 <_dtoa_r+0x318>
 8006b74:	4620      	mov	r0, r4
 8006b76:	f7ff f99f 	bl	8005eb8 <_Balloc>
 8006b7a:	9001      	str	r0, [sp, #4]
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	d13b      	bne.n	8006bf8 <_dtoa_r+0x320>
 8006b80:	4b11      	ldr	r3, [pc, #68]	; (8006bc8 <_dtoa_r+0x2f0>)
 8006b82:	4602      	mov	r2, r0
 8006b84:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006b88:	e6c0      	b.n	800690c <_dtoa_r+0x34>
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e7df      	b.n	8006b4e <_dtoa_r+0x276>
 8006b8e:	bf00      	nop
 8006b90:	636f4361 	.word	0x636f4361
 8006b94:	3fd287a7 	.word	0x3fd287a7
 8006b98:	8b60c8b3 	.word	0x8b60c8b3
 8006b9c:	3fc68a28 	.word	0x3fc68a28
 8006ba0:	509f79fb 	.word	0x509f79fb
 8006ba4:	3fd34413 	.word	0x3fd34413
 8006ba8:	08008484 	.word	0x08008484
 8006bac:	0800864f 	.word	0x0800864f
 8006bb0:	7ff00000 	.word	0x7ff00000
 8006bb4:	08008649 	.word	0x08008649
 8006bb8:	08008640 	.word	0x08008640
 8006bbc:	0800864e 	.word	0x0800864e
 8006bc0:	3ff80000 	.word	0x3ff80000
 8006bc4:	08008530 	.word	0x08008530
 8006bc8:	080084f7 	.word	0x080084f7
 8006bcc:	2501      	movs	r5, #1
 8006bce:	2300      	movs	r3, #0
 8006bd0:	9306      	str	r3, [sp, #24]
 8006bd2:	9508      	str	r5, [sp, #32]
 8006bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8006bd8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	2312      	movs	r3, #18
 8006be0:	e7b0      	b.n	8006b44 <_dtoa_r+0x26c>
 8006be2:	2301      	movs	r3, #1
 8006be4:	9308      	str	r3, [sp, #32]
 8006be6:	e7f5      	b.n	8006bd4 <_dtoa_r+0x2fc>
 8006be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006bee:	e7b8      	b.n	8006b62 <_dtoa_r+0x28a>
 8006bf0:	3101      	adds	r1, #1
 8006bf2:	6041      	str	r1, [r0, #4]
 8006bf4:	0052      	lsls	r2, r2, #1
 8006bf6:	e7b8      	b.n	8006b6a <_dtoa_r+0x292>
 8006bf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bfa:	9a01      	ldr	r2, [sp, #4]
 8006bfc:	601a      	str	r2, [r3, #0]
 8006bfe:	9b03      	ldr	r3, [sp, #12]
 8006c00:	2b0e      	cmp	r3, #14
 8006c02:	f200 809d 	bhi.w	8006d40 <_dtoa_r+0x468>
 8006c06:	2d00      	cmp	r5, #0
 8006c08:	f000 809a 	beq.w	8006d40 <_dtoa_r+0x468>
 8006c0c:	9b00      	ldr	r3, [sp, #0]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	dd32      	ble.n	8006c78 <_dtoa_r+0x3a0>
 8006c12:	4ab7      	ldr	r2, [pc, #732]	; (8006ef0 <_dtoa_r+0x618>)
 8006c14:	f003 030f 	and.w	r3, r3, #15
 8006c18:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006c1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c20:	9b00      	ldr	r3, [sp, #0]
 8006c22:	05d8      	lsls	r0, r3, #23
 8006c24:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006c28:	d516      	bpl.n	8006c58 <_dtoa_r+0x380>
 8006c2a:	4bb2      	ldr	r3, [pc, #712]	; (8006ef4 <_dtoa_r+0x61c>)
 8006c2c:	ec51 0b19 	vmov	r0, r1, d9
 8006c30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c34:	f7f9 fe02 	bl	800083c <__aeabi_ddiv>
 8006c38:	f007 070f 	and.w	r7, r7, #15
 8006c3c:	4682      	mov	sl, r0
 8006c3e:	468b      	mov	fp, r1
 8006c40:	2503      	movs	r5, #3
 8006c42:	4eac      	ldr	r6, [pc, #688]	; (8006ef4 <_dtoa_r+0x61c>)
 8006c44:	b957      	cbnz	r7, 8006c5c <_dtoa_r+0x384>
 8006c46:	4642      	mov	r2, r8
 8006c48:	464b      	mov	r3, r9
 8006c4a:	4650      	mov	r0, sl
 8006c4c:	4659      	mov	r1, fp
 8006c4e:	f7f9 fdf5 	bl	800083c <__aeabi_ddiv>
 8006c52:	4682      	mov	sl, r0
 8006c54:	468b      	mov	fp, r1
 8006c56:	e028      	b.n	8006caa <_dtoa_r+0x3d2>
 8006c58:	2502      	movs	r5, #2
 8006c5a:	e7f2      	b.n	8006c42 <_dtoa_r+0x36a>
 8006c5c:	07f9      	lsls	r1, r7, #31
 8006c5e:	d508      	bpl.n	8006c72 <_dtoa_r+0x39a>
 8006c60:	4640      	mov	r0, r8
 8006c62:	4649      	mov	r1, r9
 8006c64:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006c68:	f7f9 fcbe 	bl	80005e8 <__aeabi_dmul>
 8006c6c:	3501      	adds	r5, #1
 8006c6e:	4680      	mov	r8, r0
 8006c70:	4689      	mov	r9, r1
 8006c72:	107f      	asrs	r7, r7, #1
 8006c74:	3608      	adds	r6, #8
 8006c76:	e7e5      	b.n	8006c44 <_dtoa_r+0x36c>
 8006c78:	f000 809b 	beq.w	8006db2 <_dtoa_r+0x4da>
 8006c7c:	9b00      	ldr	r3, [sp, #0]
 8006c7e:	4f9d      	ldr	r7, [pc, #628]	; (8006ef4 <_dtoa_r+0x61c>)
 8006c80:	425e      	negs	r6, r3
 8006c82:	4b9b      	ldr	r3, [pc, #620]	; (8006ef0 <_dtoa_r+0x618>)
 8006c84:	f006 020f 	and.w	r2, r6, #15
 8006c88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c90:	ec51 0b19 	vmov	r0, r1, d9
 8006c94:	f7f9 fca8 	bl	80005e8 <__aeabi_dmul>
 8006c98:	1136      	asrs	r6, r6, #4
 8006c9a:	4682      	mov	sl, r0
 8006c9c:	468b      	mov	fp, r1
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	2502      	movs	r5, #2
 8006ca2:	2e00      	cmp	r6, #0
 8006ca4:	d17a      	bne.n	8006d9c <_dtoa_r+0x4c4>
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d1d3      	bne.n	8006c52 <_dtoa_r+0x37a>
 8006caa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	f000 8082 	beq.w	8006db6 <_dtoa_r+0x4de>
 8006cb2:	4b91      	ldr	r3, [pc, #580]	; (8006ef8 <_dtoa_r+0x620>)
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	4650      	mov	r0, sl
 8006cb8:	4659      	mov	r1, fp
 8006cba:	f7f9 ff07 	bl	8000acc <__aeabi_dcmplt>
 8006cbe:	2800      	cmp	r0, #0
 8006cc0:	d079      	beq.n	8006db6 <_dtoa_r+0x4de>
 8006cc2:	9b03      	ldr	r3, [sp, #12]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d076      	beq.n	8006db6 <_dtoa_r+0x4de>
 8006cc8:	9b02      	ldr	r3, [sp, #8]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	dd36      	ble.n	8006d3c <_dtoa_r+0x464>
 8006cce:	9b00      	ldr	r3, [sp, #0]
 8006cd0:	4650      	mov	r0, sl
 8006cd2:	4659      	mov	r1, fp
 8006cd4:	1e5f      	subs	r7, r3, #1
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	4b88      	ldr	r3, [pc, #544]	; (8006efc <_dtoa_r+0x624>)
 8006cda:	f7f9 fc85 	bl	80005e8 <__aeabi_dmul>
 8006cde:	9e02      	ldr	r6, [sp, #8]
 8006ce0:	4682      	mov	sl, r0
 8006ce2:	468b      	mov	fp, r1
 8006ce4:	3501      	adds	r5, #1
 8006ce6:	4628      	mov	r0, r5
 8006ce8:	f7f9 fc14 	bl	8000514 <__aeabi_i2d>
 8006cec:	4652      	mov	r2, sl
 8006cee:	465b      	mov	r3, fp
 8006cf0:	f7f9 fc7a 	bl	80005e8 <__aeabi_dmul>
 8006cf4:	4b82      	ldr	r3, [pc, #520]	; (8006f00 <_dtoa_r+0x628>)
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f7f9 fac0 	bl	800027c <__adddf3>
 8006cfc:	46d0      	mov	r8, sl
 8006cfe:	46d9      	mov	r9, fp
 8006d00:	4682      	mov	sl, r0
 8006d02:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006d06:	2e00      	cmp	r6, #0
 8006d08:	d158      	bne.n	8006dbc <_dtoa_r+0x4e4>
 8006d0a:	4b7e      	ldr	r3, [pc, #504]	; (8006f04 <_dtoa_r+0x62c>)
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	4640      	mov	r0, r8
 8006d10:	4649      	mov	r1, r9
 8006d12:	f7f9 fab1 	bl	8000278 <__aeabi_dsub>
 8006d16:	4652      	mov	r2, sl
 8006d18:	465b      	mov	r3, fp
 8006d1a:	4680      	mov	r8, r0
 8006d1c:	4689      	mov	r9, r1
 8006d1e:	f7f9 fef3 	bl	8000b08 <__aeabi_dcmpgt>
 8006d22:	2800      	cmp	r0, #0
 8006d24:	f040 8295 	bne.w	8007252 <_dtoa_r+0x97a>
 8006d28:	4652      	mov	r2, sl
 8006d2a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006d2e:	4640      	mov	r0, r8
 8006d30:	4649      	mov	r1, r9
 8006d32:	f7f9 fecb 	bl	8000acc <__aeabi_dcmplt>
 8006d36:	2800      	cmp	r0, #0
 8006d38:	f040 8289 	bne.w	800724e <_dtoa_r+0x976>
 8006d3c:	ec5b ab19 	vmov	sl, fp, d9
 8006d40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f2c0 8148 	blt.w	8006fd8 <_dtoa_r+0x700>
 8006d48:	9a00      	ldr	r2, [sp, #0]
 8006d4a:	2a0e      	cmp	r2, #14
 8006d4c:	f300 8144 	bgt.w	8006fd8 <_dtoa_r+0x700>
 8006d50:	4b67      	ldr	r3, [pc, #412]	; (8006ef0 <_dtoa_r+0x618>)
 8006d52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d56:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f280 80d5 	bge.w	8006f0c <_dtoa_r+0x634>
 8006d62:	9b03      	ldr	r3, [sp, #12]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	f300 80d1 	bgt.w	8006f0c <_dtoa_r+0x634>
 8006d6a:	f040 826f 	bne.w	800724c <_dtoa_r+0x974>
 8006d6e:	4b65      	ldr	r3, [pc, #404]	; (8006f04 <_dtoa_r+0x62c>)
 8006d70:	2200      	movs	r2, #0
 8006d72:	4640      	mov	r0, r8
 8006d74:	4649      	mov	r1, r9
 8006d76:	f7f9 fc37 	bl	80005e8 <__aeabi_dmul>
 8006d7a:	4652      	mov	r2, sl
 8006d7c:	465b      	mov	r3, fp
 8006d7e:	f7f9 feb9 	bl	8000af4 <__aeabi_dcmpge>
 8006d82:	9e03      	ldr	r6, [sp, #12]
 8006d84:	4637      	mov	r7, r6
 8006d86:	2800      	cmp	r0, #0
 8006d88:	f040 8245 	bne.w	8007216 <_dtoa_r+0x93e>
 8006d8c:	9d01      	ldr	r5, [sp, #4]
 8006d8e:	2331      	movs	r3, #49	; 0x31
 8006d90:	f805 3b01 	strb.w	r3, [r5], #1
 8006d94:	9b00      	ldr	r3, [sp, #0]
 8006d96:	3301      	adds	r3, #1
 8006d98:	9300      	str	r3, [sp, #0]
 8006d9a:	e240      	b.n	800721e <_dtoa_r+0x946>
 8006d9c:	07f2      	lsls	r2, r6, #31
 8006d9e:	d505      	bpl.n	8006dac <_dtoa_r+0x4d4>
 8006da0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006da4:	f7f9 fc20 	bl	80005e8 <__aeabi_dmul>
 8006da8:	3501      	adds	r5, #1
 8006daa:	2301      	movs	r3, #1
 8006dac:	1076      	asrs	r6, r6, #1
 8006dae:	3708      	adds	r7, #8
 8006db0:	e777      	b.n	8006ca2 <_dtoa_r+0x3ca>
 8006db2:	2502      	movs	r5, #2
 8006db4:	e779      	b.n	8006caa <_dtoa_r+0x3d2>
 8006db6:	9f00      	ldr	r7, [sp, #0]
 8006db8:	9e03      	ldr	r6, [sp, #12]
 8006dba:	e794      	b.n	8006ce6 <_dtoa_r+0x40e>
 8006dbc:	9901      	ldr	r1, [sp, #4]
 8006dbe:	4b4c      	ldr	r3, [pc, #304]	; (8006ef0 <_dtoa_r+0x618>)
 8006dc0:	4431      	add	r1, r6
 8006dc2:	910d      	str	r1, [sp, #52]	; 0x34
 8006dc4:	9908      	ldr	r1, [sp, #32]
 8006dc6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006dca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006dce:	2900      	cmp	r1, #0
 8006dd0:	d043      	beq.n	8006e5a <_dtoa_r+0x582>
 8006dd2:	494d      	ldr	r1, [pc, #308]	; (8006f08 <_dtoa_r+0x630>)
 8006dd4:	2000      	movs	r0, #0
 8006dd6:	f7f9 fd31 	bl	800083c <__aeabi_ddiv>
 8006dda:	4652      	mov	r2, sl
 8006ddc:	465b      	mov	r3, fp
 8006dde:	f7f9 fa4b 	bl	8000278 <__aeabi_dsub>
 8006de2:	9d01      	ldr	r5, [sp, #4]
 8006de4:	4682      	mov	sl, r0
 8006de6:	468b      	mov	fp, r1
 8006de8:	4649      	mov	r1, r9
 8006dea:	4640      	mov	r0, r8
 8006dec:	f7f9 fe96 	bl	8000b1c <__aeabi_d2iz>
 8006df0:	4606      	mov	r6, r0
 8006df2:	f7f9 fb8f 	bl	8000514 <__aeabi_i2d>
 8006df6:	4602      	mov	r2, r0
 8006df8:	460b      	mov	r3, r1
 8006dfa:	4640      	mov	r0, r8
 8006dfc:	4649      	mov	r1, r9
 8006dfe:	f7f9 fa3b 	bl	8000278 <__aeabi_dsub>
 8006e02:	3630      	adds	r6, #48	; 0x30
 8006e04:	f805 6b01 	strb.w	r6, [r5], #1
 8006e08:	4652      	mov	r2, sl
 8006e0a:	465b      	mov	r3, fp
 8006e0c:	4680      	mov	r8, r0
 8006e0e:	4689      	mov	r9, r1
 8006e10:	f7f9 fe5c 	bl	8000acc <__aeabi_dcmplt>
 8006e14:	2800      	cmp	r0, #0
 8006e16:	d163      	bne.n	8006ee0 <_dtoa_r+0x608>
 8006e18:	4642      	mov	r2, r8
 8006e1a:	464b      	mov	r3, r9
 8006e1c:	4936      	ldr	r1, [pc, #216]	; (8006ef8 <_dtoa_r+0x620>)
 8006e1e:	2000      	movs	r0, #0
 8006e20:	f7f9 fa2a 	bl	8000278 <__aeabi_dsub>
 8006e24:	4652      	mov	r2, sl
 8006e26:	465b      	mov	r3, fp
 8006e28:	f7f9 fe50 	bl	8000acc <__aeabi_dcmplt>
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	f040 80b5 	bne.w	8006f9c <_dtoa_r+0x6c4>
 8006e32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e34:	429d      	cmp	r5, r3
 8006e36:	d081      	beq.n	8006d3c <_dtoa_r+0x464>
 8006e38:	4b30      	ldr	r3, [pc, #192]	; (8006efc <_dtoa_r+0x624>)
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	4650      	mov	r0, sl
 8006e3e:	4659      	mov	r1, fp
 8006e40:	f7f9 fbd2 	bl	80005e8 <__aeabi_dmul>
 8006e44:	4b2d      	ldr	r3, [pc, #180]	; (8006efc <_dtoa_r+0x624>)
 8006e46:	4682      	mov	sl, r0
 8006e48:	468b      	mov	fp, r1
 8006e4a:	4640      	mov	r0, r8
 8006e4c:	4649      	mov	r1, r9
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f7f9 fbca 	bl	80005e8 <__aeabi_dmul>
 8006e54:	4680      	mov	r8, r0
 8006e56:	4689      	mov	r9, r1
 8006e58:	e7c6      	b.n	8006de8 <_dtoa_r+0x510>
 8006e5a:	4650      	mov	r0, sl
 8006e5c:	4659      	mov	r1, fp
 8006e5e:	f7f9 fbc3 	bl	80005e8 <__aeabi_dmul>
 8006e62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e64:	9d01      	ldr	r5, [sp, #4]
 8006e66:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e68:	4682      	mov	sl, r0
 8006e6a:	468b      	mov	fp, r1
 8006e6c:	4649      	mov	r1, r9
 8006e6e:	4640      	mov	r0, r8
 8006e70:	f7f9 fe54 	bl	8000b1c <__aeabi_d2iz>
 8006e74:	4606      	mov	r6, r0
 8006e76:	f7f9 fb4d 	bl	8000514 <__aeabi_i2d>
 8006e7a:	3630      	adds	r6, #48	; 0x30
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	460b      	mov	r3, r1
 8006e80:	4640      	mov	r0, r8
 8006e82:	4649      	mov	r1, r9
 8006e84:	f7f9 f9f8 	bl	8000278 <__aeabi_dsub>
 8006e88:	f805 6b01 	strb.w	r6, [r5], #1
 8006e8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e8e:	429d      	cmp	r5, r3
 8006e90:	4680      	mov	r8, r0
 8006e92:	4689      	mov	r9, r1
 8006e94:	f04f 0200 	mov.w	r2, #0
 8006e98:	d124      	bne.n	8006ee4 <_dtoa_r+0x60c>
 8006e9a:	4b1b      	ldr	r3, [pc, #108]	; (8006f08 <_dtoa_r+0x630>)
 8006e9c:	4650      	mov	r0, sl
 8006e9e:	4659      	mov	r1, fp
 8006ea0:	f7f9 f9ec 	bl	800027c <__adddf3>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	4640      	mov	r0, r8
 8006eaa:	4649      	mov	r1, r9
 8006eac:	f7f9 fe2c 	bl	8000b08 <__aeabi_dcmpgt>
 8006eb0:	2800      	cmp	r0, #0
 8006eb2:	d173      	bne.n	8006f9c <_dtoa_r+0x6c4>
 8006eb4:	4652      	mov	r2, sl
 8006eb6:	465b      	mov	r3, fp
 8006eb8:	4913      	ldr	r1, [pc, #76]	; (8006f08 <_dtoa_r+0x630>)
 8006eba:	2000      	movs	r0, #0
 8006ebc:	f7f9 f9dc 	bl	8000278 <__aeabi_dsub>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	460b      	mov	r3, r1
 8006ec4:	4640      	mov	r0, r8
 8006ec6:	4649      	mov	r1, r9
 8006ec8:	f7f9 fe00 	bl	8000acc <__aeabi_dcmplt>
 8006ecc:	2800      	cmp	r0, #0
 8006ece:	f43f af35 	beq.w	8006d3c <_dtoa_r+0x464>
 8006ed2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006ed4:	1e6b      	subs	r3, r5, #1
 8006ed6:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ed8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006edc:	2b30      	cmp	r3, #48	; 0x30
 8006ede:	d0f8      	beq.n	8006ed2 <_dtoa_r+0x5fa>
 8006ee0:	9700      	str	r7, [sp, #0]
 8006ee2:	e049      	b.n	8006f78 <_dtoa_r+0x6a0>
 8006ee4:	4b05      	ldr	r3, [pc, #20]	; (8006efc <_dtoa_r+0x624>)
 8006ee6:	f7f9 fb7f 	bl	80005e8 <__aeabi_dmul>
 8006eea:	4680      	mov	r8, r0
 8006eec:	4689      	mov	r9, r1
 8006eee:	e7bd      	b.n	8006e6c <_dtoa_r+0x594>
 8006ef0:	08008530 	.word	0x08008530
 8006ef4:	08008508 	.word	0x08008508
 8006ef8:	3ff00000 	.word	0x3ff00000
 8006efc:	40240000 	.word	0x40240000
 8006f00:	401c0000 	.word	0x401c0000
 8006f04:	40140000 	.word	0x40140000
 8006f08:	3fe00000 	.word	0x3fe00000
 8006f0c:	9d01      	ldr	r5, [sp, #4]
 8006f0e:	4656      	mov	r6, sl
 8006f10:	465f      	mov	r7, fp
 8006f12:	4642      	mov	r2, r8
 8006f14:	464b      	mov	r3, r9
 8006f16:	4630      	mov	r0, r6
 8006f18:	4639      	mov	r1, r7
 8006f1a:	f7f9 fc8f 	bl	800083c <__aeabi_ddiv>
 8006f1e:	f7f9 fdfd 	bl	8000b1c <__aeabi_d2iz>
 8006f22:	4682      	mov	sl, r0
 8006f24:	f7f9 faf6 	bl	8000514 <__aeabi_i2d>
 8006f28:	4642      	mov	r2, r8
 8006f2a:	464b      	mov	r3, r9
 8006f2c:	f7f9 fb5c 	bl	80005e8 <__aeabi_dmul>
 8006f30:	4602      	mov	r2, r0
 8006f32:	460b      	mov	r3, r1
 8006f34:	4630      	mov	r0, r6
 8006f36:	4639      	mov	r1, r7
 8006f38:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006f3c:	f7f9 f99c 	bl	8000278 <__aeabi_dsub>
 8006f40:	f805 6b01 	strb.w	r6, [r5], #1
 8006f44:	9e01      	ldr	r6, [sp, #4]
 8006f46:	9f03      	ldr	r7, [sp, #12]
 8006f48:	1bae      	subs	r6, r5, r6
 8006f4a:	42b7      	cmp	r7, r6
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	460b      	mov	r3, r1
 8006f50:	d135      	bne.n	8006fbe <_dtoa_r+0x6e6>
 8006f52:	f7f9 f993 	bl	800027c <__adddf3>
 8006f56:	4642      	mov	r2, r8
 8006f58:	464b      	mov	r3, r9
 8006f5a:	4606      	mov	r6, r0
 8006f5c:	460f      	mov	r7, r1
 8006f5e:	f7f9 fdd3 	bl	8000b08 <__aeabi_dcmpgt>
 8006f62:	b9d0      	cbnz	r0, 8006f9a <_dtoa_r+0x6c2>
 8006f64:	4642      	mov	r2, r8
 8006f66:	464b      	mov	r3, r9
 8006f68:	4630      	mov	r0, r6
 8006f6a:	4639      	mov	r1, r7
 8006f6c:	f7f9 fda4 	bl	8000ab8 <__aeabi_dcmpeq>
 8006f70:	b110      	cbz	r0, 8006f78 <_dtoa_r+0x6a0>
 8006f72:	f01a 0f01 	tst.w	sl, #1
 8006f76:	d110      	bne.n	8006f9a <_dtoa_r+0x6c2>
 8006f78:	4620      	mov	r0, r4
 8006f7a:	ee18 1a10 	vmov	r1, s16
 8006f7e:	f7fe ffdb 	bl	8005f38 <_Bfree>
 8006f82:	2300      	movs	r3, #0
 8006f84:	9800      	ldr	r0, [sp, #0]
 8006f86:	702b      	strb	r3, [r5, #0]
 8006f88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	6018      	str	r0, [r3, #0]
 8006f8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	f43f acf1 	beq.w	8006978 <_dtoa_r+0xa0>
 8006f96:	601d      	str	r5, [r3, #0]
 8006f98:	e4ee      	b.n	8006978 <_dtoa_r+0xa0>
 8006f9a:	9f00      	ldr	r7, [sp, #0]
 8006f9c:	462b      	mov	r3, r5
 8006f9e:	461d      	mov	r5, r3
 8006fa0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fa4:	2a39      	cmp	r2, #57	; 0x39
 8006fa6:	d106      	bne.n	8006fb6 <_dtoa_r+0x6de>
 8006fa8:	9a01      	ldr	r2, [sp, #4]
 8006faa:	429a      	cmp	r2, r3
 8006fac:	d1f7      	bne.n	8006f9e <_dtoa_r+0x6c6>
 8006fae:	9901      	ldr	r1, [sp, #4]
 8006fb0:	2230      	movs	r2, #48	; 0x30
 8006fb2:	3701      	adds	r7, #1
 8006fb4:	700a      	strb	r2, [r1, #0]
 8006fb6:	781a      	ldrb	r2, [r3, #0]
 8006fb8:	3201      	adds	r2, #1
 8006fba:	701a      	strb	r2, [r3, #0]
 8006fbc:	e790      	b.n	8006ee0 <_dtoa_r+0x608>
 8006fbe:	4ba6      	ldr	r3, [pc, #664]	; (8007258 <_dtoa_r+0x980>)
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f7f9 fb11 	bl	80005e8 <__aeabi_dmul>
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	2300      	movs	r3, #0
 8006fca:	4606      	mov	r6, r0
 8006fcc:	460f      	mov	r7, r1
 8006fce:	f7f9 fd73 	bl	8000ab8 <__aeabi_dcmpeq>
 8006fd2:	2800      	cmp	r0, #0
 8006fd4:	d09d      	beq.n	8006f12 <_dtoa_r+0x63a>
 8006fd6:	e7cf      	b.n	8006f78 <_dtoa_r+0x6a0>
 8006fd8:	9a08      	ldr	r2, [sp, #32]
 8006fda:	2a00      	cmp	r2, #0
 8006fdc:	f000 80d7 	beq.w	800718e <_dtoa_r+0x8b6>
 8006fe0:	9a06      	ldr	r2, [sp, #24]
 8006fe2:	2a01      	cmp	r2, #1
 8006fe4:	f300 80ba 	bgt.w	800715c <_dtoa_r+0x884>
 8006fe8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006fea:	2a00      	cmp	r2, #0
 8006fec:	f000 80b2 	beq.w	8007154 <_dtoa_r+0x87c>
 8006ff0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006ff4:	9e07      	ldr	r6, [sp, #28]
 8006ff6:	9d04      	ldr	r5, [sp, #16]
 8006ff8:	9a04      	ldr	r2, [sp, #16]
 8006ffa:	441a      	add	r2, r3
 8006ffc:	9204      	str	r2, [sp, #16]
 8006ffe:	9a05      	ldr	r2, [sp, #20]
 8007000:	2101      	movs	r1, #1
 8007002:	441a      	add	r2, r3
 8007004:	4620      	mov	r0, r4
 8007006:	9205      	str	r2, [sp, #20]
 8007008:	f7ff f84e 	bl	80060a8 <__i2b>
 800700c:	4607      	mov	r7, r0
 800700e:	2d00      	cmp	r5, #0
 8007010:	dd0c      	ble.n	800702c <_dtoa_r+0x754>
 8007012:	9b05      	ldr	r3, [sp, #20]
 8007014:	2b00      	cmp	r3, #0
 8007016:	dd09      	ble.n	800702c <_dtoa_r+0x754>
 8007018:	42ab      	cmp	r3, r5
 800701a:	9a04      	ldr	r2, [sp, #16]
 800701c:	bfa8      	it	ge
 800701e:	462b      	movge	r3, r5
 8007020:	1ad2      	subs	r2, r2, r3
 8007022:	9204      	str	r2, [sp, #16]
 8007024:	9a05      	ldr	r2, [sp, #20]
 8007026:	1aed      	subs	r5, r5, r3
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	9305      	str	r3, [sp, #20]
 800702c:	9b07      	ldr	r3, [sp, #28]
 800702e:	b31b      	cbz	r3, 8007078 <_dtoa_r+0x7a0>
 8007030:	9b08      	ldr	r3, [sp, #32]
 8007032:	2b00      	cmp	r3, #0
 8007034:	f000 80af 	beq.w	8007196 <_dtoa_r+0x8be>
 8007038:	2e00      	cmp	r6, #0
 800703a:	dd13      	ble.n	8007064 <_dtoa_r+0x78c>
 800703c:	4639      	mov	r1, r7
 800703e:	4632      	mov	r2, r6
 8007040:	4620      	mov	r0, r4
 8007042:	f7ff f8f1 	bl	8006228 <__pow5mult>
 8007046:	ee18 2a10 	vmov	r2, s16
 800704a:	4601      	mov	r1, r0
 800704c:	4607      	mov	r7, r0
 800704e:	4620      	mov	r0, r4
 8007050:	f7ff f840 	bl	80060d4 <__multiply>
 8007054:	ee18 1a10 	vmov	r1, s16
 8007058:	4680      	mov	r8, r0
 800705a:	4620      	mov	r0, r4
 800705c:	f7fe ff6c 	bl	8005f38 <_Bfree>
 8007060:	ee08 8a10 	vmov	s16, r8
 8007064:	9b07      	ldr	r3, [sp, #28]
 8007066:	1b9a      	subs	r2, r3, r6
 8007068:	d006      	beq.n	8007078 <_dtoa_r+0x7a0>
 800706a:	ee18 1a10 	vmov	r1, s16
 800706e:	4620      	mov	r0, r4
 8007070:	f7ff f8da 	bl	8006228 <__pow5mult>
 8007074:	ee08 0a10 	vmov	s16, r0
 8007078:	2101      	movs	r1, #1
 800707a:	4620      	mov	r0, r4
 800707c:	f7ff f814 	bl	80060a8 <__i2b>
 8007080:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007082:	2b00      	cmp	r3, #0
 8007084:	4606      	mov	r6, r0
 8007086:	f340 8088 	ble.w	800719a <_dtoa_r+0x8c2>
 800708a:	461a      	mov	r2, r3
 800708c:	4601      	mov	r1, r0
 800708e:	4620      	mov	r0, r4
 8007090:	f7ff f8ca 	bl	8006228 <__pow5mult>
 8007094:	9b06      	ldr	r3, [sp, #24]
 8007096:	2b01      	cmp	r3, #1
 8007098:	4606      	mov	r6, r0
 800709a:	f340 8081 	ble.w	80071a0 <_dtoa_r+0x8c8>
 800709e:	f04f 0800 	mov.w	r8, #0
 80070a2:	6933      	ldr	r3, [r6, #16]
 80070a4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80070a8:	6918      	ldr	r0, [r3, #16]
 80070aa:	f7fe ffad 	bl	8006008 <__hi0bits>
 80070ae:	f1c0 0020 	rsb	r0, r0, #32
 80070b2:	9b05      	ldr	r3, [sp, #20]
 80070b4:	4418      	add	r0, r3
 80070b6:	f010 001f 	ands.w	r0, r0, #31
 80070ba:	f000 8092 	beq.w	80071e2 <_dtoa_r+0x90a>
 80070be:	f1c0 0320 	rsb	r3, r0, #32
 80070c2:	2b04      	cmp	r3, #4
 80070c4:	f340 808a 	ble.w	80071dc <_dtoa_r+0x904>
 80070c8:	f1c0 001c 	rsb	r0, r0, #28
 80070cc:	9b04      	ldr	r3, [sp, #16]
 80070ce:	4403      	add	r3, r0
 80070d0:	9304      	str	r3, [sp, #16]
 80070d2:	9b05      	ldr	r3, [sp, #20]
 80070d4:	4403      	add	r3, r0
 80070d6:	4405      	add	r5, r0
 80070d8:	9305      	str	r3, [sp, #20]
 80070da:	9b04      	ldr	r3, [sp, #16]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	dd07      	ble.n	80070f0 <_dtoa_r+0x818>
 80070e0:	ee18 1a10 	vmov	r1, s16
 80070e4:	461a      	mov	r2, r3
 80070e6:	4620      	mov	r0, r4
 80070e8:	f7ff f8f8 	bl	80062dc <__lshift>
 80070ec:	ee08 0a10 	vmov	s16, r0
 80070f0:	9b05      	ldr	r3, [sp, #20]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	dd05      	ble.n	8007102 <_dtoa_r+0x82a>
 80070f6:	4631      	mov	r1, r6
 80070f8:	461a      	mov	r2, r3
 80070fa:	4620      	mov	r0, r4
 80070fc:	f7ff f8ee 	bl	80062dc <__lshift>
 8007100:	4606      	mov	r6, r0
 8007102:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007104:	2b00      	cmp	r3, #0
 8007106:	d06e      	beq.n	80071e6 <_dtoa_r+0x90e>
 8007108:	ee18 0a10 	vmov	r0, s16
 800710c:	4631      	mov	r1, r6
 800710e:	f7ff f955 	bl	80063bc <__mcmp>
 8007112:	2800      	cmp	r0, #0
 8007114:	da67      	bge.n	80071e6 <_dtoa_r+0x90e>
 8007116:	9b00      	ldr	r3, [sp, #0]
 8007118:	3b01      	subs	r3, #1
 800711a:	ee18 1a10 	vmov	r1, s16
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	220a      	movs	r2, #10
 8007122:	2300      	movs	r3, #0
 8007124:	4620      	mov	r0, r4
 8007126:	f7fe ff29 	bl	8005f7c <__multadd>
 800712a:	9b08      	ldr	r3, [sp, #32]
 800712c:	ee08 0a10 	vmov	s16, r0
 8007130:	2b00      	cmp	r3, #0
 8007132:	f000 81b1 	beq.w	8007498 <_dtoa_r+0xbc0>
 8007136:	2300      	movs	r3, #0
 8007138:	4639      	mov	r1, r7
 800713a:	220a      	movs	r2, #10
 800713c:	4620      	mov	r0, r4
 800713e:	f7fe ff1d 	bl	8005f7c <__multadd>
 8007142:	9b02      	ldr	r3, [sp, #8]
 8007144:	2b00      	cmp	r3, #0
 8007146:	4607      	mov	r7, r0
 8007148:	f300 808e 	bgt.w	8007268 <_dtoa_r+0x990>
 800714c:	9b06      	ldr	r3, [sp, #24]
 800714e:	2b02      	cmp	r3, #2
 8007150:	dc51      	bgt.n	80071f6 <_dtoa_r+0x91e>
 8007152:	e089      	b.n	8007268 <_dtoa_r+0x990>
 8007154:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007156:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800715a:	e74b      	b.n	8006ff4 <_dtoa_r+0x71c>
 800715c:	9b03      	ldr	r3, [sp, #12]
 800715e:	1e5e      	subs	r6, r3, #1
 8007160:	9b07      	ldr	r3, [sp, #28]
 8007162:	42b3      	cmp	r3, r6
 8007164:	bfbf      	itttt	lt
 8007166:	9b07      	ldrlt	r3, [sp, #28]
 8007168:	9607      	strlt	r6, [sp, #28]
 800716a:	1af2      	sublt	r2, r6, r3
 800716c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800716e:	bfb6      	itet	lt
 8007170:	189b      	addlt	r3, r3, r2
 8007172:	1b9e      	subge	r6, r3, r6
 8007174:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007176:	9b03      	ldr	r3, [sp, #12]
 8007178:	bfb8      	it	lt
 800717a:	2600      	movlt	r6, #0
 800717c:	2b00      	cmp	r3, #0
 800717e:	bfb7      	itett	lt
 8007180:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007184:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007188:	1a9d      	sublt	r5, r3, r2
 800718a:	2300      	movlt	r3, #0
 800718c:	e734      	b.n	8006ff8 <_dtoa_r+0x720>
 800718e:	9e07      	ldr	r6, [sp, #28]
 8007190:	9d04      	ldr	r5, [sp, #16]
 8007192:	9f08      	ldr	r7, [sp, #32]
 8007194:	e73b      	b.n	800700e <_dtoa_r+0x736>
 8007196:	9a07      	ldr	r2, [sp, #28]
 8007198:	e767      	b.n	800706a <_dtoa_r+0x792>
 800719a:	9b06      	ldr	r3, [sp, #24]
 800719c:	2b01      	cmp	r3, #1
 800719e:	dc18      	bgt.n	80071d2 <_dtoa_r+0x8fa>
 80071a0:	f1ba 0f00 	cmp.w	sl, #0
 80071a4:	d115      	bne.n	80071d2 <_dtoa_r+0x8fa>
 80071a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071aa:	b993      	cbnz	r3, 80071d2 <_dtoa_r+0x8fa>
 80071ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80071b0:	0d1b      	lsrs	r3, r3, #20
 80071b2:	051b      	lsls	r3, r3, #20
 80071b4:	b183      	cbz	r3, 80071d8 <_dtoa_r+0x900>
 80071b6:	9b04      	ldr	r3, [sp, #16]
 80071b8:	3301      	adds	r3, #1
 80071ba:	9304      	str	r3, [sp, #16]
 80071bc:	9b05      	ldr	r3, [sp, #20]
 80071be:	3301      	adds	r3, #1
 80071c0:	9305      	str	r3, [sp, #20]
 80071c2:	f04f 0801 	mov.w	r8, #1
 80071c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	f47f af6a 	bne.w	80070a2 <_dtoa_r+0x7ca>
 80071ce:	2001      	movs	r0, #1
 80071d0:	e76f      	b.n	80070b2 <_dtoa_r+0x7da>
 80071d2:	f04f 0800 	mov.w	r8, #0
 80071d6:	e7f6      	b.n	80071c6 <_dtoa_r+0x8ee>
 80071d8:	4698      	mov	r8, r3
 80071da:	e7f4      	b.n	80071c6 <_dtoa_r+0x8ee>
 80071dc:	f43f af7d 	beq.w	80070da <_dtoa_r+0x802>
 80071e0:	4618      	mov	r0, r3
 80071e2:	301c      	adds	r0, #28
 80071e4:	e772      	b.n	80070cc <_dtoa_r+0x7f4>
 80071e6:	9b03      	ldr	r3, [sp, #12]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	dc37      	bgt.n	800725c <_dtoa_r+0x984>
 80071ec:	9b06      	ldr	r3, [sp, #24]
 80071ee:	2b02      	cmp	r3, #2
 80071f0:	dd34      	ble.n	800725c <_dtoa_r+0x984>
 80071f2:	9b03      	ldr	r3, [sp, #12]
 80071f4:	9302      	str	r3, [sp, #8]
 80071f6:	9b02      	ldr	r3, [sp, #8]
 80071f8:	b96b      	cbnz	r3, 8007216 <_dtoa_r+0x93e>
 80071fa:	4631      	mov	r1, r6
 80071fc:	2205      	movs	r2, #5
 80071fe:	4620      	mov	r0, r4
 8007200:	f7fe febc 	bl	8005f7c <__multadd>
 8007204:	4601      	mov	r1, r0
 8007206:	4606      	mov	r6, r0
 8007208:	ee18 0a10 	vmov	r0, s16
 800720c:	f7ff f8d6 	bl	80063bc <__mcmp>
 8007210:	2800      	cmp	r0, #0
 8007212:	f73f adbb 	bgt.w	8006d8c <_dtoa_r+0x4b4>
 8007216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007218:	9d01      	ldr	r5, [sp, #4]
 800721a:	43db      	mvns	r3, r3
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	f04f 0800 	mov.w	r8, #0
 8007222:	4631      	mov	r1, r6
 8007224:	4620      	mov	r0, r4
 8007226:	f7fe fe87 	bl	8005f38 <_Bfree>
 800722a:	2f00      	cmp	r7, #0
 800722c:	f43f aea4 	beq.w	8006f78 <_dtoa_r+0x6a0>
 8007230:	f1b8 0f00 	cmp.w	r8, #0
 8007234:	d005      	beq.n	8007242 <_dtoa_r+0x96a>
 8007236:	45b8      	cmp	r8, r7
 8007238:	d003      	beq.n	8007242 <_dtoa_r+0x96a>
 800723a:	4641      	mov	r1, r8
 800723c:	4620      	mov	r0, r4
 800723e:	f7fe fe7b 	bl	8005f38 <_Bfree>
 8007242:	4639      	mov	r1, r7
 8007244:	4620      	mov	r0, r4
 8007246:	f7fe fe77 	bl	8005f38 <_Bfree>
 800724a:	e695      	b.n	8006f78 <_dtoa_r+0x6a0>
 800724c:	2600      	movs	r6, #0
 800724e:	4637      	mov	r7, r6
 8007250:	e7e1      	b.n	8007216 <_dtoa_r+0x93e>
 8007252:	9700      	str	r7, [sp, #0]
 8007254:	4637      	mov	r7, r6
 8007256:	e599      	b.n	8006d8c <_dtoa_r+0x4b4>
 8007258:	40240000 	.word	0x40240000
 800725c:	9b08      	ldr	r3, [sp, #32]
 800725e:	2b00      	cmp	r3, #0
 8007260:	f000 80ca 	beq.w	80073f8 <_dtoa_r+0xb20>
 8007264:	9b03      	ldr	r3, [sp, #12]
 8007266:	9302      	str	r3, [sp, #8]
 8007268:	2d00      	cmp	r5, #0
 800726a:	dd05      	ble.n	8007278 <_dtoa_r+0x9a0>
 800726c:	4639      	mov	r1, r7
 800726e:	462a      	mov	r2, r5
 8007270:	4620      	mov	r0, r4
 8007272:	f7ff f833 	bl	80062dc <__lshift>
 8007276:	4607      	mov	r7, r0
 8007278:	f1b8 0f00 	cmp.w	r8, #0
 800727c:	d05b      	beq.n	8007336 <_dtoa_r+0xa5e>
 800727e:	6879      	ldr	r1, [r7, #4]
 8007280:	4620      	mov	r0, r4
 8007282:	f7fe fe19 	bl	8005eb8 <_Balloc>
 8007286:	4605      	mov	r5, r0
 8007288:	b928      	cbnz	r0, 8007296 <_dtoa_r+0x9be>
 800728a:	4b87      	ldr	r3, [pc, #540]	; (80074a8 <_dtoa_r+0xbd0>)
 800728c:	4602      	mov	r2, r0
 800728e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007292:	f7ff bb3b 	b.w	800690c <_dtoa_r+0x34>
 8007296:	693a      	ldr	r2, [r7, #16]
 8007298:	3202      	adds	r2, #2
 800729a:	0092      	lsls	r2, r2, #2
 800729c:	f107 010c 	add.w	r1, r7, #12
 80072a0:	300c      	adds	r0, #12
 80072a2:	f000 f921 	bl	80074e8 <memcpy>
 80072a6:	2201      	movs	r2, #1
 80072a8:	4629      	mov	r1, r5
 80072aa:	4620      	mov	r0, r4
 80072ac:	f7ff f816 	bl	80062dc <__lshift>
 80072b0:	9b01      	ldr	r3, [sp, #4]
 80072b2:	f103 0901 	add.w	r9, r3, #1
 80072b6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80072ba:	4413      	add	r3, r2
 80072bc:	9305      	str	r3, [sp, #20]
 80072be:	f00a 0301 	and.w	r3, sl, #1
 80072c2:	46b8      	mov	r8, r7
 80072c4:	9304      	str	r3, [sp, #16]
 80072c6:	4607      	mov	r7, r0
 80072c8:	4631      	mov	r1, r6
 80072ca:	ee18 0a10 	vmov	r0, s16
 80072ce:	f7ff fa75 	bl	80067bc <quorem>
 80072d2:	4641      	mov	r1, r8
 80072d4:	9002      	str	r0, [sp, #8]
 80072d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80072da:	ee18 0a10 	vmov	r0, s16
 80072de:	f7ff f86d 	bl	80063bc <__mcmp>
 80072e2:	463a      	mov	r2, r7
 80072e4:	9003      	str	r0, [sp, #12]
 80072e6:	4631      	mov	r1, r6
 80072e8:	4620      	mov	r0, r4
 80072ea:	f7ff f883 	bl	80063f4 <__mdiff>
 80072ee:	68c2      	ldr	r2, [r0, #12]
 80072f0:	f109 3bff 	add.w	fp, r9, #4294967295
 80072f4:	4605      	mov	r5, r0
 80072f6:	bb02      	cbnz	r2, 800733a <_dtoa_r+0xa62>
 80072f8:	4601      	mov	r1, r0
 80072fa:	ee18 0a10 	vmov	r0, s16
 80072fe:	f7ff f85d 	bl	80063bc <__mcmp>
 8007302:	4602      	mov	r2, r0
 8007304:	4629      	mov	r1, r5
 8007306:	4620      	mov	r0, r4
 8007308:	9207      	str	r2, [sp, #28]
 800730a:	f7fe fe15 	bl	8005f38 <_Bfree>
 800730e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007312:	ea43 0102 	orr.w	r1, r3, r2
 8007316:	9b04      	ldr	r3, [sp, #16]
 8007318:	430b      	orrs	r3, r1
 800731a:	464d      	mov	r5, r9
 800731c:	d10f      	bne.n	800733e <_dtoa_r+0xa66>
 800731e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007322:	d02a      	beq.n	800737a <_dtoa_r+0xaa2>
 8007324:	9b03      	ldr	r3, [sp, #12]
 8007326:	2b00      	cmp	r3, #0
 8007328:	dd02      	ble.n	8007330 <_dtoa_r+0xa58>
 800732a:	9b02      	ldr	r3, [sp, #8]
 800732c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007330:	f88b a000 	strb.w	sl, [fp]
 8007334:	e775      	b.n	8007222 <_dtoa_r+0x94a>
 8007336:	4638      	mov	r0, r7
 8007338:	e7ba      	b.n	80072b0 <_dtoa_r+0x9d8>
 800733a:	2201      	movs	r2, #1
 800733c:	e7e2      	b.n	8007304 <_dtoa_r+0xa2c>
 800733e:	9b03      	ldr	r3, [sp, #12]
 8007340:	2b00      	cmp	r3, #0
 8007342:	db04      	blt.n	800734e <_dtoa_r+0xa76>
 8007344:	9906      	ldr	r1, [sp, #24]
 8007346:	430b      	orrs	r3, r1
 8007348:	9904      	ldr	r1, [sp, #16]
 800734a:	430b      	orrs	r3, r1
 800734c:	d122      	bne.n	8007394 <_dtoa_r+0xabc>
 800734e:	2a00      	cmp	r2, #0
 8007350:	ddee      	ble.n	8007330 <_dtoa_r+0xa58>
 8007352:	ee18 1a10 	vmov	r1, s16
 8007356:	2201      	movs	r2, #1
 8007358:	4620      	mov	r0, r4
 800735a:	f7fe ffbf 	bl	80062dc <__lshift>
 800735e:	4631      	mov	r1, r6
 8007360:	ee08 0a10 	vmov	s16, r0
 8007364:	f7ff f82a 	bl	80063bc <__mcmp>
 8007368:	2800      	cmp	r0, #0
 800736a:	dc03      	bgt.n	8007374 <_dtoa_r+0xa9c>
 800736c:	d1e0      	bne.n	8007330 <_dtoa_r+0xa58>
 800736e:	f01a 0f01 	tst.w	sl, #1
 8007372:	d0dd      	beq.n	8007330 <_dtoa_r+0xa58>
 8007374:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007378:	d1d7      	bne.n	800732a <_dtoa_r+0xa52>
 800737a:	2339      	movs	r3, #57	; 0x39
 800737c:	f88b 3000 	strb.w	r3, [fp]
 8007380:	462b      	mov	r3, r5
 8007382:	461d      	mov	r5, r3
 8007384:	3b01      	subs	r3, #1
 8007386:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800738a:	2a39      	cmp	r2, #57	; 0x39
 800738c:	d071      	beq.n	8007472 <_dtoa_r+0xb9a>
 800738e:	3201      	adds	r2, #1
 8007390:	701a      	strb	r2, [r3, #0]
 8007392:	e746      	b.n	8007222 <_dtoa_r+0x94a>
 8007394:	2a00      	cmp	r2, #0
 8007396:	dd07      	ble.n	80073a8 <_dtoa_r+0xad0>
 8007398:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800739c:	d0ed      	beq.n	800737a <_dtoa_r+0xaa2>
 800739e:	f10a 0301 	add.w	r3, sl, #1
 80073a2:	f88b 3000 	strb.w	r3, [fp]
 80073a6:	e73c      	b.n	8007222 <_dtoa_r+0x94a>
 80073a8:	9b05      	ldr	r3, [sp, #20]
 80073aa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80073ae:	4599      	cmp	r9, r3
 80073b0:	d047      	beq.n	8007442 <_dtoa_r+0xb6a>
 80073b2:	ee18 1a10 	vmov	r1, s16
 80073b6:	2300      	movs	r3, #0
 80073b8:	220a      	movs	r2, #10
 80073ba:	4620      	mov	r0, r4
 80073bc:	f7fe fdde 	bl	8005f7c <__multadd>
 80073c0:	45b8      	cmp	r8, r7
 80073c2:	ee08 0a10 	vmov	s16, r0
 80073c6:	f04f 0300 	mov.w	r3, #0
 80073ca:	f04f 020a 	mov.w	r2, #10
 80073ce:	4641      	mov	r1, r8
 80073d0:	4620      	mov	r0, r4
 80073d2:	d106      	bne.n	80073e2 <_dtoa_r+0xb0a>
 80073d4:	f7fe fdd2 	bl	8005f7c <__multadd>
 80073d8:	4680      	mov	r8, r0
 80073da:	4607      	mov	r7, r0
 80073dc:	f109 0901 	add.w	r9, r9, #1
 80073e0:	e772      	b.n	80072c8 <_dtoa_r+0x9f0>
 80073e2:	f7fe fdcb 	bl	8005f7c <__multadd>
 80073e6:	4639      	mov	r1, r7
 80073e8:	4680      	mov	r8, r0
 80073ea:	2300      	movs	r3, #0
 80073ec:	220a      	movs	r2, #10
 80073ee:	4620      	mov	r0, r4
 80073f0:	f7fe fdc4 	bl	8005f7c <__multadd>
 80073f4:	4607      	mov	r7, r0
 80073f6:	e7f1      	b.n	80073dc <_dtoa_r+0xb04>
 80073f8:	9b03      	ldr	r3, [sp, #12]
 80073fa:	9302      	str	r3, [sp, #8]
 80073fc:	9d01      	ldr	r5, [sp, #4]
 80073fe:	ee18 0a10 	vmov	r0, s16
 8007402:	4631      	mov	r1, r6
 8007404:	f7ff f9da 	bl	80067bc <quorem>
 8007408:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800740c:	9b01      	ldr	r3, [sp, #4]
 800740e:	f805 ab01 	strb.w	sl, [r5], #1
 8007412:	1aea      	subs	r2, r5, r3
 8007414:	9b02      	ldr	r3, [sp, #8]
 8007416:	4293      	cmp	r3, r2
 8007418:	dd09      	ble.n	800742e <_dtoa_r+0xb56>
 800741a:	ee18 1a10 	vmov	r1, s16
 800741e:	2300      	movs	r3, #0
 8007420:	220a      	movs	r2, #10
 8007422:	4620      	mov	r0, r4
 8007424:	f7fe fdaa 	bl	8005f7c <__multadd>
 8007428:	ee08 0a10 	vmov	s16, r0
 800742c:	e7e7      	b.n	80073fe <_dtoa_r+0xb26>
 800742e:	9b02      	ldr	r3, [sp, #8]
 8007430:	2b00      	cmp	r3, #0
 8007432:	bfc8      	it	gt
 8007434:	461d      	movgt	r5, r3
 8007436:	9b01      	ldr	r3, [sp, #4]
 8007438:	bfd8      	it	le
 800743a:	2501      	movle	r5, #1
 800743c:	441d      	add	r5, r3
 800743e:	f04f 0800 	mov.w	r8, #0
 8007442:	ee18 1a10 	vmov	r1, s16
 8007446:	2201      	movs	r2, #1
 8007448:	4620      	mov	r0, r4
 800744a:	f7fe ff47 	bl	80062dc <__lshift>
 800744e:	4631      	mov	r1, r6
 8007450:	ee08 0a10 	vmov	s16, r0
 8007454:	f7fe ffb2 	bl	80063bc <__mcmp>
 8007458:	2800      	cmp	r0, #0
 800745a:	dc91      	bgt.n	8007380 <_dtoa_r+0xaa8>
 800745c:	d102      	bne.n	8007464 <_dtoa_r+0xb8c>
 800745e:	f01a 0f01 	tst.w	sl, #1
 8007462:	d18d      	bne.n	8007380 <_dtoa_r+0xaa8>
 8007464:	462b      	mov	r3, r5
 8007466:	461d      	mov	r5, r3
 8007468:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800746c:	2a30      	cmp	r2, #48	; 0x30
 800746e:	d0fa      	beq.n	8007466 <_dtoa_r+0xb8e>
 8007470:	e6d7      	b.n	8007222 <_dtoa_r+0x94a>
 8007472:	9a01      	ldr	r2, [sp, #4]
 8007474:	429a      	cmp	r2, r3
 8007476:	d184      	bne.n	8007382 <_dtoa_r+0xaaa>
 8007478:	9b00      	ldr	r3, [sp, #0]
 800747a:	3301      	adds	r3, #1
 800747c:	9300      	str	r3, [sp, #0]
 800747e:	2331      	movs	r3, #49	; 0x31
 8007480:	7013      	strb	r3, [r2, #0]
 8007482:	e6ce      	b.n	8007222 <_dtoa_r+0x94a>
 8007484:	4b09      	ldr	r3, [pc, #36]	; (80074ac <_dtoa_r+0xbd4>)
 8007486:	f7ff ba95 	b.w	80069b4 <_dtoa_r+0xdc>
 800748a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800748c:	2b00      	cmp	r3, #0
 800748e:	f47f aa6e 	bne.w	800696e <_dtoa_r+0x96>
 8007492:	4b07      	ldr	r3, [pc, #28]	; (80074b0 <_dtoa_r+0xbd8>)
 8007494:	f7ff ba8e 	b.w	80069b4 <_dtoa_r+0xdc>
 8007498:	9b02      	ldr	r3, [sp, #8]
 800749a:	2b00      	cmp	r3, #0
 800749c:	dcae      	bgt.n	80073fc <_dtoa_r+0xb24>
 800749e:	9b06      	ldr	r3, [sp, #24]
 80074a0:	2b02      	cmp	r3, #2
 80074a2:	f73f aea8 	bgt.w	80071f6 <_dtoa_r+0x91e>
 80074a6:	e7a9      	b.n	80073fc <_dtoa_r+0xb24>
 80074a8:	080084f7 	.word	0x080084f7
 80074ac:	0800864d 	.word	0x0800864d
 80074b0:	08008640 	.word	0x08008640

080074b4 <fiprintf>:
 80074b4:	b40e      	push	{r1, r2, r3}
 80074b6:	b503      	push	{r0, r1, lr}
 80074b8:	4601      	mov	r1, r0
 80074ba:	ab03      	add	r3, sp, #12
 80074bc:	4805      	ldr	r0, [pc, #20]	; (80074d4 <fiprintf+0x20>)
 80074be:	f853 2b04 	ldr.w	r2, [r3], #4
 80074c2:	6800      	ldr	r0, [r0, #0]
 80074c4:	9301      	str	r3, [sp, #4]
 80074c6:	f000 f89f 	bl	8007608 <_vfiprintf_r>
 80074ca:	b002      	add	sp, #8
 80074cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80074d0:	b003      	add	sp, #12
 80074d2:	4770      	bx	lr
 80074d4:	2000001c 	.word	0x2000001c

080074d8 <malloc>:
 80074d8:	4b02      	ldr	r3, [pc, #8]	; (80074e4 <malloc+0xc>)
 80074da:	4601      	mov	r1, r0
 80074dc:	6818      	ldr	r0, [r3, #0]
 80074de:	f7ff b8c3 	b.w	8006668 <_malloc_r>
 80074e2:	bf00      	nop
 80074e4:	2000001c 	.word	0x2000001c

080074e8 <memcpy>:
 80074e8:	440a      	add	r2, r1
 80074ea:	4291      	cmp	r1, r2
 80074ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80074f0:	d100      	bne.n	80074f4 <memcpy+0xc>
 80074f2:	4770      	bx	lr
 80074f4:	b510      	push	{r4, lr}
 80074f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074fe:	4291      	cmp	r1, r2
 8007500:	d1f9      	bne.n	80074f6 <memcpy+0xe>
 8007502:	bd10      	pop	{r4, pc}

08007504 <__malloc_lock>:
 8007504:	4801      	ldr	r0, [pc, #4]	; (800750c <__malloc_lock+0x8>)
 8007506:	f000 bdc3 	b.w	8008090 <__retarget_lock_acquire_recursive>
 800750a:	bf00      	nop
 800750c:	20000204 	.word	0x20000204

08007510 <__malloc_unlock>:
 8007510:	4801      	ldr	r0, [pc, #4]	; (8007518 <__malloc_unlock+0x8>)
 8007512:	f000 bdbe 	b.w	8008092 <__retarget_lock_release_recursive>
 8007516:	bf00      	nop
 8007518:	20000204 	.word	0x20000204

0800751c <_free_r>:
 800751c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800751e:	2900      	cmp	r1, #0
 8007520:	d044      	beq.n	80075ac <_free_r+0x90>
 8007522:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007526:	9001      	str	r0, [sp, #4]
 8007528:	2b00      	cmp	r3, #0
 800752a:	f1a1 0404 	sub.w	r4, r1, #4
 800752e:	bfb8      	it	lt
 8007530:	18e4      	addlt	r4, r4, r3
 8007532:	f7ff ffe7 	bl	8007504 <__malloc_lock>
 8007536:	4a1e      	ldr	r2, [pc, #120]	; (80075b0 <_free_r+0x94>)
 8007538:	9801      	ldr	r0, [sp, #4]
 800753a:	6813      	ldr	r3, [r2, #0]
 800753c:	b933      	cbnz	r3, 800754c <_free_r+0x30>
 800753e:	6063      	str	r3, [r4, #4]
 8007540:	6014      	str	r4, [r2, #0]
 8007542:	b003      	add	sp, #12
 8007544:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007548:	f7ff bfe2 	b.w	8007510 <__malloc_unlock>
 800754c:	42a3      	cmp	r3, r4
 800754e:	d908      	bls.n	8007562 <_free_r+0x46>
 8007550:	6825      	ldr	r5, [r4, #0]
 8007552:	1961      	adds	r1, r4, r5
 8007554:	428b      	cmp	r3, r1
 8007556:	bf01      	itttt	eq
 8007558:	6819      	ldreq	r1, [r3, #0]
 800755a:	685b      	ldreq	r3, [r3, #4]
 800755c:	1949      	addeq	r1, r1, r5
 800755e:	6021      	streq	r1, [r4, #0]
 8007560:	e7ed      	b.n	800753e <_free_r+0x22>
 8007562:	461a      	mov	r2, r3
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	b10b      	cbz	r3, 800756c <_free_r+0x50>
 8007568:	42a3      	cmp	r3, r4
 800756a:	d9fa      	bls.n	8007562 <_free_r+0x46>
 800756c:	6811      	ldr	r1, [r2, #0]
 800756e:	1855      	adds	r5, r2, r1
 8007570:	42a5      	cmp	r5, r4
 8007572:	d10b      	bne.n	800758c <_free_r+0x70>
 8007574:	6824      	ldr	r4, [r4, #0]
 8007576:	4421      	add	r1, r4
 8007578:	1854      	adds	r4, r2, r1
 800757a:	42a3      	cmp	r3, r4
 800757c:	6011      	str	r1, [r2, #0]
 800757e:	d1e0      	bne.n	8007542 <_free_r+0x26>
 8007580:	681c      	ldr	r4, [r3, #0]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	6053      	str	r3, [r2, #4]
 8007586:	4421      	add	r1, r4
 8007588:	6011      	str	r1, [r2, #0]
 800758a:	e7da      	b.n	8007542 <_free_r+0x26>
 800758c:	d902      	bls.n	8007594 <_free_r+0x78>
 800758e:	230c      	movs	r3, #12
 8007590:	6003      	str	r3, [r0, #0]
 8007592:	e7d6      	b.n	8007542 <_free_r+0x26>
 8007594:	6825      	ldr	r5, [r4, #0]
 8007596:	1961      	adds	r1, r4, r5
 8007598:	428b      	cmp	r3, r1
 800759a:	bf04      	itt	eq
 800759c:	6819      	ldreq	r1, [r3, #0]
 800759e:	685b      	ldreq	r3, [r3, #4]
 80075a0:	6063      	str	r3, [r4, #4]
 80075a2:	bf04      	itt	eq
 80075a4:	1949      	addeq	r1, r1, r5
 80075a6:	6021      	streq	r1, [r4, #0]
 80075a8:	6054      	str	r4, [r2, #4]
 80075aa:	e7ca      	b.n	8007542 <_free_r+0x26>
 80075ac:	b003      	add	sp, #12
 80075ae:	bd30      	pop	{r4, r5, pc}
 80075b0:	200001f8 	.word	0x200001f8

080075b4 <__sfputc_r>:
 80075b4:	6893      	ldr	r3, [r2, #8]
 80075b6:	3b01      	subs	r3, #1
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	b410      	push	{r4}
 80075bc:	6093      	str	r3, [r2, #8]
 80075be:	da08      	bge.n	80075d2 <__sfputc_r+0x1e>
 80075c0:	6994      	ldr	r4, [r2, #24]
 80075c2:	42a3      	cmp	r3, r4
 80075c4:	db01      	blt.n	80075ca <__sfputc_r+0x16>
 80075c6:	290a      	cmp	r1, #10
 80075c8:	d103      	bne.n	80075d2 <__sfputc_r+0x1e>
 80075ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075ce:	f000 badf 	b.w	8007b90 <__swbuf_r>
 80075d2:	6813      	ldr	r3, [r2, #0]
 80075d4:	1c58      	adds	r0, r3, #1
 80075d6:	6010      	str	r0, [r2, #0]
 80075d8:	7019      	strb	r1, [r3, #0]
 80075da:	4608      	mov	r0, r1
 80075dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075e0:	4770      	bx	lr

080075e2 <__sfputs_r>:
 80075e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075e4:	4606      	mov	r6, r0
 80075e6:	460f      	mov	r7, r1
 80075e8:	4614      	mov	r4, r2
 80075ea:	18d5      	adds	r5, r2, r3
 80075ec:	42ac      	cmp	r4, r5
 80075ee:	d101      	bne.n	80075f4 <__sfputs_r+0x12>
 80075f0:	2000      	movs	r0, #0
 80075f2:	e007      	b.n	8007604 <__sfputs_r+0x22>
 80075f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075f8:	463a      	mov	r2, r7
 80075fa:	4630      	mov	r0, r6
 80075fc:	f7ff ffda 	bl	80075b4 <__sfputc_r>
 8007600:	1c43      	adds	r3, r0, #1
 8007602:	d1f3      	bne.n	80075ec <__sfputs_r+0xa>
 8007604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007608 <_vfiprintf_r>:
 8007608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760c:	460d      	mov	r5, r1
 800760e:	b09d      	sub	sp, #116	; 0x74
 8007610:	4614      	mov	r4, r2
 8007612:	4698      	mov	r8, r3
 8007614:	4606      	mov	r6, r0
 8007616:	b118      	cbz	r0, 8007620 <_vfiprintf_r+0x18>
 8007618:	6983      	ldr	r3, [r0, #24]
 800761a:	b90b      	cbnz	r3, 8007620 <_vfiprintf_r+0x18>
 800761c:	f000 fc9a 	bl	8007f54 <__sinit>
 8007620:	4b89      	ldr	r3, [pc, #548]	; (8007848 <_vfiprintf_r+0x240>)
 8007622:	429d      	cmp	r5, r3
 8007624:	d11b      	bne.n	800765e <_vfiprintf_r+0x56>
 8007626:	6875      	ldr	r5, [r6, #4]
 8007628:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800762a:	07d9      	lsls	r1, r3, #31
 800762c:	d405      	bmi.n	800763a <_vfiprintf_r+0x32>
 800762e:	89ab      	ldrh	r3, [r5, #12]
 8007630:	059a      	lsls	r2, r3, #22
 8007632:	d402      	bmi.n	800763a <_vfiprintf_r+0x32>
 8007634:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007636:	f000 fd2b 	bl	8008090 <__retarget_lock_acquire_recursive>
 800763a:	89ab      	ldrh	r3, [r5, #12]
 800763c:	071b      	lsls	r3, r3, #28
 800763e:	d501      	bpl.n	8007644 <_vfiprintf_r+0x3c>
 8007640:	692b      	ldr	r3, [r5, #16]
 8007642:	b9eb      	cbnz	r3, 8007680 <_vfiprintf_r+0x78>
 8007644:	4629      	mov	r1, r5
 8007646:	4630      	mov	r0, r6
 8007648:	f000 faf4 	bl	8007c34 <__swsetup_r>
 800764c:	b1c0      	cbz	r0, 8007680 <_vfiprintf_r+0x78>
 800764e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007650:	07dc      	lsls	r4, r3, #31
 8007652:	d50e      	bpl.n	8007672 <_vfiprintf_r+0x6a>
 8007654:	f04f 30ff 	mov.w	r0, #4294967295
 8007658:	b01d      	add	sp, #116	; 0x74
 800765a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800765e:	4b7b      	ldr	r3, [pc, #492]	; (800784c <_vfiprintf_r+0x244>)
 8007660:	429d      	cmp	r5, r3
 8007662:	d101      	bne.n	8007668 <_vfiprintf_r+0x60>
 8007664:	68b5      	ldr	r5, [r6, #8]
 8007666:	e7df      	b.n	8007628 <_vfiprintf_r+0x20>
 8007668:	4b79      	ldr	r3, [pc, #484]	; (8007850 <_vfiprintf_r+0x248>)
 800766a:	429d      	cmp	r5, r3
 800766c:	bf08      	it	eq
 800766e:	68f5      	ldreq	r5, [r6, #12]
 8007670:	e7da      	b.n	8007628 <_vfiprintf_r+0x20>
 8007672:	89ab      	ldrh	r3, [r5, #12]
 8007674:	0598      	lsls	r0, r3, #22
 8007676:	d4ed      	bmi.n	8007654 <_vfiprintf_r+0x4c>
 8007678:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800767a:	f000 fd0a 	bl	8008092 <__retarget_lock_release_recursive>
 800767e:	e7e9      	b.n	8007654 <_vfiprintf_r+0x4c>
 8007680:	2300      	movs	r3, #0
 8007682:	9309      	str	r3, [sp, #36]	; 0x24
 8007684:	2320      	movs	r3, #32
 8007686:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800768a:	f8cd 800c 	str.w	r8, [sp, #12]
 800768e:	2330      	movs	r3, #48	; 0x30
 8007690:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007854 <_vfiprintf_r+0x24c>
 8007694:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007698:	f04f 0901 	mov.w	r9, #1
 800769c:	4623      	mov	r3, r4
 800769e:	469a      	mov	sl, r3
 80076a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076a4:	b10a      	cbz	r2, 80076aa <_vfiprintf_r+0xa2>
 80076a6:	2a25      	cmp	r2, #37	; 0x25
 80076a8:	d1f9      	bne.n	800769e <_vfiprintf_r+0x96>
 80076aa:	ebba 0b04 	subs.w	fp, sl, r4
 80076ae:	d00b      	beq.n	80076c8 <_vfiprintf_r+0xc0>
 80076b0:	465b      	mov	r3, fp
 80076b2:	4622      	mov	r2, r4
 80076b4:	4629      	mov	r1, r5
 80076b6:	4630      	mov	r0, r6
 80076b8:	f7ff ff93 	bl	80075e2 <__sfputs_r>
 80076bc:	3001      	adds	r0, #1
 80076be:	f000 80aa 	beq.w	8007816 <_vfiprintf_r+0x20e>
 80076c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076c4:	445a      	add	r2, fp
 80076c6:	9209      	str	r2, [sp, #36]	; 0x24
 80076c8:	f89a 3000 	ldrb.w	r3, [sl]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	f000 80a2 	beq.w	8007816 <_vfiprintf_r+0x20e>
 80076d2:	2300      	movs	r3, #0
 80076d4:	f04f 32ff 	mov.w	r2, #4294967295
 80076d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076dc:	f10a 0a01 	add.w	sl, sl, #1
 80076e0:	9304      	str	r3, [sp, #16]
 80076e2:	9307      	str	r3, [sp, #28]
 80076e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076e8:	931a      	str	r3, [sp, #104]	; 0x68
 80076ea:	4654      	mov	r4, sl
 80076ec:	2205      	movs	r2, #5
 80076ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076f2:	4858      	ldr	r0, [pc, #352]	; (8007854 <_vfiprintf_r+0x24c>)
 80076f4:	f7f8 fd6c 	bl	80001d0 <memchr>
 80076f8:	9a04      	ldr	r2, [sp, #16]
 80076fa:	b9d8      	cbnz	r0, 8007734 <_vfiprintf_r+0x12c>
 80076fc:	06d1      	lsls	r1, r2, #27
 80076fe:	bf44      	itt	mi
 8007700:	2320      	movmi	r3, #32
 8007702:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007706:	0713      	lsls	r3, r2, #28
 8007708:	bf44      	itt	mi
 800770a:	232b      	movmi	r3, #43	; 0x2b
 800770c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007710:	f89a 3000 	ldrb.w	r3, [sl]
 8007714:	2b2a      	cmp	r3, #42	; 0x2a
 8007716:	d015      	beq.n	8007744 <_vfiprintf_r+0x13c>
 8007718:	9a07      	ldr	r2, [sp, #28]
 800771a:	4654      	mov	r4, sl
 800771c:	2000      	movs	r0, #0
 800771e:	f04f 0c0a 	mov.w	ip, #10
 8007722:	4621      	mov	r1, r4
 8007724:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007728:	3b30      	subs	r3, #48	; 0x30
 800772a:	2b09      	cmp	r3, #9
 800772c:	d94e      	bls.n	80077cc <_vfiprintf_r+0x1c4>
 800772e:	b1b0      	cbz	r0, 800775e <_vfiprintf_r+0x156>
 8007730:	9207      	str	r2, [sp, #28]
 8007732:	e014      	b.n	800775e <_vfiprintf_r+0x156>
 8007734:	eba0 0308 	sub.w	r3, r0, r8
 8007738:	fa09 f303 	lsl.w	r3, r9, r3
 800773c:	4313      	orrs	r3, r2
 800773e:	9304      	str	r3, [sp, #16]
 8007740:	46a2      	mov	sl, r4
 8007742:	e7d2      	b.n	80076ea <_vfiprintf_r+0xe2>
 8007744:	9b03      	ldr	r3, [sp, #12]
 8007746:	1d19      	adds	r1, r3, #4
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	9103      	str	r1, [sp, #12]
 800774c:	2b00      	cmp	r3, #0
 800774e:	bfbb      	ittet	lt
 8007750:	425b      	neglt	r3, r3
 8007752:	f042 0202 	orrlt.w	r2, r2, #2
 8007756:	9307      	strge	r3, [sp, #28]
 8007758:	9307      	strlt	r3, [sp, #28]
 800775a:	bfb8      	it	lt
 800775c:	9204      	strlt	r2, [sp, #16]
 800775e:	7823      	ldrb	r3, [r4, #0]
 8007760:	2b2e      	cmp	r3, #46	; 0x2e
 8007762:	d10c      	bne.n	800777e <_vfiprintf_r+0x176>
 8007764:	7863      	ldrb	r3, [r4, #1]
 8007766:	2b2a      	cmp	r3, #42	; 0x2a
 8007768:	d135      	bne.n	80077d6 <_vfiprintf_r+0x1ce>
 800776a:	9b03      	ldr	r3, [sp, #12]
 800776c:	1d1a      	adds	r2, r3, #4
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	9203      	str	r2, [sp, #12]
 8007772:	2b00      	cmp	r3, #0
 8007774:	bfb8      	it	lt
 8007776:	f04f 33ff 	movlt.w	r3, #4294967295
 800777a:	3402      	adds	r4, #2
 800777c:	9305      	str	r3, [sp, #20]
 800777e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007864 <_vfiprintf_r+0x25c>
 8007782:	7821      	ldrb	r1, [r4, #0]
 8007784:	2203      	movs	r2, #3
 8007786:	4650      	mov	r0, sl
 8007788:	f7f8 fd22 	bl	80001d0 <memchr>
 800778c:	b140      	cbz	r0, 80077a0 <_vfiprintf_r+0x198>
 800778e:	2340      	movs	r3, #64	; 0x40
 8007790:	eba0 000a 	sub.w	r0, r0, sl
 8007794:	fa03 f000 	lsl.w	r0, r3, r0
 8007798:	9b04      	ldr	r3, [sp, #16]
 800779a:	4303      	orrs	r3, r0
 800779c:	3401      	adds	r4, #1
 800779e:	9304      	str	r3, [sp, #16]
 80077a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077a4:	482c      	ldr	r0, [pc, #176]	; (8007858 <_vfiprintf_r+0x250>)
 80077a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077aa:	2206      	movs	r2, #6
 80077ac:	f7f8 fd10 	bl	80001d0 <memchr>
 80077b0:	2800      	cmp	r0, #0
 80077b2:	d03f      	beq.n	8007834 <_vfiprintf_r+0x22c>
 80077b4:	4b29      	ldr	r3, [pc, #164]	; (800785c <_vfiprintf_r+0x254>)
 80077b6:	bb1b      	cbnz	r3, 8007800 <_vfiprintf_r+0x1f8>
 80077b8:	9b03      	ldr	r3, [sp, #12]
 80077ba:	3307      	adds	r3, #7
 80077bc:	f023 0307 	bic.w	r3, r3, #7
 80077c0:	3308      	adds	r3, #8
 80077c2:	9303      	str	r3, [sp, #12]
 80077c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c6:	443b      	add	r3, r7
 80077c8:	9309      	str	r3, [sp, #36]	; 0x24
 80077ca:	e767      	b.n	800769c <_vfiprintf_r+0x94>
 80077cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80077d0:	460c      	mov	r4, r1
 80077d2:	2001      	movs	r0, #1
 80077d4:	e7a5      	b.n	8007722 <_vfiprintf_r+0x11a>
 80077d6:	2300      	movs	r3, #0
 80077d8:	3401      	adds	r4, #1
 80077da:	9305      	str	r3, [sp, #20]
 80077dc:	4619      	mov	r1, r3
 80077de:	f04f 0c0a 	mov.w	ip, #10
 80077e2:	4620      	mov	r0, r4
 80077e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077e8:	3a30      	subs	r2, #48	; 0x30
 80077ea:	2a09      	cmp	r2, #9
 80077ec:	d903      	bls.n	80077f6 <_vfiprintf_r+0x1ee>
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d0c5      	beq.n	800777e <_vfiprintf_r+0x176>
 80077f2:	9105      	str	r1, [sp, #20]
 80077f4:	e7c3      	b.n	800777e <_vfiprintf_r+0x176>
 80077f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80077fa:	4604      	mov	r4, r0
 80077fc:	2301      	movs	r3, #1
 80077fe:	e7f0      	b.n	80077e2 <_vfiprintf_r+0x1da>
 8007800:	ab03      	add	r3, sp, #12
 8007802:	9300      	str	r3, [sp, #0]
 8007804:	462a      	mov	r2, r5
 8007806:	4b16      	ldr	r3, [pc, #88]	; (8007860 <_vfiprintf_r+0x258>)
 8007808:	a904      	add	r1, sp, #16
 800780a:	4630      	mov	r0, r6
 800780c:	f3af 8000 	nop.w
 8007810:	4607      	mov	r7, r0
 8007812:	1c78      	adds	r0, r7, #1
 8007814:	d1d6      	bne.n	80077c4 <_vfiprintf_r+0x1bc>
 8007816:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007818:	07d9      	lsls	r1, r3, #31
 800781a:	d405      	bmi.n	8007828 <_vfiprintf_r+0x220>
 800781c:	89ab      	ldrh	r3, [r5, #12]
 800781e:	059a      	lsls	r2, r3, #22
 8007820:	d402      	bmi.n	8007828 <_vfiprintf_r+0x220>
 8007822:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007824:	f000 fc35 	bl	8008092 <__retarget_lock_release_recursive>
 8007828:	89ab      	ldrh	r3, [r5, #12]
 800782a:	065b      	lsls	r3, r3, #25
 800782c:	f53f af12 	bmi.w	8007654 <_vfiprintf_r+0x4c>
 8007830:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007832:	e711      	b.n	8007658 <_vfiprintf_r+0x50>
 8007834:	ab03      	add	r3, sp, #12
 8007836:	9300      	str	r3, [sp, #0]
 8007838:	462a      	mov	r2, r5
 800783a:	4b09      	ldr	r3, [pc, #36]	; (8007860 <_vfiprintf_r+0x258>)
 800783c:	a904      	add	r1, sp, #16
 800783e:	4630      	mov	r0, r6
 8007840:	f000 f880 	bl	8007944 <_printf_i>
 8007844:	e7e4      	b.n	8007810 <_vfiprintf_r+0x208>
 8007846:	bf00      	nop
 8007848:	08008700 	.word	0x08008700
 800784c:	08008720 	.word	0x08008720
 8007850:	080086e0 	.word	0x080086e0
 8007854:	080086aa 	.word	0x080086aa
 8007858:	080086b4 	.word	0x080086b4
 800785c:	00000000 	.word	0x00000000
 8007860:	080075e3 	.word	0x080075e3
 8007864:	080086b0 	.word	0x080086b0

08007868 <_printf_common>:
 8007868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800786c:	4616      	mov	r6, r2
 800786e:	4699      	mov	r9, r3
 8007870:	688a      	ldr	r2, [r1, #8]
 8007872:	690b      	ldr	r3, [r1, #16]
 8007874:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007878:	4293      	cmp	r3, r2
 800787a:	bfb8      	it	lt
 800787c:	4613      	movlt	r3, r2
 800787e:	6033      	str	r3, [r6, #0]
 8007880:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007884:	4607      	mov	r7, r0
 8007886:	460c      	mov	r4, r1
 8007888:	b10a      	cbz	r2, 800788e <_printf_common+0x26>
 800788a:	3301      	adds	r3, #1
 800788c:	6033      	str	r3, [r6, #0]
 800788e:	6823      	ldr	r3, [r4, #0]
 8007890:	0699      	lsls	r1, r3, #26
 8007892:	bf42      	ittt	mi
 8007894:	6833      	ldrmi	r3, [r6, #0]
 8007896:	3302      	addmi	r3, #2
 8007898:	6033      	strmi	r3, [r6, #0]
 800789a:	6825      	ldr	r5, [r4, #0]
 800789c:	f015 0506 	ands.w	r5, r5, #6
 80078a0:	d106      	bne.n	80078b0 <_printf_common+0x48>
 80078a2:	f104 0a19 	add.w	sl, r4, #25
 80078a6:	68e3      	ldr	r3, [r4, #12]
 80078a8:	6832      	ldr	r2, [r6, #0]
 80078aa:	1a9b      	subs	r3, r3, r2
 80078ac:	42ab      	cmp	r3, r5
 80078ae:	dc26      	bgt.n	80078fe <_printf_common+0x96>
 80078b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80078b4:	1e13      	subs	r3, r2, #0
 80078b6:	6822      	ldr	r2, [r4, #0]
 80078b8:	bf18      	it	ne
 80078ba:	2301      	movne	r3, #1
 80078bc:	0692      	lsls	r2, r2, #26
 80078be:	d42b      	bmi.n	8007918 <_printf_common+0xb0>
 80078c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078c4:	4649      	mov	r1, r9
 80078c6:	4638      	mov	r0, r7
 80078c8:	47c0      	blx	r8
 80078ca:	3001      	adds	r0, #1
 80078cc:	d01e      	beq.n	800790c <_printf_common+0xa4>
 80078ce:	6823      	ldr	r3, [r4, #0]
 80078d0:	68e5      	ldr	r5, [r4, #12]
 80078d2:	6832      	ldr	r2, [r6, #0]
 80078d4:	f003 0306 	and.w	r3, r3, #6
 80078d8:	2b04      	cmp	r3, #4
 80078da:	bf08      	it	eq
 80078dc:	1aad      	subeq	r5, r5, r2
 80078de:	68a3      	ldr	r3, [r4, #8]
 80078e0:	6922      	ldr	r2, [r4, #16]
 80078e2:	bf0c      	ite	eq
 80078e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078e8:	2500      	movne	r5, #0
 80078ea:	4293      	cmp	r3, r2
 80078ec:	bfc4      	itt	gt
 80078ee:	1a9b      	subgt	r3, r3, r2
 80078f0:	18ed      	addgt	r5, r5, r3
 80078f2:	2600      	movs	r6, #0
 80078f4:	341a      	adds	r4, #26
 80078f6:	42b5      	cmp	r5, r6
 80078f8:	d11a      	bne.n	8007930 <_printf_common+0xc8>
 80078fa:	2000      	movs	r0, #0
 80078fc:	e008      	b.n	8007910 <_printf_common+0xa8>
 80078fe:	2301      	movs	r3, #1
 8007900:	4652      	mov	r2, sl
 8007902:	4649      	mov	r1, r9
 8007904:	4638      	mov	r0, r7
 8007906:	47c0      	blx	r8
 8007908:	3001      	adds	r0, #1
 800790a:	d103      	bne.n	8007914 <_printf_common+0xac>
 800790c:	f04f 30ff 	mov.w	r0, #4294967295
 8007910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007914:	3501      	adds	r5, #1
 8007916:	e7c6      	b.n	80078a6 <_printf_common+0x3e>
 8007918:	18e1      	adds	r1, r4, r3
 800791a:	1c5a      	adds	r2, r3, #1
 800791c:	2030      	movs	r0, #48	; 0x30
 800791e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007922:	4422      	add	r2, r4
 8007924:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007928:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800792c:	3302      	adds	r3, #2
 800792e:	e7c7      	b.n	80078c0 <_printf_common+0x58>
 8007930:	2301      	movs	r3, #1
 8007932:	4622      	mov	r2, r4
 8007934:	4649      	mov	r1, r9
 8007936:	4638      	mov	r0, r7
 8007938:	47c0      	blx	r8
 800793a:	3001      	adds	r0, #1
 800793c:	d0e6      	beq.n	800790c <_printf_common+0xa4>
 800793e:	3601      	adds	r6, #1
 8007940:	e7d9      	b.n	80078f6 <_printf_common+0x8e>
	...

08007944 <_printf_i>:
 8007944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007948:	7e0f      	ldrb	r7, [r1, #24]
 800794a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800794c:	2f78      	cmp	r7, #120	; 0x78
 800794e:	4691      	mov	r9, r2
 8007950:	4680      	mov	r8, r0
 8007952:	460c      	mov	r4, r1
 8007954:	469a      	mov	sl, r3
 8007956:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800795a:	d807      	bhi.n	800796c <_printf_i+0x28>
 800795c:	2f62      	cmp	r7, #98	; 0x62
 800795e:	d80a      	bhi.n	8007976 <_printf_i+0x32>
 8007960:	2f00      	cmp	r7, #0
 8007962:	f000 80d8 	beq.w	8007b16 <_printf_i+0x1d2>
 8007966:	2f58      	cmp	r7, #88	; 0x58
 8007968:	f000 80a3 	beq.w	8007ab2 <_printf_i+0x16e>
 800796c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007970:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007974:	e03a      	b.n	80079ec <_printf_i+0xa8>
 8007976:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800797a:	2b15      	cmp	r3, #21
 800797c:	d8f6      	bhi.n	800796c <_printf_i+0x28>
 800797e:	a101      	add	r1, pc, #4	; (adr r1, 8007984 <_printf_i+0x40>)
 8007980:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007984:	080079dd 	.word	0x080079dd
 8007988:	080079f1 	.word	0x080079f1
 800798c:	0800796d 	.word	0x0800796d
 8007990:	0800796d 	.word	0x0800796d
 8007994:	0800796d 	.word	0x0800796d
 8007998:	0800796d 	.word	0x0800796d
 800799c:	080079f1 	.word	0x080079f1
 80079a0:	0800796d 	.word	0x0800796d
 80079a4:	0800796d 	.word	0x0800796d
 80079a8:	0800796d 	.word	0x0800796d
 80079ac:	0800796d 	.word	0x0800796d
 80079b0:	08007afd 	.word	0x08007afd
 80079b4:	08007a21 	.word	0x08007a21
 80079b8:	08007adf 	.word	0x08007adf
 80079bc:	0800796d 	.word	0x0800796d
 80079c0:	0800796d 	.word	0x0800796d
 80079c4:	08007b1f 	.word	0x08007b1f
 80079c8:	0800796d 	.word	0x0800796d
 80079cc:	08007a21 	.word	0x08007a21
 80079d0:	0800796d 	.word	0x0800796d
 80079d4:	0800796d 	.word	0x0800796d
 80079d8:	08007ae7 	.word	0x08007ae7
 80079dc:	682b      	ldr	r3, [r5, #0]
 80079de:	1d1a      	adds	r2, r3, #4
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	602a      	str	r2, [r5, #0]
 80079e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80079ec:	2301      	movs	r3, #1
 80079ee:	e0a3      	b.n	8007b38 <_printf_i+0x1f4>
 80079f0:	6820      	ldr	r0, [r4, #0]
 80079f2:	6829      	ldr	r1, [r5, #0]
 80079f4:	0606      	lsls	r6, r0, #24
 80079f6:	f101 0304 	add.w	r3, r1, #4
 80079fa:	d50a      	bpl.n	8007a12 <_printf_i+0xce>
 80079fc:	680e      	ldr	r6, [r1, #0]
 80079fe:	602b      	str	r3, [r5, #0]
 8007a00:	2e00      	cmp	r6, #0
 8007a02:	da03      	bge.n	8007a0c <_printf_i+0xc8>
 8007a04:	232d      	movs	r3, #45	; 0x2d
 8007a06:	4276      	negs	r6, r6
 8007a08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a0c:	485e      	ldr	r0, [pc, #376]	; (8007b88 <_printf_i+0x244>)
 8007a0e:	230a      	movs	r3, #10
 8007a10:	e019      	b.n	8007a46 <_printf_i+0x102>
 8007a12:	680e      	ldr	r6, [r1, #0]
 8007a14:	602b      	str	r3, [r5, #0]
 8007a16:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007a1a:	bf18      	it	ne
 8007a1c:	b236      	sxthne	r6, r6
 8007a1e:	e7ef      	b.n	8007a00 <_printf_i+0xbc>
 8007a20:	682b      	ldr	r3, [r5, #0]
 8007a22:	6820      	ldr	r0, [r4, #0]
 8007a24:	1d19      	adds	r1, r3, #4
 8007a26:	6029      	str	r1, [r5, #0]
 8007a28:	0601      	lsls	r1, r0, #24
 8007a2a:	d501      	bpl.n	8007a30 <_printf_i+0xec>
 8007a2c:	681e      	ldr	r6, [r3, #0]
 8007a2e:	e002      	b.n	8007a36 <_printf_i+0xf2>
 8007a30:	0646      	lsls	r6, r0, #25
 8007a32:	d5fb      	bpl.n	8007a2c <_printf_i+0xe8>
 8007a34:	881e      	ldrh	r6, [r3, #0]
 8007a36:	4854      	ldr	r0, [pc, #336]	; (8007b88 <_printf_i+0x244>)
 8007a38:	2f6f      	cmp	r7, #111	; 0x6f
 8007a3a:	bf0c      	ite	eq
 8007a3c:	2308      	moveq	r3, #8
 8007a3e:	230a      	movne	r3, #10
 8007a40:	2100      	movs	r1, #0
 8007a42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a46:	6865      	ldr	r5, [r4, #4]
 8007a48:	60a5      	str	r5, [r4, #8]
 8007a4a:	2d00      	cmp	r5, #0
 8007a4c:	bfa2      	ittt	ge
 8007a4e:	6821      	ldrge	r1, [r4, #0]
 8007a50:	f021 0104 	bicge.w	r1, r1, #4
 8007a54:	6021      	strge	r1, [r4, #0]
 8007a56:	b90e      	cbnz	r6, 8007a5c <_printf_i+0x118>
 8007a58:	2d00      	cmp	r5, #0
 8007a5a:	d04d      	beq.n	8007af8 <_printf_i+0x1b4>
 8007a5c:	4615      	mov	r5, r2
 8007a5e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007a62:	fb03 6711 	mls	r7, r3, r1, r6
 8007a66:	5dc7      	ldrb	r7, [r0, r7]
 8007a68:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007a6c:	4637      	mov	r7, r6
 8007a6e:	42bb      	cmp	r3, r7
 8007a70:	460e      	mov	r6, r1
 8007a72:	d9f4      	bls.n	8007a5e <_printf_i+0x11a>
 8007a74:	2b08      	cmp	r3, #8
 8007a76:	d10b      	bne.n	8007a90 <_printf_i+0x14c>
 8007a78:	6823      	ldr	r3, [r4, #0]
 8007a7a:	07de      	lsls	r6, r3, #31
 8007a7c:	d508      	bpl.n	8007a90 <_printf_i+0x14c>
 8007a7e:	6923      	ldr	r3, [r4, #16]
 8007a80:	6861      	ldr	r1, [r4, #4]
 8007a82:	4299      	cmp	r1, r3
 8007a84:	bfde      	ittt	le
 8007a86:	2330      	movle	r3, #48	; 0x30
 8007a88:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007a8c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007a90:	1b52      	subs	r2, r2, r5
 8007a92:	6122      	str	r2, [r4, #16]
 8007a94:	f8cd a000 	str.w	sl, [sp]
 8007a98:	464b      	mov	r3, r9
 8007a9a:	aa03      	add	r2, sp, #12
 8007a9c:	4621      	mov	r1, r4
 8007a9e:	4640      	mov	r0, r8
 8007aa0:	f7ff fee2 	bl	8007868 <_printf_common>
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	d14c      	bne.n	8007b42 <_printf_i+0x1fe>
 8007aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8007aac:	b004      	add	sp, #16
 8007aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ab2:	4835      	ldr	r0, [pc, #212]	; (8007b88 <_printf_i+0x244>)
 8007ab4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007ab8:	6829      	ldr	r1, [r5, #0]
 8007aba:	6823      	ldr	r3, [r4, #0]
 8007abc:	f851 6b04 	ldr.w	r6, [r1], #4
 8007ac0:	6029      	str	r1, [r5, #0]
 8007ac2:	061d      	lsls	r5, r3, #24
 8007ac4:	d514      	bpl.n	8007af0 <_printf_i+0x1ac>
 8007ac6:	07df      	lsls	r7, r3, #31
 8007ac8:	bf44      	itt	mi
 8007aca:	f043 0320 	orrmi.w	r3, r3, #32
 8007ace:	6023      	strmi	r3, [r4, #0]
 8007ad0:	b91e      	cbnz	r6, 8007ada <_printf_i+0x196>
 8007ad2:	6823      	ldr	r3, [r4, #0]
 8007ad4:	f023 0320 	bic.w	r3, r3, #32
 8007ad8:	6023      	str	r3, [r4, #0]
 8007ada:	2310      	movs	r3, #16
 8007adc:	e7b0      	b.n	8007a40 <_printf_i+0xfc>
 8007ade:	6823      	ldr	r3, [r4, #0]
 8007ae0:	f043 0320 	orr.w	r3, r3, #32
 8007ae4:	6023      	str	r3, [r4, #0]
 8007ae6:	2378      	movs	r3, #120	; 0x78
 8007ae8:	4828      	ldr	r0, [pc, #160]	; (8007b8c <_printf_i+0x248>)
 8007aea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007aee:	e7e3      	b.n	8007ab8 <_printf_i+0x174>
 8007af0:	0659      	lsls	r1, r3, #25
 8007af2:	bf48      	it	mi
 8007af4:	b2b6      	uxthmi	r6, r6
 8007af6:	e7e6      	b.n	8007ac6 <_printf_i+0x182>
 8007af8:	4615      	mov	r5, r2
 8007afa:	e7bb      	b.n	8007a74 <_printf_i+0x130>
 8007afc:	682b      	ldr	r3, [r5, #0]
 8007afe:	6826      	ldr	r6, [r4, #0]
 8007b00:	6961      	ldr	r1, [r4, #20]
 8007b02:	1d18      	adds	r0, r3, #4
 8007b04:	6028      	str	r0, [r5, #0]
 8007b06:	0635      	lsls	r5, r6, #24
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	d501      	bpl.n	8007b10 <_printf_i+0x1cc>
 8007b0c:	6019      	str	r1, [r3, #0]
 8007b0e:	e002      	b.n	8007b16 <_printf_i+0x1d2>
 8007b10:	0670      	lsls	r0, r6, #25
 8007b12:	d5fb      	bpl.n	8007b0c <_printf_i+0x1c8>
 8007b14:	8019      	strh	r1, [r3, #0]
 8007b16:	2300      	movs	r3, #0
 8007b18:	6123      	str	r3, [r4, #16]
 8007b1a:	4615      	mov	r5, r2
 8007b1c:	e7ba      	b.n	8007a94 <_printf_i+0x150>
 8007b1e:	682b      	ldr	r3, [r5, #0]
 8007b20:	1d1a      	adds	r2, r3, #4
 8007b22:	602a      	str	r2, [r5, #0]
 8007b24:	681d      	ldr	r5, [r3, #0]
 8007b26:	6862      	ldr	r2, [r4, #4]
 8007b28:	2100      	movs	r1, #0
 8007b2a:	4628      	mov	r0, r5
 8007b2c:	f7f8 fb50 	bl	80001d0 <memchr>
 8007b30:	b108      	cbz	r0, 8007b36 <_printf_i+0x1f2>
 8007b32:	1b40      	subs	r0, r0, r5
 8007b34:	6060      	str	r0, [r4, #4]
 8007b36:	6863      	ldr	r3, [r4, #4]
 8007b38:	6123      	str	r3, [r4, #16]
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b40:	e7a8      	b.n	8007a94 <_printf_i+0x150>
 8007b42:	6923      	ldr	r3, [r4, #16]
 8007b44:	462a      	mov	r2, r5
 8007b46:	4649      	mov	r1, r9
 8007b48:	4640      	mov	r0, r8
 8007b4a:	47d0      	blx	sl
 8007b4c:	3001      	adds	r0, #1
 8007b4e:	d0ab      	beq.n	8007aa8 <_printf_i+0x164>
 8007b50:	6823      	ldr	r3, [r4, #0]
 8007b52:	079b      	lsls	r3, r3, #30
 8007b54:	d413      	bmi.n	8007b7e <_printf_i+0x23a>
 8007b56:	68e0      	ldr	r0, [r4, #12]
 8007b58:	9b03      	ldr	r3, [sp, #12]
 8007b5a:	4298      	cmp	r0, r3
 8007b5c:	bfb8      	it	lt
 8007b5e:	4618      	movlt	r0, r3
 8007b60:	e7a4      	b.n	8007aac <_printf_i+0x168>
 8007b62:	2301      	movs	r3, #1
 8007b64:	4632      	mov	r2, r6
 8007b66:	4649      	mov	r1, r9
 8007b68:	4640      	mov	r0, r8
 8007b6a:	47d0      	blx	sl
 8007b6c:	3001      	adds	r0, #1
 8007b6e:	d09b      	beq.n	8007aa8 <_printf_i+0x164>
 8007b70:	3501      	adds	r5, #1
 8007b72:	68e3      	ldr	r3, [r4, #12]
 8007b74:	9903      	ldr	r1, [sp, #12]
 8007b76:	1a5b      	subs	r3, r3, r1
 8007b78:	42ab      	cmp	r3, r5
 8007b7a:	dcf2      	bgt.n	8007b62 <_printf_i+0x21e>
 8007b7c:	e7eb      	b.n	8007b56 <_printf_i+0x212>
 8007b7e:	2500      	movs	r5, #0
 8007b80:	f104 0619 	add.w	r6, r4, #25
 8007b84:	e7f5      	b.n	8007b72 <_printf_i+0x22e>
 8007b86:	bf00      	nop
 8007b88:	080086bb 	.word	0x080086bb
 8007b8c:	080086cc 	.word	0x080086cc

08007b90 <__swbuf_r>:
 8007b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b92:	460e      	mov	r6, r1
 8007b94:	4614      	mov	r4, r2
 8007b96:	4605      	mov	r5, r0
 8007b98:	b118      	cbz	r0, 8007ba2 <__swbuf_r+0x12>
 8007b9a:	6983      	ldr	r3, [r0, #24]
 8007b9c:	b90b      	cbnz	r3, 8007ba2 <__swbuf_r+0x12>
 8007b9e:	f000 f9d9 	bl	8007f54 <__sinit>
 8007ba2:	4b21      	ldr	r3, [pc, #132]	; (8007c28 <__swbuf_r+0x98>)
 8007ba4:	429c      	cmp	r4, r3
 8007ba6:	d12b      	bne.n	8007c00 <__swbuf_r+0x70>
 8007ba8:	686c      	ldr	r4, [r5, #4]
 8007baa:	69a3      	ldr	r3, [r4, #24]
 8007bac:	60a3      	str	r3, [r4, #8]
 8007bae:	89a3      	ldrh	r3, [r4, #12]
 8007bb0:	071a      	lsls	r2, r3, #28
 8007bb2:	d52f      	bpl.n	8007c14 <__swbuf_r+0x84>
 8007bb4:	6923      	ldr	r3, [r4, #16]
 8007bb6:	b36b      	cbz	r3, 8007c14 <__swbuf_r+0x84>
 8007bb8:	6923      	ldr	r3, [r4, #16]
 8007bba:	6820      	ldr	r0, [r4, #0]
 8007bbc:	1ac0      	subs	r0, r0, r3
 8007bbe:	6963      	ldr	r3, [r4, #20]
 8007bc0:	b2f6      	uxtb	r6, r6
 8007bc2:	4283      	cmp	r3, r0
 8007bc4:	4637      	mov	r7, r6
 8007bc6:	dc04      	bgt.n	8007bd2 <__swbuf_r+0x42>
 8007bc8:	4621      	mov	r1, r4
 8007bca:	4628      	mov	r0, r5
 8007bcc:	f000 f92e 	bl	8007e2c <_fflush_r>
 8007bd0:	bb30      	cbnz	r0, 8007c20 <__swbuf_r+0x90>
 8007bd2:	68a3      	ldr	r3, [r4, #8]
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	60a3      	str	r3, [r4, #8]
 8007bd8:	6823      	ldr	r3, [r4, #0]
 8007bda:	1c5a      	adds	r2, r3, #1
 8007bdc:	6022      	str	r2, [r4, #0]
 8007bde:	701e      	strb	r6, [r3, #0]
 8007be0:	6963      	ldr	r3, [r4, #20]
 8007be2:	3001      	adds	r0, #1
 8007be4:	4283      	cmp	r3, r0
 8007be6:	d004      	beq.n	8007bf2 <__swbuf_r+0x62>
 8007be8:	89a3      	ldrh	r3, [r4, #12]
 8007bea:	07db      	lsls	r3, r3, #31
 8007bec:	d506      	bpl.n	8007bfc <__swbuf_r+0x6c>
 8007bee:	2e0a      	cmp	r6, #10
 8007bf0:	d104      	bne.n	8007bfc <__swbuf_r+0x6c>
 8007bf2:	4621      	mov	r1, r4
 8007bf4:	4628      	mov	r0, r5
 8007bf6:	f000 f919 	bl	8007e2c <_fflush_r>
 8007bfa:	b988      	cbnz	r0, 8007c20 <__swbuf_r+0x90>
 8007bfc:	4638      	mov	r0, r7
 8007bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c00:	4b0a      	ldr	r3, [pc, #40]	; (8007c2c <__swbuf_r+0x9c>)
 8007c02:	429c      	cmp	r4, r3
 8007c04:	d101      	bne.n	8007c0a <__swbuf_r+0x7a>
 8007c06:	68ac      	ldr	r4, [r5, #8]
 8007c08:	e7cf      	b.n	8007baa <__swbuf_r+0x1a>
 8007c0a:	4b09      	ldr	r3, [pc, #36]	; (8007c30 <__swbuf_r+0xa0>)
 8007c0c:	429c      	cmp	r4, r3
 8007c0e:	bf08      	it	eq
 8007c10:	68ec      	ldreq	r4, [r5, #12]
 8007c12:	e7ca      	b.n	8007baa <__swbuf_r+0x1a>
 8007c14:	4621      	mov	r1, r4
 8007c16:	4628      	mov	r0, r5
 8007c18:	f000 f80c 	bl	8007c34 <__swsetup_r>
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	d0cb      	beq.n	8007bb8 <__swbuf_r+0x28>
 8007c20:	f04f 37ff 	mov.w	r7, #4294967295
 8007c24:	e7ea      	b.n	8007bfc <__swbuf_r+0x6c>
 8007c26:	bf00      	nop
 8007c28:	08008700 	.word	0x08008700
 8007c2c:	08008720 	.word	0x08008720
 8007c30:	080086e0 	.word	0x080086e0

08007c34 <__swsetup_r>:
 8007c34:	4b32      	ldr	r3, [pc, #200]	; (8007d00 <__swsetup_r+0xcc>)
 8007c36:	b570      	push	{r4, r5, r6, lr}
 8007c38:	681d      	ldr	r5, [r3, #0]
 8007c3a:	4606      	mov	r6, r0
 8007c3c:	460c      	mov	r4, r1
 8007c3e:	b125      	cbz	r5, 8007c4a <__swsetup_r+0x16>
 8007c40:	69ab      	ldr	r3, [r5, #24]
 8007c42:	b913      	cbnz	r3, 8007c4a <__swsetup_r+0x16>
 8007c44:	4628      	mov	r0, r5
 8007c46:	f000 f985 	bl	8007f54 <__sinit>
 8007c4a:	4b2e      	ldr	r3, [pc, #184]	; (8007d04 <__swsetup_r+0xd0>)
 8007c4c:	429c      	cmp	r4, r3
 8007c4e:	d10f      	bne.n	8007c70 <__swsetup_r+0x3c>
 8007c50:	686c      	ldr	r4, [r5, #4]
 8007c52:	89a3      	ldrh	r3, [r4, #12]
 8007c54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c58:	0719      	lsls	r1, r3, #28
 8007c5a:	d42c      	bmi.n	8007cb6 <__swsetup_r+0x82>
 8007c5c:	06dd      	lsls	r5, r3, #27
 8007c5e:	d411      	bmi.n	8007c84 <__swsetup_r+0x50>
 8007c60:	2309      	movs	r3, #9
 8007c62:	6033      	str	r3, [r6, #0]
 8007c64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007c68:	81a3      	strh	r3, [r4, #12]
 8007c6a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c6e:	e03e      	b.n	8007cee <__swsetup_r+0xba>
 8007c70:	4b25      	ldr	r3, [pc, #148]	; (8007d08 <__swsetup_r+0xd4>)
 8007c72:	429c      	cmp	r4, r3
 8007c74:	d101      	bne.n	8007c7a <__swsetup_r+0x46>
 8007c76:	68ac      	ldr	r4, [r5, #8]
 8007c78:	e7eb      	b.n	8007c52 <__swsetup_r+0x1e>
 8007c7a:	4b24      	ldr	r3, [pc, #144]	; (8007d0c <__swsetup_r+0xd8>)
 8007c7c:	429c      	cmp	r4, r3
 8007c7e:	bf08      	it	eq
 8007c80:	68ec      	ldreq	r4, [r5, #12]
 8007c82:	e7e6      	b.n	8007c52 <__swsetup_r+0x1e>
 8007c84:	0758      	lsls	r0, r3, #29
 8007c86:	d512      	bpl.n	8007cae <__swsetup_r+0x7a>
 8007c88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c8a:	b141      	cbz	r1, 8007c9e <__swsetup_r+0x6a>
 8007c8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c90:	4299      	cmp	r1, r3
 8007c92:	d002      	beq.n	8007c9a <__swsetup_r+0x66>
 8007c94:	4630      	mov	r0, r6
 8007c96:	f7ff fc41 	bl	800751c <_free_r>
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	6363      	str	r3, [r4, #52]	; 0x34
 8007c9e:	89a3      	ldrh	r3, [r4, #12]
 8007ca0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007ca4:	81a3      	strh	r3, [r4, #12]
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	6063      	str	r3, [r4, #4]
 8007caa:	6923      	ldr	r3, [r4, #16]
 8007cac:	6023      	str	r3, [r4, #0]
 8007cae:	89a3      	ldrh	r3, [r4, #12]
 8007cb0:	f043 0308 	orr.w	r3, r3, #8
 8007cb4:	81a3      	strh	r3, [r4, #12]
 8007cb6:	6923      	ldr	r3, [r4, #16]
 8007cb8:	b94b      	cbnz	r3, 8007cce <__swsetup_r+0x9a>
 8007cba:	89a3      	ldrh	r3, [r4, #12]
 8007cbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007cc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cc4:	d003      	beq.n	8007cce <__swsetup_r+0x9a>
 8007cc6:	4621      	mov	r1, r4
 8007cc8:	4630      	mov	r0, r6
 8007cca:	f000 fa09 	bl	80080e0 <__smakebuf_r>
 8007cce:	89a0      	ldrh	r0, [r4, #12]
 8007cd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007cd4:	f010 0301 	ands.w	r3, r0, #1
 8007cd8:	d00a      	beq.n	8007cf0 <__swsetup_r+0xbc>
 8007cda:	2300      	movs	r3, #0
 8007cdc:	60a3      	str	r3, [r4, #8]
 8007cde:	6963      	ldr	r3, [r4, #20]
 8007ce0:	425b      	negs	r3, r3
 8007ce2:	61a3      	str	r3, [r4, #24]
 8007ce4:	6923      	ldr	r3, [r4, #16]
 8007ce6:	b943      	cbnz	r3, 8007cfa <__swsetup_r+0xc6>
 8007ce8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007cec:	d1ba      	bne.n	8007c64 <__swsetup_r+0x30>
 8007cee:	bd70      	pop	{r4, r5, r6, pc}
 8007cf0:	0781      	lsls	r1, r0, #30
 8007cf2:	bf58      	it	pl
 8007cf4:	6963      	ldrpl	r3, [r4, #20]
 8007cf6:	60a3      	str	r3, [r4, #8]
 8007cf8:	e7f4      	b.n	8007ce4 <__swsetup_r+0xb0>
 8007cfa:	2000      	movs	r0, #0
 8007cfc:	e7f7      	b.n	8007cee <__swsetup_r+0xba>
 8007cfe:	bf00      	nop
 8007d00:	2000001c 	.word	0x2000001c
 8007d04:	08008700 	.word	0x08008700
 8007d08:	08008720 	.word	0x08008720
 8007d0c:	080086e0 	.word	0x080086e0

08007d10 <abort>:
 8007d10:	b508      	push	{r3, lr}
 8007d12:	2006      	movs	r0, #6
 8007d14:	f000 fa4c 	bl	80081b0 <raise>
 8007d18:	2001      	movs	r0, #1
 8007d1a:	f7f9 fe5f 	bl	80019dc <_exit>
	...

08007d20 <__sflush_r>:
 8007d20:	898a      	ldrh	r2, [r1, #12]
 8007d22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d26:	4605      	mov	r5, r0
 8007d28:	0710      	lsls	r0, r2, #28
 8007d2a:	460c      	mov	r4, r1
 8007d2c:	d458      	bmi.n	8007de0 <__sflush_r+0xc0>
 8007d2e:	684b      	ldr	r3, [r1, #4]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	dc05      	bgt.n	8007d40 <__sflush_r+0x20>
 8007d34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	dc02      	bgt.n	8007d40 <__sflush_r+0x20>
 8007d3a:	2000      	movs	r0, #0
 8007d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d42:	2e00      	cmp	r6, #0
 8007d44:	d0f9      	beq.n	8007d3a <__sflush_r+0x1a>
 8007d46:	2300      	movs	r3, #0
 8007d48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007d4c:	682f      	ldr	r7, [r5, #0]
 8007d4e:	602b      	str	r3, [r5, #0]
 8007d50:	d032      	beq.n	8007db8 <__sflush_r+0x98>
 8007d52:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007d54:	89a3      	ldrh	r3, [r4, #12]
 8007d56:	075a      	lsls	r2, r3, #29
 8007d58:	d505      	bpl.n	8007d66 <__sflush_r+0x46>
 8007d5a:	6863      	ldr	r3, [r4, #4]
 8007d5c:	1ac0      	subs	r0, r0, r3
 8007d5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007d60:	b10b      	cbz	r3, 8007d66 <__sflush_r+0x46>
 8007d62:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007d64:	1ac0      	subs	r0, r0, r3
 8007d66:	2300      	movs	r3, #0
 8007d68:	4602      	mov	r2, r0
 8007d6a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d6c:	6a21      	ldr	r1, [r4, #32]
 8007d6e:	4628      	mov	r0, r5
 8007d70:	47b0      	blx	r6
 8007d72:	1c43      	adds	r3, r0, #1
 8007d74:	89a3      	ldrh	r3, [r4, #12]
 8007d76:	d106      	bne.n	8007d86 <__sflush_r+0x66>
 8007d78:	6829      	ldr	r1, [r5, #0]
 8007d7a:	291d      	cmp	r1, #29
 8007d7c:	d82c      	bhi.n	8007dd8 <__sflush_r+0xb8>
 8007d7e:	4a2a      	ldr	r2, [pc, #168]	; (8007e28 <__sflush_r+0x108>)
 8007d80:	40ca      	lsrs	r2, r1
 8007d82:	07d6      	lsls	r6, r2, #31
 8007d84:	d528      	bpl.n	8007dd8 <__sflush_r+0xb8>
 8007d86:	2200      	movs	r2, #0
 8007d88:	6062      	str	r2, [r4, #4]
 8007d8a:	04d9      	lsls	r1, r3, #19
 8007d8c:	6922      	ldr	r2, [r4, #16]
 8007d8e:	6022      	str	r2, [r4, #0]
 8007d90:	d504      	bpl.n	8007d9c <__sflush_r+0x7c>
 8007d92:	1c42      	adds	r2, r0, #1
 8007d94:	d101      	bne.n	8007d9a <__sflush_r+0x7a>
 8007d96:	682b      	ldr	r3, [r5, #0]
 8007d98:	b903      	cbnz	r3, 8007d9c <__sflush_r+0x7c>
 8007d9a:	6560      	str	r0, [r4, #84]	; 0x54
 8007d9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d9e:	602f      	str	r7, [r5, #0]
 8007da0:	2900      	cmp	r1, #0
 8007da2:	d0ca      	beq.n	8007d3a <__sflush_r+0x1a>
 8007da4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007da8:	4299      	cmp	r1, r3
 8007daa:	d002      	beq.n	8007db2 <__sflush_r+0x92>
 8007dac:	4628      	mov	r0, r5
 8007dae:	f7ff fbb5 	bl	800751c <_free_r>
 8007db2:	2000      	movs	r0, #0
 8007db4:	6360      	str	r0, [r4, #52]	; 0x34
 8007db6:	e7c1      	b.n	8007d3c <__sflush_r+0x1c>
 8007db8:	6a21      	ldr	r1, [r4, #32]
 8007dba:	2301      	movs	r3, #1
 8007dbc:	4628      	mov	r0, r5
 8007dbe:	47b0      	blx	r6
 8007dc0:	1c41      	adds	r1, r0, #1
 8007dc2:	d1c7      	bne.n	8007d54 <__sflush_r+0x34>
 8007dc4:	682b      	ldr	r3, [r5, #0]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d0c4      	beq.n	8007d54 <__sflush_r+0x34>
 8007dca:	2b1d      	cmp	r3, #29
 8007dcc:	d001      	beq.n	8007dd2 <__sflush_r+0xb2>
 8007dce:	2b16      	cmp	r3, #22
 8007dd0:	d101      	bne.n	8007dd6 <__sflush_r+0xb6>
 8007dd2:	602f      	str	r7, [r5, #0]
 8007dd4:	e7b1      	b.n	8007d3a <__sflush_r+0x1a>
 8007dd6:	89a3      	ldrh	r3, [r4, #12]
 8007dd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ddc:	81a3      	strh	r3, [r4, #12]
 8007dde:	e7ad      	b.n	8007d3c <__sflush_r+0x1c>
 8007de0:	690f      	ldr	r7, [r1, #16]
 8007de2:	2f00      	cmp	r7, #0
 8007de4:	d0a9      	beq.n	8007d3a <__sflush_r+0x1a>
 8007de6:	0793      	lsls	r3, r2, #30
 8007de8:	680e      	ldr	r6, [r1, #0]
 8007dea:	bf08      	it	eq
 8007dec:	694b      	ldreq	r3, [r1, #20]
 8007dee:	600f      	str	r7, [r1, #0]
 8007df0:	bf18      	it	ne
 8007df2:	2300      	movne	r3, #0
 8007df4:	eba6 0807 	sub.w	r8, r6, r7
 8007df8:	608b      	str	r3, [r1, #8]
 8007dfa:	f1b8 0f00 	cmp.w	r8, #0
 8007dfe:	dd9c      	ble.n	8007d3a <__sflush_r+0x1a>
 8007e00:	6a21      	ldr	r1, [r4, #32]
 8007e02:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e04:	4643      	mov	r3, r8
 8007e06:	463a      	mov	r2, r7
 8007e08:	4628      	mov	r0, r5
 8007e0a:	47b0      	blx	r6
 8007e0c:	2800      	cmp	r0, #0
 8007e0e:	dc06      	bgt.n	8007e1e <__sflush_r+0xfe>
 8007e10:	89a3      	ldrh	r3, [r4, #12]
 8007e12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e16:	81a3      	strh	r3, [r4, #12]
 8007e18:	f04f 30ff 	mov.w	r0, #4294967295
 8007e1c:	e78e      	b.n	8007d3c <__sflush_r+0x1c>
 8007e1e:	4407      	add	r7, r0
 8007e20:	eba8 0800 	sub.w	r8, r8, r0
 8007e24:	e7e9      	b.n	8007dfa <__sflush_r+0xda>
 8007e26:	bf00      	nop
 8007e28:	20400001 	.word	0x20400001

08007e2c <_fflush_r>:
 8007e2c:	b538      	push	{r3, r4, r5, lr}
 8007e2e:	690b      	ldr	r3, [r1, #16]
 8007e30:	4605      	mov	r5, r0
 8007e32:	460c      	mov	r4, r1
 8007e34:	b913      	cbnz	r3, 8007e3c <_fflush_r+0x10>
 8007e36:	2500      	movs	r5, #0
 8007e38:	4628      	mov	r0, r5
 8007e3a:	bd38      	pop	{r3, r4, r5, pc}
 8007e3c:	b118      	cbz	r0, 8007e46 <_fflush_r+0x1a>
 8007e3e:	6983      	ldr	r3, [r0, #24]
 8007e40:	b90b      	cbnz	r3, 8007e46 <_fflush_r+0x1a>
 8007e42:	f000 f887 	bl	8007f54 <__sinit>
 8007e46:	4b14      	ldr	r3, [pc, #80]	; (8007e98 <_fflush_r+0x6c>)
 8007e48:	429c      	cmp	r4, r3
 8007e4a:	d11b      	bne.n	8007e84 <_fflush_r+0x58>
 8007e4c:	686c      	ldr	r4, [r5, #4]
 8007e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d0ef      	beq.n	8007e36 <_fflush_r+0xa>
 8007e56:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007e58:	07d0      	lsls	r0, r2, #31
 8007e5a:	d404      	bmi.n	8007e66 <_fflush_r+0x3a>
 8007e5c:	0599      	lsls	r1, r3, #22
 8007e5e:	d402      	bmi.n	8007e66 <_fflush_r+0x3a>
 8007e60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e62:	f000 f915 	bl	8008090 <__retarget_lock_acquire_recursive>
 8007e66:	4628      	mov	r0, r5
 8007e68:	4621      	mov	r1, r4
 8007e6a:	f7ff ff59 	bl	8007d20 <__sflush_r>
 8007e6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e70:	07da      	lsls	r2, r3, #31
 8007e72:	4605      	mov	r5, r0
 8007e74:	d4e0      	bmi.n	8007e38 <_fflush_r+0xc>
 8007e76:	89a3      	ldrh	r3, [r4, #12]
 8007e78:	059b      	lsls	r3, r3, #22
 8007e7a:	d4dd      	bmi.n	8007e38 <_fflush_r+0xc>
 8007e7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e7e:	f000 f908 	bl	8008092 <__retarget_lock_release_recursive>
 8007e82:	e7d9      	b.n	8007e38 <_fflush_r+0xc>
 8007e84:	4b05      	ldr	r3, [pc, #20]	; (8007e9c <_fflush_r+0x70>)
 8007e86:	429c      	cmp	r4, r3
 8007e88:	d101      	bne.n	8007e8e <_fflush_r+0x62>
 8007e8a:	68ac      	ldr	r4, [r5, #8]
 8007e8c:	e7df      	b.n	8007e4e <_fflush_r+0x22>
 8007e8e:	4b04      	ldr	r3, [pc, #16]	; (8007ea0 <_fflush_r+0x74>)
 8007e90:	429c      	cmp	r4, r3
 8007e92:	bf08      	it	eq
 8007e94:	68ec      	ldreq	r4, [r5, #12]
 8007e96:	e7da      	b.n	8007e4e <_fflush_r+0x22>
 8007e98:	08008700 	.word	0x08008700
 8007e9c:	08008720 	.word	0x08008720
 8007ea0:	080086e0 	.word	0x080086e0

08007ea4 <std>:
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	b510      	push	{r4, lr}
 8007ea8:	4604      	mov	r4, r0
 8007eaa:	e9c0 3300 	strd	r3, r3, [r0]
 8007eae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007eb2:	6083      	str	r3, [r0, #8]
 8007eb4:	8181      	strh	r1, [r0, #12]
 8007eb6:	6643      	str	r3, [r0, #100]	; 0x64
 8007eb8:	81c2      	strh	r2, [r0, #14]
 8007eba:	6183      	str	r3, [r0, #24]
 8007ebc:	4619      	mov	r1, r3
 8007ebe:	2208      	movs	r2, #8
 8007ec0:	305c      	adds	r0, #92	; 0x5c
 8007ec2:	f7fd feb9 	bl	8005c38 <memset>
 8007ec6:	4b05      	ldr	r3, [pc, #20]	; (8007edc <std+0x38>)
 8007ec8:	6263      	str	r3, [r4, #36]	; 0x24
 8007eca:	4b05      	ldr	r3, [pc, #20]	; (8007ee0 <std+0x3c>)
 8007ecc:	62a3      	str	r3, [r4, #40]	; 0x28
 8007ece:	4b05      	ldr	r3, [pc, #20]	; (8007ee4 <std+0x40>)
 8007ed0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007ed2:	4b05      	ldr	r3, [pc, #20]	; (8007ee8 <std+0x44>)
 8007ed4:	6224      	str	r4, [r4, #32]
 8007ed6:	6323      	str	r3, [r4, #48]	; 0x30
 8007ed8:	bd10      	pop	{r4, pc}
 8007eda:	bf00      	nop
 8007edc:	080081e9 	.word	0x080081e9
 8007ee0:	0800820b 	.word	0x0800820b
 8007ee4:	08008243 	.word	0x08008243
 8007ee8:	08008267 	.word	0x08008267

08007eec <_cleanup_r>:
 8007eec:	4901      	ldr	r1, [pc, #4]	; (8007ef4 <_cleanup_r+0x8>)
 8007eee:	f000 b8af 	b.w	8008050 <_fwalk_reent>
 8007ef2:	bf00      	nop
 8007ef4:	08007e2d 	.word	0x08007e2d

08007ef8 <__sfmoreglue>:
 8007ef8:	b570      	push	{r4, r5, r6, lr}
 8007efa:	2268      	movs	r2, #104	; 0x68
 8007efc:	1e4d      	subs	r5, r1, #1
 8007efe:	4355      	muls	r5, r2
 8007f00:	460e      	mov	r6, r1
 8007f02:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007f06:	f7fe fbaf 	bl	8006668 <_malloc_r>
 8007f0a:	4604      	mov	r4, r0
 8007f0c:	b140      	cbz	r0, 8007f20 <__sfmoreglue+0x28>
 8007f0e:	2100      	movs	r1, #0
 8007f10:	e9c0 1600 	strd	r1, r6, [r0]
 8007f14:	300c      	adds	r0, #12
 8007f16:	60a0      	str	r0, [r4, #8]
 8007f18:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007f1c:	f7fd fe8c 	bl	8005c38 <memset>
 8007f20:	4620      	mov	r0, r4
 8007f22:	bd70      	pop	{r4, r5, r6, pc}

08007f24 <__sfp_lock_acquire>:
 8007f24:	4801      	ldr	r0, [pc, #4]	; (8007f2c <__sfp_lock_acquire+0x8>)
 8007f26:	f000 b8b3 	b.w	8008090 <__retarget_lock_acquire_recursive>
 8007f2a:	bf00      	nop
 8007f2c:	20000205 	.word	0x20000205

08007f30 <__sfp_lock_release>:
 8007f30:	4801      	ldr	r0, [pc, #4]	; (8007f38 <__sfp_lock_release+0x8>)
 8007f32:	f000 b8ae 	b.w	8008092 <__retarget_lock_release_recursive>
 8007f36:	bf00      	nop
 8007f38:	20000205 	.word	0x20000205

08007f3c <__sinit_lock_acquire>:
 8007f3c:	4801      	ldr	r0, [pc, #4]	; (8007f44 <__sinit_lock_acquire+0x8>)
 8007f3e:	f000 b8a7 	b.w	8008090 <__retarget_lock_acquire_recursive>
 8007f42:	bf00      	nop
 8007f44:	20000206 	.word	0x20000206

08007f48 <__sinit_lock_release>:
 8007f48:	4801      	ldr	r0, [pc, #4]	; (8007f50 <__sinit_lock_release+0x8>)
 8007f4a:	f000 b8a2 	b.w	8008092 <__retarget_lock_release_recursive>
 8007f4e:	bf00      	nop
 8007f50:	20000206 	.word	0x20000206

08007f54 <__sinit>:
 8007f54:	b510      	push	{r4, lr}
 8007f56:	4604      	mov	r4, r0
 8007f58:	f7ff fff0 	bl	8007f3c <__sinit_lock_acquire>
 8007f5c:	69a3      	ldr	r3, [r4, #24]
 8007f5e:	b11b      	cbz	r3, 8007f68 <__sinit+0x14>
 8007f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f64:	f7ff bff0 	b.w	8007f48 <__sinit_lock_release>
 8007f68:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007f6c:	6523      	str	r3, [r4, #80]	; 0x50
 8007f6e:	4b13      	ldr	r3, [pc, #76]	; (8007fbc <__sinit+0x68>)
 8007f70:	4a13      	ldr	r2, [pc, #76]	; (8007fc0 <__sinit+0x6c>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	62a2      	str	r2, [r4, #40]	; 0x28
 8007f76:	42a3      	cmp	r3, r4
 8007f78:	bf04      	itt	eq
 8007f7a:	2301      	moveq	r3, #1
 8007f7c:	61a3      	streq	r3, [r4, #24]
 8007f7e:	4620      	mov	r0, r4
 8007f80:	f000 f820 	bl	8007fc4 <__sfp>
 8007f84:	6060      	str	r0, [r4, #4]
 8007f86:	4620      	mov	r0, r4
 8007f88:	f000 f81c 	bl	8007fc4 <__sfp>
 8007f8c:	60a0      	str	r0, [r4, #8]
 8007f8e:	4620      	mov	r0, r4
 8007f90:	f000 f818 	bl	8007fc4 <__sfp>
 8007f94:	2200      	movs	r2, #0
 8007f96:	60e0      	str	r0, [r4, #12]
 8007f98:	2104      	movs	r1, #4
 8007f9a:	6860      	ldr	r0, [r4, #4]
 8007f9c:	f7ff ff82 	bl	8007ea4 <std>
 8007fa0:	68a0      	ldr	r0, [r4, #8]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	2109      	movs	r1, #9
 8007fa6:	f7ff ff7d 	bl	8007ea4 <std>
 8007faa:	68e0      	ldr	r0, [r4, #12]
 8007fac:	2202      	movs	r2, #2
 8007fae:	2112      	movs	r1, #18
 8007fb0:	f7ff ff78 	bl	8007ea4 <std>
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	61a3      	str	r3, [r4, #24]
 8007fb8:	e7d2      	b.n	8007f60 <__sinit+0xc>
 8007fba:	bf00      	nop
 8007fbc:	08008480 	.word	0x08008480
 8007fc0:	08007eed 	.word	0x08007eed

08007fc4 <__sfp>:
 8007fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fc6:	4607      	mov	r7, r0
 8007fc8:	f7ff ffac 	bl	8007f24 <__sfp_lock_acquire>
 8007fcc:	4b1e      	ldr	r3, [pc, #120]	; (8008048 <__sfp+0x84>)
 8007fce:	681e      	ldr	r6, [r3, #0]
 8007fd0:	69b3      	ldr	r3, [r6, #24]
 8007fd2:	b913      	cbnz	r3, 8007fda <__sfp+0x16>
 8007fd4:	4630      	mov	r0, r6
 8007fd6:	f7ff ffbd 	bl	8007f54 <__sinit>
 8007fda:	3648      	adds	r6, #72	; 0x48
 8007fdc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007fe0:	3b01      	subs	r3, #1
 8007fe2:	d503      	bpl.n	8007fec <__sfp+0x28>
 8007fe4:	6833      	ldr	r3, [r6, #0]
 8007fe6:	b30b      	cbz	r3, 800802c <__sfp+0x68>
 8007fe8:	6836      	ldr	r6, [r6, #0]
 8007fea:	e7f7      	b.n	8007fdc <__sfp+0x18>
 8007fec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007ff0:	b9d5      	cbnz	r5, 8008028 <__sfp+0x64>
 8007ff2:	4b16      	ldr	r3, [pc, #88]	; (800804c <__sfp+0x88>)
 8007ff4:	60e3      	str	r3, [r4, #12]
 8007ff6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007ffa:	6665      	str	r5, [r4, #100]	; 0x64
 8007ffc:	f000 f847 	bl	800808e <__retarget_lock_init_recursive>
 8008000:	f7ff ff96 	bl	8007f30 <__sfp_lock_release>
 8008004:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008008:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800800c:	6025      	str	r5, [r4, #0]
 800800e:	61a5      	str	r5, [r4, #24]
 8008010:	2208      	movs	r2, #8
 8008012:	4629      	mov	r1, r5
 8008014:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008018:	f7fd fe0e 	bl	8005c38 <memset>
 800801c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008020:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008024:	4620      	mov	r0, r4
 8008026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008028:	3468      	adds	r4, #104	; 0x68
 800802a:	e7d9      	b.n	8007fe0 <__sfp+0x1c>
 800802c:	2104      	movs	r1, #4
 800802e:	4638      	mov	r0, r7
 8008030:	f7ff ff62 	bl	8007ef8 <__sfmoreglue>
 8008034:	4604      	mov	r4, r0
 8008036:	6030      	str	r0, [r6, #0]
 8008038:	2800      	cmp	r0, #0
 800803a:	d1d5      	bne.n	8007fe8 <__sfp+0x24>
 800803c:	f7ff ff78 	bl	8007f30 <__sfp_lock_release>
 8008040:	230c      	movs	r3, #12
 8008042:	603b      	str	r3, [r7, #0]
 8008044:	e7ee      	b.n	8008024 <__sfp+0x60>
 8008046:	bf00      	nop
 8008048:	08008480 	.word	0x08008480
 800804c:	ffff0001 	.word	0xffff0001

08008050 <_fwalk_reent>:
 8008050:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008054:	4606      	mov	r6, r0
 8008056:	4688      	mov	r8, r1
 8008058:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800805c:	2700      	movs	r7, #0
 800805e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008062:	f1b9 0901 	subs.w	r9, r9, #1
 8008066:	d505      	bpl.n	8008074 <_fwalk_reent+0x24>
 8008068:	6824      	ldr	r4, [r4, #0]
 800806a:	2c00      	cmp	r4, #0
 800806c:	d1f7      	bne.n	800805e <_fwalk_reent+0xe>
 800806e:	4638      	mov	r0, r7
 8008070:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008074:	89ab      	ldrh	r3, [r5, #12]
 8008076:	2b01      	cmp	r3, #1
 8008078:	d907      	bls.n	800808a <_fwalk_reent+0x3a>
 800807a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800807e:	3301      	adds	r3, #1
 8008080:	d003      	beq.n	800808a <_fwalk_reent+0x3a>
 8008082:	4629      	mov	r1, r5
 8008084:	4630      	mov	r0, r6
 8008086:	47c0      	blx	r8
 8008088:	4307      	orrs	r7, r0
 800808a:	3568      	adds	r5, #104	; 0x68
 800808c:	e7e9      	b.n	8008062 <_fwalk_reent+0x12>

0800808e <__retarget_lock_init_recursive>:
 800808e:	4770      	bx	lr

08008090 <__retarget_lock_acquire_recursive>:
 8008090:	4770      	bx	lr

08008092 <__retarget_lock_release_recursive>:
 8008092:	4770      	bx	lr

08008094 <__swhatbuf_r>:
 8008094:	b570      	push	{r4, r5, r6, lr}
 8008096:	460e      	mov	r6, r1
 8008098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800809c:	2900      	cmp	r1, #0
 800809e:	b096      	sub	sp, #88	; 0x58
 80080a0:	4614      	mov	r4, r2
 80080a2:	461d      	mov	r5, r3
 80080a4:	da08      	bge.n	80080b8 <__swhatbuf_r+0x24>
 80080a6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80080aa:	2200      	movs	r2, #0
 80080ac:	602a      	str	r2, [r5, #0]
 80080ae:	061a      	lsls	r2, r3, #24
 80080b0:	d410      	bmi.n	80080d4 <__swhatbuf_r+0x40>
 80080b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080b6:	e00e      	b.n	80080d6 <__swhatbuf_r+0x42>
 80080b8:	466a      	mov	r2, sp
 80080ba:	f000 f8fb 	bl	80082b4 <_fstat_r>
 80080be:	2800      	cmp	r0, #0
 80080c0:	dbf1      	blt.n	80080a6 <__swhatbuf_r+0x12>
 80080c2:	9a01      	ldr	r2, [sp, #4]
 80080c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80080c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80080cc:	425a      	negs	r2, r3
 80080ce:	415a      	adcs	r2, r3
 80080d0:	602a      	str	r2, [r5, #0]
 80080d2:	e7ee      	b.n	80080b2 <__swhatbuf_r+0x1e>
 80080d4:	2340      	movs	r3, #64	; 0x40
 80080d6:	2000      	movs	r0, #0
 80080d8:	6023      	str	r3, [r4, #0]
 80080da:	b016      	add	sp, #88	; 0x58
 80080dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080080e0 <__smakebuf_r>:
 80080e0:	898b      	ldrh	r3, [r1, #12]
 80080e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80080e4:	079d      	lsls	r5, r3, #30
 80080e6:	4606      	mov	r6, r0
 80080e8:	460c      	mov	r4, r1
 80080ea:	d507      	bpl.n	80080fc <__smakebuf_r+0x1c>
 80080ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80080f0:	6023      	str	r3, [r4, #0]
 80080f2:	6123      	str	r3, [r4, #16]
 80080f4:	2301      	movs	r3, #1
 80080f6:	6163      	str	r3, [r4, #20]
 80080f8:	b002      	add	sp, #8
 80080fa:	bd70      	pop	{r4, r5, r6, pc}
 80080fc:	ab01      	add	r3, sp, #4
 80080fe:	466a      	mov	r2, sp
 8008100:	f7ff ffc8 	bl	8008094 <__swhatbuf_r>
 8008104:	9900      	ldr	r1, [sp, #0]
 8008106:	4605      	mov	r5, r0
 8008108:	4630      	mov	r0, r6
 800810a:	f7fe faad 	bl	8006668 <_malloc_r>
 800810e:	b948      	cbnz	r0, 8008124 <__smakebuf_r+0x44>
 8008110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008114:	059a      	lsls	r2, r3, #22
 8008116:	d4ef      	bmi.n	80080f8 <__smakebuf_r+0x18>
 8008118:	f023 0303 	bic.w	r3, r3, #3
 800811c:	f043 0302 	orr.w	r3, r3, #2
 8008120:	81a3      	strh	r3, [r4, #12]
 8008122:	e7e3      	b.n	80080ec <__smakebuf_r+0xc>
 8008124:	4b0d      	ldr	r3, [pc, #52]	; (800815c <__smakebuf_r+0x7c>)
 8008126:	62b3      	str	r3, [r6, #40]	; 0x28
 8008128:	89a3      	ldrh	r3, [r4, #12]
 800812a:	6020      	str	r0, [r4, #0]
 800812c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008130:	81a3      	strh	r3, [r4, #12]
 8008132:	9b00      	ldr	r3, [sp, #0]
 8008134:	6163      	str	r3, [r4, #20]
 8008136:	9b01      	ldr	r3, [sp, #4]
 8008138:	6120      	str	r0, [r4, #16]
 800813a:	b15b      	cbz	r3, 8008154 <__smakebuf_r+0x74>
 800813c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008140:	4630      	mov	r0, r6
 8008142:	f000 f8c9 	bl	80082d8 <_isatty_r>
 8008146:	b128      	cbz	r0, 8008154 <__smakebuf_r+0x74>
 8008148:	89a3      	ldrh	r3, [r4, #12]
 800814a:	f023 0303 	bic.w	r3, r3, #3
 800814e:	f043 0301 	orr.w	r3, r3, #1
 8008152:	81a3      	strh	r3, [r4, #12]
 8008154:	89a0      	ldrh	r0, [r4, #12]
 8008156:	4305      	orrs	r5, r0
 8008158:	81a5      	strh	r5, [r4, #12]
 800815a:	e7cd      	b.n	80080f8 <__smakebuf_r+0x18>
 800815c:	08007eed 	.word	0x08007eed

08008160 <_raise_r>:
 8008160:	291f      	cmp	r1, #31
 8008162:	b538      	push	{r3, r4, r5, lr}
 8008164:	4604      	mov	r4, r0
 8008166:	460d      	mov	r5, r1
 8008168:	d904      	bls.n	8008174 <_raise_r+0x14>
 800816a:	2316      	movs	r3, #22
 800816c:	6003      	str	r3, [r0, #0]
 800816e:	f04f 30ff 	mov.w	r0, #4294967295
 8008172:	bd38      	pop	{r3, r4, r5, pc}
 8008174:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008176:	b112      	cbz	r2, 800817e <_raise_r+0x1e>
 8008178:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800817c:	b94b      	cbnz	r3, 8008192 <_raise_r+0x32>
 800817e:	4620      	mov	r0, r4
 8008180:	f000 f830 	bl	80081e4 <_getpid_r>
 8008184:	462a      	mov	r2, r5
 8008186:	4601      	mov	r1, r0
 8008188:	4620      	mov	r0, r4
 800818a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800818e:	f000 b817 	b.w	80081c0 <_kill_r>
 8008192:	2b01      	cmp	r3, #1
 8008194:	d00a      	beq.n	80081ac <_raise_r+0x4c>
 8008196:	1c59      	adds	r1, r3, #1
 8008198:	d103      	bne.n	80081a2 <_raise_r+0x42>
 800819a:	2316      	movs	r3, #22
 800819c:	6003      	str	r3, [r0, #0]
 800819e:	2001      	movs	r0, #1
 80081a0:	e7e7      	b.n	8008172 <_raise_r+0x12>
 80081a2:	2400      	movs	r4, #0
 80081a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80081a8:	4628      	mov	r0, r5
 80081aa:	4798      	blx	r3
 80081ac:	2000      	movs	r0, #0
 80081ae:	e7e0      	b.n	8008172 <_raise_r+0x12>

080081b0 <raise>:
 80081b0:	4b02      	ldr	r3, [pc, #8]	; (80081bc <raise+0xc>)
 80081b2:	4601      	mov	r1, r0
 80081b4:	6818      	ldr	r0, [r3, #0]
 80081b6:	f7ff bfd3 	b.w	8008160 <_raise_r>
 80081ba:	bf00      	nop
 80081bc:	2000001c 	.word	0x2000001c

080081c0 <_kill_r>:
 80081c0:	b538      	push	{r3, r4, r5, lr}
 80081c2:	4d07      	ldr	r5, [pc, #28]	; (80081e0 <_kill_r+0x20>)
 80081c4:	2300      	movs	r3, #0
 80081c6:	4604      	mov	r4, r0
 80081c8:	4608      	mov	r0, r1
 80081ca:	4611      	mov	r1, r2
 80081cc:	602b      	str	r3, [r5, #0]
 80081ce:	f7f9 fbf5 	bl	80019bc <_kill>
 80081d2:	1c43      	adds	r3, r0, #1
 80081d4:	d102      	bne.n	80081dc <_kill_r+0x1c>
 80081d6:	682b      	ldr	r3, [r5, #0]
 80081d8:	b103      	cbz	r3, 80081dc <_kill_r+0x1c>
 80081da:	6023      	str	r3, [r4, #0]
 80081dc:	bd38      	pop	{r3, r4, r5, pc}
 80081de:	bf00      	nop
 80081e0:	20000200 	.word	0x20000200

080081e4 <_getpid_r>:
 80081e4:	f7f9 bbe2 	b.w	80019ac <_getpid>

080081e8 <__sread>:
 80081e8:	b510      	push	{r4, lr}
 80081ea:	460c      	mov	r4, r1
 80081ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081f0:	f000 f894 	bl	800831c <_read_r>
 80081f4:	2800      	cmp	r0, #0
 80081f6:	bfab      	itete	ge
 80081f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80081fa:	89a3      	ldrhlt	r3, [r4, #12]
 80081fc:	181b      	addge	r3, r3, r0
 80081fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008202:	bfac      	ite	ge
 8008204:	6563      	strge	r3, [r4, #84]	; 0x54
 8008206:	81a3      	strhlt	r3, [r4, #12]
 8008208:	bd10      	pop	{r4, pc}

0800820a <__swrite>:
 800820a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800820e:	461f      	mov	r7, r3
 8008210:	898b      	ldrh	r3, [r1, #12]
 8008212:	05db      	lsls	r3, r3, #23
 8008214:	4605      	mov	r5, r0
 8008216:	460c      	mov	r4, r1
 8008218:	4616      	mov	r6, r2
 800821a:	d505      	bpl.n	8008228 <__swrite+0x1e>
 800821c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008220:	2302      	movs	r3, #2
 8008222:	2200      	movs	r2, #0
 8008224:	f000 f868 	bl	80082f8 <_lseek_r>
 8008228:	89a3      	ldrh	r3, [r4, #12]
 800822a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800822e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008232:	81a3      	strh	r3, [r4, #12]
 8008234:	4632      	mov	r2, r6
 8008236:	463b      	mov	r3, r7
 8008238:	4628      	mov	r0, r5
 800823a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800823e:	f000 b817 	b.w	8008270 <_write_r>

08008242 <__sseek>:
 8008242:	b510      	push	{r4, lr}
 8008244:	460c      	mov	r4, r1
 8008246:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800824a:	f000 f855 	bl	80082f8 <_lseek_r>
 800824e:	1c43      	adds	r3, r0, #1
 8008250:	89a3      	ldrh	r3, [r4, #12]
 8008252:	bf15      	itete	ne
 8008254:	6560      	strne	r0, [r4, #84]	; 0x54
 8008256:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800825a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800825e:	81a3      	strheq	r3, [r4, #12]
 8008260:	bf18      	it	ne
 8008262:	81a3      	strhne	r3, [r4, #12]
 8008264:	bd10      	pop	{r4, pc}

08008266 <__sclose>:
 8008266:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800826a:	f000 b813 	b.w	8008294 <_close_r>
	...

08008270 <_write_r>:
 8008270:	b538      	push	{r3, r4, r5, lr}
 8008272:	4d07      	ldr	r5, [pc, #28]	; (8008290 <_write_r+0x20>)
 8008274:	4604      	mov	r4, r0
 8008276:	4608      	mov	r0, r1
 8008278:	4611      	mov	r1, r2
 800827a:	2200      	movs	r2, #0
 800827c:	602a      	str	r2, [r5, #0]
 800827e:	461a      	mov	r2, r3
 8008280:	f7f9 fbd3 	bl	8001a2a <_write>
 8008284:	1c43      	adds	r3, r0, #1
 8008286:	d102      	bne.n	800828e <_write_r+0x1e>
 8008288:	682b      	ldr	r3, [r5, #0]
 800828a:	b103      	cbz	r3, 800828e <_write_r+0x1e>
 800828c:	6023      	str	r3, [r4, #0]
 800828e:	bd38      	pop	{r3, r4, r5, pc}
 8008290:	20000200 	.word	0x20000200

08008294 <_close_r>:
 8008294:	b538      	push	{r3, r4, r5, lr}
 8008296:	4d06      	ldr	r5, [pc, #24]	; (80082b0 <_close_r+0x1c>)
 8008298:	2300      	movs	r3, #0
 800829a:	4604      	mov	r4, r0
 800829c:	4608      	mov	r0, r1
 800829e:	602b      	str	r3, [r5, #0]
 80082a0:	f7f9 fbdf 	bl	8001a62 <_close>
 80082a4:	1c43      	adds	r3, r0, #1
 80082a6:	d102      	bne.n	80082ae <_close_r+0x1a>
 80082a8:	682b      	ldr	r3, [r5, #0]
 80082aa:	b103      	cbz	r3, 80082ae <_close_r+0x1a>
 80082ac:	6023      	str	r3, [r4, #0]
 80082ae:	bd38      	pop	{r3, r4, r5, pc}
 80082b0:	20000200 	.word	0x20000200

080082b4 <_fstat_r>:
 80082b4:	b538      	push	{r3, r4, r5, lr}
 80082b6:	4d07      	ldr	r5, [pc, #28]	; (80082d4 <_fstat_r+0x20>)
 80082b8:	2300      	movs	r3, #0
 80082ba:	4604      	mov	r4, r0
 80082bc:	4608      	mov	r0, r1
 80082be:	4611      	mov	r1, r2
 80082c0:	602b      	str	r3, [r5, #0]
 80082c2:	f7f9 fbda 	bl	8001a7a <_fstat>
 80082c6:	1c43      	adds	r3, r0, #1
 80082c8:	d102      	bne.n	80082d0 <_fstat_r+0x1c>
 80082ca:	682b      	ldr	r3, [r5, #0]
 80082cc:	b103      	cbz	r3, 80082d0 <_fstat_r+0x1c>
 80082ce:	6023      	str	r3, [r4, #0]
 80082d0:	bd38      	pop	{r3, r4, r5, pc}
 80082d2:	bf00      	nop
 80082d4:	20000200 	.word	0x20000200

080082d8 <_isatty_r>:
 80082d8:	b538      	push	{r3, r4, r5, lr}
 80082da:	4d06      	ldr	r5, [pc, #24]	; (80082f4 <_isatty_r+0x1c>)
 80082dc:	2300      	movs	r3, #0
 80082de:	4604      	mov	r4, r0
 80082e0:	4608      	mov	r0, r1
 80082e2:	602b      	str	r3, [r5, #0]
 80082e4:	f7f9 fbd9 	bl	8001a9a <_isatty>
 80082e8:	1c43      	adds	r3, r0, #1
 80082ea:	d102      	bne.n	80082f2 <_isatty_r+0x1a>
 80082ec:	682b      	ldr	r3, [r5, #0]
 80082ee:	b103      	cbz	r3, 80082f2 <_isatty_r+0x1a>
 80082f0:	6023      	str	r3, [r4, #0]
 80082f2:	bd38      	pop	{r3, r4, r5, pc}
 80082f4:	20000200 	.word	0x20000200

080082f8 <_lseek_r>:
 80082f8:	b538      	push	{r3, r4, r5, lr}
 80082fa:	4d07      	ldr	r5, [pc, #28]	; (8008318 <_lseek_r+0x20>)
 80082fc:	4604      	mov	r4, r0
 80082fe:	4608      	mov	r0, r1
 8008300:	4611      	mov	r1, r2
 8008302:	2200      	movs	r2, #0
 8008304:	602a      	str	r2, [r5, #0]
 8008306:	461a      	mov	r2, r3
 8008308:	f7f9 fbd2 	bl	8001ab0 <_lseek>
 800830c:	1c43      	adds	r3, r0, #1
 800830e:	d102      	bne.n	8008316 <_lseek_r+0x1e>
 8008310:	682b      	ldr	r3, [r5, #0]
 8008312:	b103      	cbz	r3, 8008316 <_lseek_r+0x1e>
 8008314:	6023      	str	r3, [r4, #0]
 8008316:	bd38      	pop	{r3, r4, r5, pc}
 8008318:	20000200 	.word	0x20000200

0800831c <_read_r>:
 800831c:	b538      	push	{r3, r4, r5, lr}
 800831e:	4d07      	ldr	r5, [pc, #28]	; (800833c <_read_r+0x20>)
 8008320:	4604      	mov	r4, r0
 8008322:	4608      	mov	r0, r1
 8008324:	4611      	mov	r1, r2
 8008326:	2200      	movs	r2, #0
 8008328:	602a      	str	r2, [r5, #0]
 800832a:	461a      	mov	r2, r3
 800832c:	f7f9 fb60 	bl	80019f0 <_read>
 8008330:	1c43      	adds	r3, r0, #1
 8008332:	d102      	bne.n	800833a <_read_r+0x1e>
 8008334:	682b      	ldr	r3, [r5, #0]
 8008336:	b103      	cbz	r3, 800833a <_read_r+0x1e>
 8008338:	6023      	str	r3, [r4, #0]
 800833a:	bd38      	pop	{r3, r4, r5, pc}
 800833c:	20000200 	.word	0x20000200

08008340 <_init>:
 8008340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008342:	bf00      	nop
 8008344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008346:	bc08      	pop	{r3}
 8008348:	469e      	mov	lr, r3
 800834a:	4770      	bx	lr

0800834c <_fini>:
 800834c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800834e:	bf00      	nop
 8008350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008352:	bc08      	pop	{r3}
 8008354:	469e      	mov	lr, r3
 8008356:	4770      	bx	lr
