#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  5 11:44:43 2022
# Process ID: 16600
# Current directory: C:/Users/enicolai/Desktop
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16464
# Log file: C:/Users/enicolai/Desktop/vivado.log
# Journal file: C:/Users/enicolai/Desktop\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Bulls/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-22264-MSI/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 802.930 ; gain = 213.375
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu May  5 11:49:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 11:49:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May  5 11:50:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAA52A
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu May  5 11:55:53 2022] Launched synth_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 11:55:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May  5 11:58:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAA52A
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1
[Thu May  5 12:03:31 2022] Launched synth_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 12:03:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 12:05:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2271.551 ; gain = 227.988
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1
[Thu May  5 12:30:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 12:30:39 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 12:32:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1
[Thu May  5 12:35:04 2022] Launched synth_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 12:35:04 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 12:37:04 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
close_hw
reset_run synth_1
launch_runs impl_1
[Thu May  5 12:40:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 12:40:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 12:41:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAA52A
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 12:48:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 12:48:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 12:56:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 12:56:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 13:02:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 13:02:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 13:13:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 13:13:15 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2988.207 ; gain = 0.000
open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2988.207 ; gain = 676.523
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1
[Thu May  5 13:17:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 13:17:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu May  5 13:19:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 13:19:39 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3001.465 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3001.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream
[Thu May  5 13:21:39 2022] Launched impl_1...
Run output will be captured here: C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAA52A
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAA52A
close_hw
archive_project C:/Users/enicolai/Desktop/Lab_5_at_home.xpr/Lab_5_at_lab.xpr.zip -temp_dir C:/Users/enicolai/Desktop/.Xil/Vivado-16600-BELSPC0006 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/enicolai/Desktop/.Xil/Vivado-16600-BELSPC0006' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
