

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Mon Aug 16 14:12:39 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        voicerec
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     8.658|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  22530|  3301122|  22530|  3301122|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+---------+-----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+-------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |   3072|     3840|  12 ~ 15  |          -|          -|   256|    no    |
        | + Loop 1.1  |      8|        8|          1|          1|          1|     8|    yes   |
        |- Loop 2     |  19456|  3297280| 19 ~ 3220 |          -|          -|  1024|    no    |
        | + Loop 2.1  |   3200|     3200|         26|         25|          1|   128|    yes   |
        +-------------+-------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 25, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 7 }
  Pipeline-1 : II = 25, D = 26, States = { 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3 & tmp)
	6  / (!exitcond3 & !tmp)
	9  / (exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (exitcond2)
	7  / (!exitcond2)
8 --> 
	2  / true
9 --> 
	10  / (!exitcond_flatten)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	52  / (!tmp_64)
	26  / (tmp_64)
26 --> 
	52  / (exitcond)
	27  / (!exitcond)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	26  / true
52 --> 
	53  / true
53 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)" [voicerec/voicerec.cpp:93]   --->   Operation 54 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.66ns)   --->   "br label %1" [voicerec/voicerec.cpp:94]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%k = phi i9 [ 0, %0 ], [ %k_3, %5 ]"   --->   Operation 56 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%j = phi i32 [ 0, %0 ], [ %j_4, %5 ]"   --->   Operation 57 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%exitcond3 = icmp eq i9 %k, -256" [voicerec/voicerec.cpp:94]   --->   Operation 58 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.11ns)   --->   "%k_3 = add i9 %k, 1" [voicerec/voicerec.cpp:94]   --->   Operation 60 'add' 'k_3' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader.preheader, label %2" [voicerec/voicerec.cpp:94]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%k_cast3 = zext i9 %k to i32" [voicerec/voicerec.cpp:94]   --->   Operation 62 'zext' 'k_cast3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.43ns)   --->   "%tmp = icmp slt i32 %k_cast3, %j" [voicerec/voicerec.cpp:96]   --->   Operation 63 'icmp' 'tmp' <Predicate = (!exitcond3)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %._crit_edge" [voicerec/voicerec.cpp:96]   --->   Operation 64 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i0 = shl i9 %k, 1" [voicerec/voicerec.cpp:98]   --->   Operation 65 'shl' 'i0' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_53 = zext i9 %i0 to i64" [voicerec/voicerec.cpp:100]   --->   Operation 66 'zext' 'tmp_53' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [512 x float]* %c, i64 0, i64 %tmp_53" [voicerec/voicerec.cpp:100]   --->   Operation 67 'getelementptr' 'c_addr' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%dr = load float* %c_addr, align 4" [voicerec/voicerec.cpp:100]   --->   Operation 68 'load' 'dr' <Predicate = (!exitcond3 & tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_54 = or i9 %i0, 1" [voicerec/voicerec.cpp:101]   --->   Operation 69 'or' 'tmp_54' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_55 = zext i9 %tmp_54 to i64" [voicerec/voicerec.cpp:101]   --->   Operation 70 'zext' 'tmp_55' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%c_addr_4 = getelementptr [512 x float]* %c, i64 0, i64 %tmp_55" [voicerec/voicerec.cpp:101]   --->   Operation 71 'getelementptr' 'c_addr_4' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%di = load float* %c_addr_4, align 4" [voicerec/voicerec.cpp:101]   --->   Operation 72 'load' 'di' <Predicate = (!exitcond3 & tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 73 [1/1] (1.66ns)   --->   "br label %.preheader4.preheader" [voicerec/voicerec.cpp:123]   --->   Operation 73 'br' <Predicate = (exitcond3)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%i1 = shl i32 %j, 1" [voicerec/voicerec.cpp:99]   --->   Operation 74 'shl' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (3.25ns)   --->   "%dr = load float* %c_addr, align 4" [voicerec/voicerec.cpp:100]   --->   Operation 75 'load' 'dr' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 76 [1/2] (3.25ns)   --->   "%di = load float* %c_addr_4, align 4" [voicerec/voicerec.cpp:101]   --->   Operation 76 'load' 'di' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_56 = sext i32 %i1 to i64" [voicerec/voicerec.cpp:102]   --->   Operation 77 'sext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%c_addr_5 = getelementptr [512 x float]* %c, i64 0, i64 %tmp_56" [voicerec/voicerec.cpp:102]   --->   Operation 78 'getelementptr' 'c_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%c_load = load float* %c_addr_5, align 4" [voicerec/voicerec.cpp:102]   --->   Operation 79 'load' 'c_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_57 = or i32 %i1, 1" [voicerec/voicerec.cpp:103]   --->   Operation 80 'or' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_58 = sext i32 %tmp_57 to i64" [voicerec/voicerec.cpp:103]   --->   Operation 81 'sext' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%c_addr_6 = getelementptr [512 x float]* %c, i64 0, i64 %tmp_58" [voicerec/voicerec.cpp:103]   --->   Operation 82 'getelementptr' 'c_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%c_load_2 = load float* %c_addr_6, align 4" [voicerec/voicerec.cpp:103]   --->   Operation 83 'load' 'c_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%c_load = load float* %c_addr_5, align 4" [voicerec/voicerec.cpp:102]   --->   Operation 84 'load' 'c_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%c_load_2 = load float* %c_addr_6, align 4" [voicerec/voicerec.cpp:103]   --->   Operation 85 'load' 'c_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 86 [1/1] (3.25ns)   --->   "store float %c_load, float* %c_addr, align 4" [voicerec/voicerec.cpp:102]   --->   Operation 86 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 87 [1/1] (3.25ns)   --->   "store float %c_load_2, float* %c_addr_4, align 4" [voicerec/voicerec.cpp:103]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 88 [1/1] (3.25ns)   --->   "store float %dr, float* %c_addr_5, align 4" [voicerec/voicerec.cpp:104]   --->   Operation 88 'store' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 89 [1/1] (3.25ns)   --->   "store float %di, float* %c_addr_6, align 4" [voicerec/voicerec.cpp:105]   --->   Operation 89 'store' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %._crit_edge" [voicerec/voicerec.cpp:106]   --->   Operation 90 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.66ns)   --->   "br label %4" [voicerec/voicerec.cpp:108]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.66>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%q = phi i4 [ 0, %._crit_edge ], [ %q_1, %_ifconv ]"   --->   Operation 92 'phi' 'q' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%j_1 = phi i32 [ %j, %._crit_edge ], [ %j_2, %_ifconv ]"   --->   Operation 93 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%n3 = phi i32 [ 128, %._crit_edge ], [ %n_1, %_ifconv ]"   --->   Operation 94 'phi' 'n3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.44ns)   --->   "%exitcond2 = icmp eq i4 %q, -8" [voicerec/voicerec.cpp:108]   --->   Operation 95 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 96 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.77ns)   --->   "%q_1 = add i4 %q, 1" [voicerec/voicerec.cpp:108]   --->   Operation 97 'add' 'q_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %5, label %_ifconv" [voicerec/voicerec.cpp:108]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [voicerec/voicerec.cpp:108]   --->   Operation 99 'specregionbegin' 'tmp_63' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [voicerec/voicerec.cpp:109]   --->   Operation 100 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (2.43ns)   --->   "%slt = icmp slt i32 %j_1, %n3" [voicerec/voicerec.cpp:110]   --->   Operation 101 'icmp' 'slt' <Predicate = (!exitcond2)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%rev = xor i1 %slt, true" [voicerec/voicerec.cpp:110]   --->   Operation 102 'xor' 'rev' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_65 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %n3, i32 1, i32 31)" [voicerec/voicerec.cpp:110]   --->   Operation 103 'partselect' 'tmp_65' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (2.43ns)   --->   "%icmp = icmp sgt i31 %tmp_65, 0" [voicerec/voicerec.cpp:110]   --->   Operation 104 'icmp' 'icmp' <Predicate = (!exitcond2)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = and i1 %rev, %icmp" [voicerec/voicerec.cpp:110]   --->   Operation 105 'and' 'or_cond' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (2.70ns)   --->   "%j_6 = sub nsw i32 %j_1, %n3" [voicerec/voicerec.cpp:111]   --->   Operation 106 'sub' 'j_6' <Predicate = (!exitcond2)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_66 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %n3, i32 1, i32 31)" [voicerec/voicerec.cpp:112]   --->   Operation 107 'partselect' 'tmp_66' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%n_3 = zext i31 %tmp_66 to i32" [voicerec/voicerec.cpp:112]   --->   Operation 108 'zext' 'n_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.79ns)   --->   "%j_2 = select i1 %or_cond, i32 %j_6, i32 %j_1" [voicerec/voicerec.cpp:110]   --->   Operation 109 'select' 'j_2' <Predicate = (!exitcond2)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.79ns)   --->   "%n_1 = select i1 %or_cond, i32 %n_3, i32 %n3" [voicerec/voicerec.cpp:110]   --->   Operation 110 'select' 'n_1' <Predicate = (!exitcond2)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_63)" [voicerec/voicerec.cpp:114]   --->   Operation 111 'specregionend' 'empty_44' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "br label %4" [voicerec/voicerec.cpp:108]   --->   Operation 112 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.70>
ST_8 : Operation 113 [1/1] (2.70ns)   --->   "%j_4 = add nsw i32 %j_1, %n3" [voicerec/voicerec.cpp:115]   --->   Operation 113 'add' 'j_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br label %1" [voicerec/voicerec.cpp:94]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 2.12>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ %indvar_flatten_next, %._crit_edge6 ], [ 0, %.preheader4.preheader.preheader ]"   --->   Operation 115 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%n_2 = phi i32 [ %wr_mid2_v_v, %._crit_edge6 ], [ 2, %.preheader4.preheader.preheader ]" [voicerec/voicerec.cpp:121]   --->   Operation 116 'phi' 'n_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%j_3 = phi i8 [ %j_5, %._crit_edge6 ], [ 0, %.preheader4.preheader.preheader ]"   --->   Operation 117 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%cp_rec = phi i39 [ %cp_addr_rec, %._crit_edge6 ], [ 0, %.preheader4.preheader.preheader ]" [voicerec/voicerec.cpp:152]   --->   Operation 118 'phi' 'cp_rec' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i32 %n_2 to i31" [voicerec/voicerec.cpp:121]   --->   Operation 119 'trunc' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%n = shl i32 %n_2, 1" [voicerec/voicerec.cpp:152]   --->   Operation 120 'shl' 'n' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (1.81ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -1024"   --->   Operation 121 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (2.12ns)   --->   "%indvar_flatten_next = add i11 1, %indvar_flatten"   --->   Operation 122 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %8, label %.preheader4.loopexit"   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.47ns)   --->   "%exitcond1 = icmp eq i8 %j_3, -128" [voicerec/voicerec.cpp:126]   --->   Operation 124 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_s)" [voicerec/voicerec.cpp:156]   --->   Operation 125 'specregionend' 'empty_47' <Predicate = (exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "ret void" [voicerec/voicerec.cpp:157]   --->   Operation 126 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 4.94>
ST_10 : Operation 127 [1/1] (0.79ns)   --->   "%wr_mid2_v_v = select i1 %exitcond1, i32 %n, i32 %n_2" [voicerec/voicerec.cpp:121]   --->   Operation 127 'select' 'wr_mid2_v_v' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 128 [15/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 128 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_59 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %n_2, i32 1, i32 31)" [voicerec/voicerec.cpp:125]   --->   Operation 129 'partselect' 'tmp_59' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.94ns)   --->   "%tmp_60 = select i1 %exitcond1, i31 %tmp_48, i31 %tmp_59" [voicerec/voicerec.cpp:125]   --->   Operation 130 'select' 'tmp_60' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%tmp_52 = shl i32 %n_2, 2" [voicerec/voicerec.cpp:152]   --->   Operation 131 'shl' 'tmp_52' <Predicate = (exitcond1)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.79ns) (out node of the LUT)   --->   "%n_mid2 = select i1 %exitcond1, i32 %tmp_52, i32 %n" [voicerec/voicerec.cpp:152]   --->   Operation 132 'select' 'n_mid2' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i32 %wr_mid2_v_v to i11" [voicerec/voicerec.cpp:121]   --->   Operation 133 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 4.14>
ST_11 : Operation 134 [14/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 134 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 4.14>
ST_12 : Operation 135 [13/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 135 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 4.14>
ST_13 : Operation 136 [12/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 136 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 4.14>
ST_14 : Operation 137 [11/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 137 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 4.14>
ST_15 : Operation 138 [10/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 138 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 4.14>
ST_16 : Operation 139 [9/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 139 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 4.14>
ST_17 : Operation 140 [8/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 140 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 4.14>
ST_18 : Operation 141 [7/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 141 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 4.14>
ST_19 : Operation 142 [6/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 142 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 4.14>
ST_20 : Operation 143 [5/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 143 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 4.14>
ST_21 : Operation 144 [4/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 144 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 4.14>
ST_22 : Operation 145 [3/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 145 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 4.14>
ST_23 : Operation 146 [1/1] (2.70ns)   --->   "%wr_mid2_v = add i32 -1, %wr_mid2_v_v" [voicerec/voicerec.cpp:121]   --->   Operation 146 'add' 'wr_mid2_v' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 147 [2/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 147 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 4.14>
ST_24 : Operation 148 [1/1] (1.04ns)   --->   "%j_3_mid2 = select i1 %exitcond1, i8 0, i8 %j_3" [voicerec/voicerec.cpp:126]   --->   Operation 148 'select' 'j_3_mid2' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%wr_mid2 = sext i32 %wr_mid2_v to i64" [voicerec/voicerec.cpp:121]   --->   Operation 149 'sext' 'wr_mid2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%cosVec_addr = getelementptr [256 x float]* @cosVec, i64 0, i64 %wr_mid2" [voicerec/voicerec.cpp:121]   --->   Operation 150 'getelementptr' 'cosVec_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 151 [2/2] (3.25ns)   --->   "%cosVec_load = load float* %cosVec_addr, align 4" [voicerec/voicerec.cpp:121]   --->   Operation 151 'load' 'cosVec_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%sinVec_addr = getelementptr [256 x float]* @sinVec, i64 0, i64 %wr_mid2" [voicerec/voicerec.cpp:122]   --->   Operation 152 'getelementptr' 'sinVec_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 153 [2/2] (3.25ns)   --->   "%sinVec_load = load float* %sinVec_addr, align 4" [voicerec/voicerec.cpp:122]   --->   Operation 153 'load' 'sinVec_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_24 : Operation 154 [1/15] (4.14ns)   --->   "%nb_mid2 = sdiv i32 256, %wr_mid2_v_v" [voicerec/voicerec.cpp:124]   --->   Operation 154 'sdiv' 'nb_mid2' <Predicate = true> <Delay = 4.14> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 32> <Delay = 4.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 18> <Delay = 4.10>
ST_25 : Operation 155 [1/1] (1.03ns)   --->   "%cp_rec_mid2 = select i1 %exitcond1, i39 0, i39 %cp_rec" [voicerec/voicerec.cpp:126]   --->   Operation 155 'select' 'cp_rec_mid2' <Predicate = true> <Delay = 1.03> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 156 [1/2] (3.25ns)   --->   "%cosVec_load = load float* %cosVec_addr, align 4" [voicerec/voicerec.cpp:121]   --->   Operation 156 'load' 'cosVec_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_25 : Operation 157 [1/2] (3.25ns)   --->   "%sinVec_load = load float* %sinVec_addr, align 4" [voicerec/voicerec.cpp:122]   --->   Operation 157 'load' 'sinVec_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%j_3_cast2 = zext i8 %j_3_mid2 to i32" [voicerec/voicerec.cpp:126]   --->   Operation 158 'zext' 'j_3_cast2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i39 %cp_rec_mid2 to i11" [voicerec/voicerec.cpp:126]   --->   Operation 159 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (2.43ns)   --->   "%tmp_64 = icmp slt i32 %j_3_cast2, %nb_mid2" [voicerec/voicerec.cpp:128]   --->   Operation 160 'icmp' 'tmp_64' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 161 [1/1] (1.66ns)   --->   "br i1 %tmp_64, label %.preheader.preheader, label %._crit_edge6" [voicerec/voicerec.cpp:128]   --->   Operation 161 'br' <Predicate = true> <Delay = 1.66>
ST_25 : Operation 162 [1/1] (1.66ns)   --->   "br label %.preheader" [voicerec/voicerec.cpp:131]   --->   Operation 162 'br' <Predicate = (tmp_64)> <Delay = 1.66>

State 26 <SV = 19> <Delay = 4.34>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%d = phi float [ %wrk_1, %._crit_edge7 ], [ 1.000000e+00, %.preheader.preheader ]" [voicerec/voicerec.cpp:148]   --->   Operation 163 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%wik = phi float [ %wik_1, %._crit_edge7 ], [ 0.000000e+00, %.preheader.preheader ]" [voicerec/voicerec.cpp:149]   --->   Operation 164 'phi' 'wik' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%k_1 = phi i8 [ %k_4, %._crit_edge7 ], [ 0, %.preheader.preheader ]"   --->   Operation 165 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (1.47ns)   --->   "%exitcond = icmp eq i8 %k_1, -128" [voicerec/voicerec.cpp:131]   --->   Operation 166 'icmp' 'exitcond' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 167 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (2.11ns)   --->   "%k_4 = add i8 %k_1, 1" [voicerec/voicerec.cpp:131]   --->   Operation 168 'add' 'k_4' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge6.loopexit, label %6" [voicerec/voicerec.cpp:131]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%k_1_cast1 = zext i8 %k_1 to i31" [voicerec/voicerec.cpp:131]   --->   Operation 170 'zext' 'k_1_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [voicerec/voicerec.cpp:132]   --->   Operation 171 'specregionbegin' 'tmp_67' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [voicerec/voicerec.cpp:133]   --->   Operation 172 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (2.43ns)   --->   "%tmp_68 = icmp slt i31 %k_1_cast1, %tmp_60" [voicerec/voicerec.cpp:134]   --->   Operation 173 'icmp' 'tmp_68' <Predicate = (!exitcond)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 174 [1/1] (1.66ns)   --->   "br i1 %tmp_68, label %7, label %._crit_edge7" [voicerec/voicerec.cpp:134]   --->   Operation 174 'br' <Predicate = (!exitcond)> <Delay = 1.66>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%i0_1 = shl i8 %k_1, 1" [voicerec/voicerec.cpp:135]   --->   Operation 175 'shl' 'i0_1' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_39 = zext i8 %i0_1 to i11" [voicerec/voicerec.cpp:135]   --->   Operation 176 'zext' 'tmp_39' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 177 [1/1] (2.12ns)   --->   "%cp_sum = add i11 %tmp_39, %tmp_62" [voicerec/voicerec.cpp:137]   --->   Operation 177 'add' 'cp_sum' <Predicate = (!exitcond & tmp_68)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%cp_sum_cast = zext i11 %cp_sum to i64" [voicerec/voicerec.cpp:137]   --->   Operation 178 'zext' 'cp_sum_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%c_addr_7 = getelementptr [512 x float]* %c, i64 0, i64 %cp_sum_cast" [voicerec/voicerec.cpp:137]   --->   Operation 179 'getelementptr' 'c_addr_7' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node cp_sum9)   --->   "%tmp_69 = or i8 %i0_1, 1" [voicerec/voicerec.cpp:138]   --->   Operation 180 'or' 'tmp_69' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node cp_sum9)   --->   "%tmp_75_cast = zext i8 %tmp_69 to i11" [voicerec/voicerec.cpp:138]   --->   Operation 181 'zext' 'tmp_75_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 182 [1/1] (2.12ns) (out node of the LUT)   --->   "%cp_sum9 = add i11 %tmp_75_cast, %tmp_62" [voicerec/voicerec.cpp:138]   --->   Operation 182 'add' 'cp_sum9' <Predicate = (!exitcond & tmp_68)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 183 [1/1] (0.00ns)   --->   "%cp_sum9_cast = zext i11 %cp_sum9 to i64" [voicerec/voicerec.cpp:138]   --->   Operation 183 'zext' 'cp_sum9_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%c_addr_8 = getelementptr [512 x float]* %c, i64 0, i64 %cp_sum9_cast" [voicerec/voicerec.cpp:138]   --->   Operation 184 'getelementptr' 'c_addr_8' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (2.12ns)   --->   "%tmp_76_cast = add i11 %tmp_61, %tmp_39" [voicerec/voicerec.cpp:139]   --->   Operation 185 'add' 'tmp_76_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 186 [1/1] (2.12ns)   --->   "%cp_sum1 = add i11 %tmp_76_cast, %tmp_62" [voicerec/voicerec.cpp:139]   --->   Operation 186 'add' 'cp_sum1' <Predicate = (!exitcond & tmp_68)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%cp_sum1_cast = zext i11 %cp_sum1 to i64" [voicerec/voicerec.cpp:139]   --->   Operation 187 'zext' 'cp_sum1_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%c_addr_9 = getelementptr [512 x float]* %c, i64 0, i64 %cp_sum1_cast" [voicerec/voicerec.cpp:139]   --->   Operation 188 'getelementptr' 'c_addr_9' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node cp_sum2)   --->   "%tmp_78_cast = or i11 %tmp_76_cast, 1" [voicerec/voicerec.cpp:140]   --->   Operation 189 'or' 'tmp_78_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (2.12ns) (out node of the LUT)   --->   "%cp_sum2 = add i11 %tmp_78_cast, %tmp_62" [voicerec/voicerec.cpp:140]   --->   Operation 190 'add' 'cp_sum2' <Predicate = (!exitcond & tmp_68)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%cp_sum2_cast = zext i11 %cp_sum2 to i64" [voicerec/voicerec.cpp:140]   --->   Operation 191 'zext' 'cp_sum2_cast' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%c_addr_10 = getelementptr [512 x float]* %c, i64 0, i64 %cp_sum2_cast" [voicerec/voicerec.cpp:140]   --->   Operation 192 'getelementptr' 'c_addr_10' <Predicate = (!exitcond & tmp_68)> <Delay = 0.00>
ST_26 : Operation 193 [5/5] (4.34ns)   --->   "%tmp_78 = fmul float %cosVec_load, %d" [voicerec/voicerec.cpp:148]   --->   Operation 193 'fmul' 'tmp_78' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 194 [5/5] (4.34ns)   --->   "%tmp_79 = fmul float %sinVec_load, %wik" [voicerec/voicerec.cpp:148]   --->   Operation 194 'fmul' 'tmp_79' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 195 [5/5] (4.34ns)   --->   "%tmp_80 = fmul float %cosVec_load, %wik" [voicerec/voicerec.cpp:149]   --->   Operation 195 'fmul' 'tmp_80' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 196 [5/5] (4.34ns)   --->   "%tmp_81 = fmul float %sinVec_load, %d" [voicerec/voicerec.cpp:149]   --->   Operation 196 'fmul' 'tmp_81' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 20> <Delay = 4.34>
ST_27 : Operation 197 [2/2] (3.25ns)   --->   "%d1r = load float* %c_addr_9, align 4" [voicerec/voicerec.cpp:139]   --->   Operation 197 'load' 'd1r' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 198 [2/2] (3.25ns)   --->   "%d1i = load float* %c_addr_10, align 4" [voicerec/voicerec.cpp:140]   --->   Operation 198 'load' 'd1i' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 199 [4/5] (4.34ns)   --->   "%tmp_78 = fmul float %cosVec_load, %d" [voicerec/voicerec.cpp:148]   --->   Operation 199 'fmul' 'tmp_78' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 200 [4/5] (4.34ns)   --->   "%tmp_79 = fmul float %sinVec_load, %wik" [voicerec/voicerec.cpp:148]   --->   Operation 200 'fmul' 'tmp_79' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 201 [4/5] (4.34ns)   --->   "%tmp_80 = fmul float %cosVec_load, %wik" [voicerec/voicerec.cpp:149]   --->   Operation 201 'fmul' 'tmp_80' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 202 [4/5] (4.34ns)   --->   "%tmp_81 = fmul float %sinVec_load, %d" [voicerec/voicerec.cpp:149]   --->   Operation 202 'fmul' 'tmp_81' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 21> <Delay = 7.60>
ST_28 : Operation 203 [2/2] (3.25ns)   --->   "%d0r = load float* %c_addr_7, align 4" [voicerec/voicerec.cpp:137]   --->   Operation 203 'load' 'd0r' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 204 [2/2] (3.25ns)   --->   "%d0i = load float* %c_addr_8, align 4" [voicerec/voicerec.cpp:138]   --->   Operation 204 'load' 'd0i' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 205 [1/2] (3.25ns)   --->   "%d1r = load float* %c_addr_9, align 4" [voicerec/voicerec.cpp:139]   --->   Operation 205 'load' 'd1r' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 206 [1/2] (3.25ns)   --->   "%d1i = load float* %c_addr_10, align 4" [voicerec/voicerec.cpp:140]   --->   Operation 206 'load' 'd1i' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 207 [5/5] (4.34ns)   --->   "%tmp_70 = fmul float %d, %d1r" [voicerec/voicerec.cpp:141]   --->   Operation 207 'fmul' 'tmp_70' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 208 [5/5] (4.34ns)   --->   "%tmp_71 = fmul float %wik, %d1i" [voicerec/voicerec.cpp:141]   --->   Operation 208 'fmul' 'tmp_71' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 209 [5/5] (4.34ns)   --->   "%tmp_72 = fmul float %d, %d1i" [voicerec/voicerec.cpp:142]   --->   Operation 209 'fmul' 'tmp_72' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [5/5] (4.34ns)   --->   "%tmp_73 = fmul float %wik, %d1r" [voicerec/voicerec.cpp:142]   --->   Operation 210 'fmul' 'tmp_73' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 211 [3/5] (4.34ns)   --->   "%tmp_78 = fmul float %cosVec_load, %d" [voicerec/voicerec.cpp:148]   --->   Operation 211 'fmul' 'tmp_78' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 212 [3/5] (4.34ns)   --->   "%tmp_79 = fmul float %sinVec_load, %wik" [voicerec/voicerec.cpp:148]   --->   Operation 212 'fmul' 'tmp_79' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [3/5] (4.34ns)   --->   "%tmp_80 = fmul float %cosVec_load, %wik" [voicerec/voicerec.cpp:149]   --->   Operation 213 'fmul' 'tmp_80' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 214 [3/5] (4.34ns)   --->   "%tmp_81 = fmul float %sinVec_load, %d" [voicerec/voicerec.cpp:149]   --->   Operation 214 'fmul' 'tmp_81' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 22> <Delay = 4.34>
ST_29 : Operation 215 [1/2] (3.25ns)   --->   "%d0r = load float* %c_addr_7, align 4" [voicerec/voicerec.cpp:137]   --->   Operation 215 'load' 'd0r' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 216 [1/2] (3.25ns)   --->   "%d0i = load float* %c_addr_8, align 4" [voicerec/voicerec.cpp:138]   --->   Operation 216 'load' 'd0i' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 217 [4/5] (4.34ns)   --->   "%tmp_70 = fmul float %d, %d1r" [voicerec/voicerec.cpp:141]   --->   Operation 217 'fmul' 'tmp_70' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 218 [4/5] (4.34ns)   --->   "%tmp_71 = fmul float %wik, %d1i" [voicerec/voicerec.cpp:141]   --->   Operation 218 'fmul' 'tmp_71' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 219 [4/5] (4.34ns)   --->   "%tmp_72 = fmul float %d, %d1i" [voicerec/voicerec.cpp:142]   --->   Operation 219 'fmul' 'tmp_72' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 220 [4/5] (4.34ns)   --->   "%tmp_73 = fmul float %wik, %d1r" [voicerec/voicerec.cpp:142]   --->   Operation 220 'fmul' 'tmp_73' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 221 [2/5] (4.34ns)   --->   "%tmp_78 = fmul float %cosVec_load, %d" [voicerec/voicerec.cpp:148]   --->   Operation 221 'fmul' 'tmp_78' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 222 [2/5] (4.34ns)   --->   "%tmp_79 = fmul float %sinVec_load, %wik" [voicerec/voicerec.cpp:148]   --->   Operation 222 'fmul' 'tmp_79' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 223 [2/5] (4.34ns)   --->   "%tmp_80 = fmul float %cosVec_load, %wik" [voicerec/voicerec.cpp:149]   --->   Operation 223 'fmul' 'tmp_80' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 224 [2/5] (4.34ns)   --->   "%tmp_81 = fmul float %sinVec_load, %d" [voicerec/voicerec.cpp:149]   --->   Operation 224 'fmul' 'tmp_81' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 23> <Delay = 4.34>
ST_30 : Operation 225 [3/5] (4.34ns)   --->   "%tmp_70 = fmul float %d, %d1r" [voicerec/voicerec.cpp:141]   --->   Operation 225 'fmul' 'tmp_70' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 226 [3/5] (4.34ns)   --->   "%tmp_71 = fmul float %wik, %d1i" [voicerec/voicerec.cpp:141]   --->   Operation 226 'fmul' 'tmp_71' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 227 [3/5] (4.34ns)   --->   "%tmp_72 = fmul float %d, %d1i" [voicerec/voicerec.cpp:142]   --->   Operation 227 'fmul' 'tmp_72' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 228 [3/5] (4.34ns)   --->   "%tmp_73 = fmul float %wik, %d1r" [voicerec/voicerec.cpp:142]   --->   Operation 228 'fmul' 'tmp_73' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 229 [1/5] (4.34ns)   --->   "%tmp_78 = fmul float %cosVec_load, %d" [voicerec/voicerec.cpp:148]   --->   Operation 229 'fmul' 'tmp_78' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 230 [1/5] (4.34ns)   --->   "%tmp_79 = fmul float %sinVec_load, %wik" [voicerec/voicerec.cpp:148]   --->   Operation 230 'fmul' 'tmp_79' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 231 [1/5] (4.34ns)   --->   "%tmp_80 = fmul float %cosVec_load, %wik" [voicerec/voicerec.cpp:149]   --->   Operation 231 'fmul' 'tmp_80' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 232 [1/5] (4.34ns)   --->   "%tmp_81 = fmul float %sinVec_load, %d" [voicerec/voicerec.cpp:149]   --->   Operation 232 'fmul' 'tmp_81' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 24> <Delay = 4.34>
ST_31 : Operation 233 [2/5] (4.34ns)   --->   "%tmp_70 = fmul float %d, %d1r" [voicerec/voicerec.cpp:141]   --->   Operation 233 'fmul' 'tmp_70' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 234 [2/5] (4.34ns)   --->   "%tmp_71 = fmul float %wik, %d1i" [voicerec/voicerec.cpp:141]   --->   Operation 234 'fmul' 'tmp_71' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 235 [2/5] (4.34ns)   --->   "%tmp_72 = fmul float %d, %d1i" [voicerec/voicerec.cpp:142]   --->   Operation 235 'fmul' 'tmp_72' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 236 [2/5] (4.34ns)   --->   "%tmp_73 = fmul float %wik, %d1r" [voicerec/voicerec.cpp:142]   --->   Operation 236 'fmul' 'tmp_73' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 237 [9/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 237 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 238 [9/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 238 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 25> <Delay = 8.65>
ST_32 : Operation 239 [1/5] (4.34ns)   --->   "%tmp_70 = fmul float %d, %d1r" [voicerec/voicerec.cpp:141]   --->   Operation 239 'fmul' 'tmp_70' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 240 [1/5] (4.34ns)   --->   "%tmp_71 = fmul float %wik, %d1i" [voicerec/voicerec.cpp:141]   --->   Operation 240 'fmul' 'tmp_71' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 241 [9/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 241 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 242 [1/5] (4.34ns)   --->   "%tmp_72 = fmul float %d, %d1i" [voicerec/voicerec.cpp:142]   --->   Operation 242 'fmul' 'tmp_72' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 243 [1/5] (4.34ns)   --->   "%tmp_73 = fmul float %wik, %d1r" [voicerec/voicerec.cpp:142]   --->   Operation 243 'fmul' 'tmp_73' <Predicate = (!exitcond & tmp_68)> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 244 [8/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 244 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 245 [8/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 245 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 4.31>
ST_33 : Operation 246 [8/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 246 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 247 [9/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 247 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 248 [7/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 248 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 249 [7/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 249 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 27> <Delay = 4.31>
ST_34 : Operation 250 [7/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 250 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 251 [8/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 251 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 252 [6/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 252 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 253 [6/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 253 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 4.31>
ST_35 : Operation 254 [6/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 254 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 255 [7/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 255 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 256 [5/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 256 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 257 [5/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 257 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 4.31>
ST_36 : Operation 258 [5/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 258 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 259 [6/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 259 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 260 [4/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 260 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 261 [4/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 261 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 30> <Delay = 4.31>
ST_37 : Operation 262 [4/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 262 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 263 [5/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 263 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 264 [3/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 264 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 265 [3/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 265 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 4.31>
ST_38 : Operation 266 [3/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 266 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 267 [4/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 267 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 268 [2/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 268 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 269 [2/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 269 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 4.31>
ST_39 : Operation 270 [2/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 270 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 271 [3/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 271 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 272 [1/9] (4.31ns)   --->   "%wrk = fsub float %tmp_78, %tmp_79" [voicerec/voicerec.cpp:148]   --->   Operation 272 'fsub' 'wrk' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 273 [1/9] (4.31ns)   --->   "%wik_2 = fadd float %tmp_80, %tmp_81" [voicerec/voicerec.cpp:149]   --->   Operation 273 'fadd' 'wik_2' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 33> <Delay = 8.62>
ST_40 : Operation 274 [1/9] (4.31ns)   --->   "%dr_1 = fsub float %tmp_70, %tmp_71" [voicerec/voicerec.cpp:141]   --->   Operation 274 'fsub' 'dr_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 275 [2/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 275 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 276 [9/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 276 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 277 [1/1] (1.66ns)   --->   "br label %._crit_edge7" [voicerec/voicerec.cpp:150]   --->   Operation 277 'br' <Predicate = (!exitcond & tmp_68)> <Delay = 1.66>

State 41 <SV = 34> <Delay = 8.62>
ST_41 : Operation 278 [1/9] (4.31ns)   --->   "%di_1 = fadd float %tmp_72, %tmp_73" [voicerec/voicerec.cpp:142]   --->   Operation 278 'fadd' 'di_1' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 279 [8/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 279 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 280 [9/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 280 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 281 [9/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 281 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 282 [1/1] (0.00ns)   --->   "%wrk_1 = phi float [ %wrk, %7 ], [ %d, %6 ]"   --->   Operation 282 'phi' 'wrk_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%wik_1 = phi float [ %wik_2, %7 ], [ %wik, %6 ]"   --->   Operation 283 'phi' 'wik_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_67)" [voicerec/voicerec.cpp:151]   --->   Operation 284 'specregionend' 'empty_46' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 285 [1/1] (0.00ns)   --->   "br label %.preheader" [voicerec/voicerec.cpp:131]   --->   Operation 285 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 42 <SV = 35> <Delay = 4.31>
ST_42 : Operation 286 [7/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 286 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 287 [8/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 287 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 288 [8/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 288 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 289 [9/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 289 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 36> <Delay = 4.31>
ST_43 : Operation 290 [6/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 290 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 291 [7/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 291 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 292 [7/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 292 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 293 [8/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 293 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 37> <Delay = 4.31>
ST_44 : Operation 294 [5/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 294 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 295 [6/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 295 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 296 [6/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 296 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 297 [7/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 297 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 4.31>
ST_45 : Operation 298 [4/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 298 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 299 [5/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 299 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 300 [5/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 300 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 301 [6/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 301 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 4.31>
ST_46 : Operation 302 [3/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 302 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 303 [4/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 303 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 304 [4/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 304 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 305 [5/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 305 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 4.31>
ST_47 : Operation 306 [2/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 306 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 307 [3/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 307 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 308 [3/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 308 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 309 [4/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 309 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 7.56>
ST_48 : Operation 310 [1/9] (4.31ns)   --->   "%tmp_74 = fadd float %d0r, %dr_1" [voicerec/voicerec.cpp:143]   --->   Operation 310 'fadd' 'tmp_74' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 311 [1/1] (3.25ns)   --->   "store float %tmp_74, float* %c_addr_7, align 4" [voicerec/voicerec.cpp:143]   --->   Operation 311 'store' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 312 [2/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 312 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 313 [2/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 313 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 314 [3/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 314 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 42> <Delay = 7.56>
ST_49 : Operation 315 [1/9] (4.31ns)   --->   "%tmp_75 = fadd float %d0i, %di_1" [voicerec/voicerec.cpp:144]   --->   Operation 315 'fadd' 'tmp_75' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 316 [1/1] (3.25ns)   --->   "store float %tmp_75, float* %c_addr_8, align 4" [voicerec/voicerec.cpp:144]   --->   Operation 316 'store' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 317 [1/9] (4.31ns)   --->   "%tmp_76 = fsub float %d0r, %dr_1" [voicerec/voicerec.cpp:145]   --->   Operation 317 'fsub' 'tmp_76' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 318 [2/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 318 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 43> <Delay = 4.31>
ST_50 : Operation 319 [1/1] (3.25ns)   --->   "store float %tmp_76, float* %c_addr_9, align 4" [voicerec/voicerec.cpp:145]   --->   Operation 319 'store' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 320 [1/9] (4.31ns)   --->   "%tmp_77 = fsub float %d0i, %di_1" [voicerec/voicerec.cpp:146]   --->   Operation 320 'fsub' 'tmp_77' <Predicate = (!exitcond & tmp_68)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 44> <Delay = 3.25>
ST_51 : Operation 321 [1/1] (3.25ns)   --->   "store float %tmp_77, float* %c_addr_10, align 4" [voicerec/voicerec.cpp:146]   --->   Operation 321 'store' <Predicate = (!exitcond & tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 52 <SV = 20> <Delay = 2.11>
ST_52 : Operation 322 [1/1] (1.66ns)   --->   "br label %._crit_edge6"   --->   Operation 322 'br' <Predicate = (tmp_64)> <Delay = 1.66>
ST_52 : Operation 323 [1/1] (2.11ns)   --->   "%j_5 = add i8 %j_3_mid2, 1" [voicerec/voicerec.cpp:126]   --->   Operation 323 'add' 'j_5' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 21> <Delay = 2.85>
ST_53 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node cp_addr_rec)   --->   "%cp_s = phi i32 [ 0, %.preheader4.loopexit ], [ %n_mid2, %._crit_edge6.loopexit ]" [voicerec/voicerec.cpp:152]   --->   Operation 324 'phi' 'cp_s' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node cp_addr_rec)   --->   "%cp_cast = sext i32 %cp_s to i39" [voicerec/voicerec.cpp:152]   --->   Operation 325 'sext' 'cp_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 326 [1/1] (2.85ns) (out node of the LUT)   --->   "%cp_addr_rec = add i39 %cp_cast, %cp_rec_mid2" [voicerec/voicerec.cpp:152]   --->   Operation 326 'add' 'cp_addr_rec' <Predicate = true> <Delay = 2.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 327 [1/1] (0.00ns)   --->   "br label %.preheader4.preheader" [voicerec/voicerec.cpp:126]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ cosVec]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sinVec]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_s               (specregionbegin  ) [ 001111111111111111111111111111111111111111111111111111]
StgValue_55         (br               ) [ 011111111000000000000000000000000000000000000000000000]
k                   (phi              ) [ 001000000000000000000000000000000000000000000000000000]
j                   (phi              ) [ 001111110000000000000000000000000000000000000000000000]
exitcond3           (icmp             ) [ 001111111000000000000000000000000000000000000000000000]
empty               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
k_3                 (add              ) [ 011111111000000000000000000000000000000000000000000000]
StgValue_61         (br               ) [ 000000000000000000000000000000000000000000000000000000]
k_cast3             (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp                 (icmp             ) [ 001111111000000000000000000000000000000000000000000000]
StgValue_64         (br               ) [ 000000000000000000000000000000000000000000000000000000]
i0                  (shl              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_53              (zext             ) [ 000000000000000000000000000000000000000000000000000000]
c_addr              (getelementptr    ) [ 000111000000000000000000000000000000000000000000000000]
tmp_54              (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_55              (zext             ) [ 000000000000000000000000000000000000000000000000000000]
c_addr_4            (getelementptr    ) [ 000111000000000000000000000000000000000000000000000000]
StgValue_73         (br               ) [ 001111111111111111111111111111111111111111111111111111]
i1                  (shl              ) [ 000000000000000000000000000000000000000000000000000000]
dr                  (load             ) [ 001011111000000000000000000000000000000000000000000000]
di                  (load             ) [ 001011111000000000000000000000000000000000000000000000]
tmp_56              (sext             ) [ 000000000000000000000000000000000000000000000000000000]
c_addr_5            (getelementptr    ) [ 001011111000000000000000000000000000000000000000000000]
tmp_57              (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_58              (sext             ) [ 000000000000000000000000000000000000000000000000000000]
c_addr_6            (getelementptr    ) [ 001011111000000000000000000000000000000000000000000000]
c_load              (load             ) [ 000001000000000000000000000000000000000000000000000000]
c_load_2            (load             ) [ 000001000000000000000000000000000000000000000000000000]
StgValue_86         (store            ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_87         (store            ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_88         (store            ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_89         (store            ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_90         (br               ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_91         (br               ) [ 001111111000000000000000000000000000000000000000000000]
q                   (phi              ) [ 000000010000000000000000000000000000000000000000000000]
j_1                 (phi              ) [ 000000011000000000000000000000000000000000000000000000]
n3                  (phi              ) [ 000000011000000000000000000000000000000000000000000000]
exitcond2           (icmp             ) [ 001111111000000000000000000000000000000000000000000000]
empty_43            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
q_1                 (add              ) [ 001111111000000000000000000000000000000000000000000000]
StgValue_98         (br               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_63              (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_100        (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
slt                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
rev                 (xor              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_65              (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
icmp                (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
or_cond             (and              ) [ 000000000000000000000000000000000000000000000000000000]
j_6                 (sub              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_66              (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
n_3                 (zext             ) [ 000000000000000000000000000000000000000000000000000000]
j_2                 (select           ) [ 001111111000000000000000000000000000000000000000000000]
n_1                 (select           ) [ 001111111000000000000000000000000000000000000000000000]
empty_44            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_112        (br               ) [ 001111111000000000000000000000000000000000000000000000]
j_4                 (add              ) [ 011111111000000000000000000000000000000000000000000000]
StgValue_114        (br               ) [ 011111111000000000000000000000000000000000000000000000]
indvar_flatten      (phi              ) [ 000000000100000000000000000000000000000000000000000000]
n_2                 (phi              ) [ 000000000110000000000000000000000000000000000000000000]
j_3                 (phi              ) [ 000000000111111111111111100000000000000000000000000000]
cp_rec              (phi              ) [ 000000000111111111111111110000000000000000000000000000]
tmp_48              (trunc            ) [ 000000000010000000000000000000000000000000000000000000]
n                   (shl              ) [ 000000000010000000000000000000000000000000000000000000]
exitcond_flatten    (icmp             ) [ 000000000111111111111111111111111111111111111111111111]
indvar_flatten_next (add              ) [ 001000000111111111111111111111111111111111111111111111]
StgValue_123        (br               ) [ 000000000000000000000000000000000000000000000000000000]
exitcond1           (icmp             ) [ 000000000011111111111111110000000000000000000000000000]
empty_47            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_126        (ret              ) [ 000000000000000000000000000000000000000000000000000000]
wr_mid2_v_v         (select           ) [ 001000000101111111111111111111111111111111111111111111]
tmp_59              (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_60              (select           ) [ 000000000001111111111111111111111111111111111111111100]
tmp_52              (shl              ) [ 000000000000000000000000000000000000000000000000000000]
n_mid2              (select           ) [ 000000000001111111111111111111111111111111111111111111]
tmp_61              (trunc            ) [ 000000000001111111111111111111111111111111111111111100]
wr_mid2_v           (add              ) [ 000000000000000000000000100000000000000000000000000000]
j_3_mid2            (select           ) [ 000000000000000000000000011111111111111111111111111110]
wr_mid2             (sext             ) [ 000000000000000000000000000000000000000000000000000000]
cosVec_addr         (getelementptr    ) [ 000000000000000000000000010000000000000000000000000000]
sinVec_addr         (getelementptr    ) [ 000000000000000000000000010000000000000000000000000000]
nb_mid2             (sdiv             ) [ 000000000000000000000000010000000000000000000000000000]
cp_rec_mid2         (select           ) [ 000000000000000000000000001111111111111111111111111111]
cosVec_load         (load             ) [ 000000000000000000000000001111111111111111111111111100]
sinVec_load         (load             ) [ 000000000000000000000000001111111111111111111111111100]
j_3_cast2           (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_62              (trunc            ) [ 000000000000000000000000001111111111111111111111111100]
tmp_64              (icmp             ) [ 000000000111111111111111111111111111111111111111111111]
StgValue_161        (br               ) [ 000000000111111111111111111111111111111111111111111111]
StgValue_162        (br               ) [ 000000000111111111111111111111111111111111111111111111]
d                   (phi              ) [ 000000000000000000000000001111111111111111111111111100]
wik                 (phi              ) [ 000000000000000000000000001111111111111111111111111100]
k_1                 (phi              ) [ 000000000000000000000000001000000000000000111111111100]
exitcond            (icmp             ) [ 000000000111111111111111111111111111111111111111111111]
empty_45            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
k_4                 (add              ) [ 000000000111111111111111111111111111111111111111111111]
StgValue_169        (br               ) [ 000000000000000000000000000000000000000000000000000000]
k_1_cast1           (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_67              (specregionbegin  ) [ 000000000000000000000000000111111111111111000000000000]
StgValue_172        (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
tmp_68              (icmp             ) [ 000000000111111111111111111111111111111111111111111111]
StgValue_174        (br               ) [ 000000000111111111111111111111111111111111111111111111]
i0_1                (shl              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_39              (zext             ) [ 000000000000000000000000000000000000000000000000000000]
cp_sum              (add              ) [ 000000000000000000000000000000000000000000000000000000]
cp_sum_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000]
c_addr_7            (getelementptr    ) [ 000000000000000000000000000111111111111111111111100000]
tmp_69              (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_75_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000]
cp_sum9             (add              ) [ 000000000000000000000000000000000000000000000000000000]
cp_sum9_cast        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
c_addr_8            (getelementptr    ) [ 000000000000000000000000000111111111111111111111110000]
tmp_76_cast         (add              ) [ 000000000000000000000000000000000000000000000000000000]
cp_sum1             (add              ) [ 000000000000000000000000000000000000000000000000000000]
cp_sum1_cast        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
c_addr_9            (getelementptr    ) [ 000000000000000000000000000111111111111111111111111000]
tmp_78_cast         (or               ) [ 000000000000000000000000000000000000000000000000000000]
cp_sum2             (add              ) [ 000000000000000000000000000000000000000000000000000000]
cp_sum2_cast        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
c_addr_10           (getelementptr    ) [ 000000000000000000000000001111111111111111111111111100]
d1r                 (load             ) [ 000000000000000000000000000001111000000000000000000000]
d1i                 (load             ) [ 000000000000000000000000000001111000000000000000000000]
d0r                 (load             ) [ 000000000000000000000000000000111111111111111111110000]
d0i                 (load             ) [ 000000000000000000000000000000111111111111111111111000]
tmp_78              (fmul             ) [ 000000000000000000000000000000011111111100000000000000]
tmp_79              (fmul             ) [ 000000000000000000000000000000011111111100000000000000]
tmp_80              (fmul             ) [ 000000000000000000000000000000011111111100000000000000]
tmp_81              (fmul             ) [ 000000000000000000000000000000011111111100000000000000]
tmp_70              (fmul             ) [ 000000000000000000000000000000000111111110000000000000]
tmp_71              (fmul             ) [ 000000000000000000000000000000000111111110000000000000]
tmp_72              (fmul             ) [ 000000000000000000000000000000000111111111000000000000]
tmp_73              (fmul             ) [ 000000000000000000000000000000000111111111000000000000]
wrk                 (fsub             ) [ 000000000111111111111111111000000000000011111111111111]
wik_2               (fadd             ) [ 000000000111111111111111111000000000000011111111111111]
dr_1                (fsub             ) [ 000000000000000000000000000000000000000001111111110000]
StgValue_277        (br               ) [ 000000000111111111111111111111111111111111111111111111]
di_1                (fadd             ) [ 000000000000000000000000000000000000000000111111111000]
wrk_1               (phi              ) [ 000000000111111111111111111000000000000001111111111111]
wik_1               (phi              ) [ 000000000111111111111111111000000000000001111111111111]
empty_46            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_285        (br               ) [ 000000000111111111111111111111111111111111111111111111]
tmp_74              (fadd             ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_311        (store            ) [ 000000000000000000000000000000000000000000000000000000]
tmp_75              (fadd             ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_316        (store            ) [ 000000000000000000000000000000000000000000000000000000]
tmp_76              (fsub             ) [ 000000000000000000000000000000000000000000000000001000]
StgValue_319        (store            ) [ 000000000000000000000000000000000000000000000000000000]
tmp_77              (fsub             ) [ 000000000000000000000000001000000000000000000000000100]
StgValue_321        (store            ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_322        (br               ) [ 000000000111111111111111111111111111111111111111111111]
j_5                 (add              ) [ 001000000100000000000000000000000000000000000000000001]
cp_s                (phi              ) [ 000000000000000000000000000000000000000000000000000001]
cp_cast             (sext             ) [ 000000000000000000000000000000000000000000000000000000]
cp_addr_rec         (add              ) [ 001000000111111111111111111111111111111111111111111111]
StgValue_327        (br               ) [ 001000000111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cosVec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cosVec"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sinVec">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sinVec"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="c_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="9" slack="0"/>
<pin id="84" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="9" slack="0"/>
<pin id="101" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
<pin id="103" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dr/2 di/2 c_load/3 c_load_2/3 StgValue_86/5 StgValue_87/5 StgValue_88/6 StgValue_89/6 d1r/27 d1i/27 d0r/28 d0i/28 StgValue_311/48 StgValue_316/49 StgValue_319/50 StgValue_321/51 "/>
</bind>
</comp>

<comp id="93" class="1004" name="c_addr_4_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="9" slack="0"/>
<pin id="97" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_4/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="c_addr_5_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_5/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="c_addr_6_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_6/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="cosVec_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cosVec_addr/24 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cosVec_load/24 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sinVec_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sinVec_addr/24 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sinVec_load/24 "/>
</bind>
</comp>

<comp id="147" class="1004" name="c_addr_7_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_7/26 "/>
</bind>
</comp>

<comp id="154" class="1004" name="c_addr_8_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="11" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_8/26 "/>
</bind>
</comp>

<comp id="161" class="1004" name="c_addr_9_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="11" slack="0"/>
<pin id="165" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_9/26 "/>
</bind>
</comp>

<comp id="168" class="1004" name="c_addr_10_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_10/26 "/>
</bind>
</comp>

<comp id="175" class="1005" name="k_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="1"/>
<pin id="177" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="k_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="9" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="j_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="j_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="q_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="1"/>
<pin id="200" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="q_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="q/7 "/>
</bind>
</comp>

<comp id="209" class="1005" name="j_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_1_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="5"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/7 "/>
</bind>
</comp>

<comp id="220" class="1005" name="n3_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n3 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="n3_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n3/7 "/>
</bind>
</comp>

<comp id="232" class="1005" name="indvar_flatten_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="1"/>
<pin id="234" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="indvar_flatten_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/9 "/>
</bind>
</comp>

<comp id="243" class="1005" name="n_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_2 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="n_2_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="3" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_2/9 "/>
</bind>
</comp>

<comp id="255" class="1005" name="j_3_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_3_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="267" class="1005" name="cp_rec_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="39" slack="1"/>
<pin id="269" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="cp_rec (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="cp_rec_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="39" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="39" slack="16"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cp_rec/9 "/>
</bind>
</comp>

<comp id="279" class="1005" name="d_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="d_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="32" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/26 "/>
</bind>
</comp>

<comp id="291" class="1005" name="wik_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wik (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="wik_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="32" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wik/26 "/>
</bind>
</comp>

<comp id="303" class="1005" name="k_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="k_1_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/26 "/>
</bind>
</comp>

<comp id="314" class="1005" name="wrk_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wrk_1 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="wrk_1_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="32" slack="15"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wrk_1/41 "/>
</bind>
</comp>

<comp id="326" class="1005" name="wik_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wik_1 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="wik_1_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="32" slack="15"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wik_1/41 "/>
</bind>
</comp>

<comp id="338" class="1005" name="cp_s_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="3"/>
<pin id="340" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cp_s (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="cp_s_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="3"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="32" slack="18"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cp_s/53 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="wrk/31 dr_1/32 di_1/33 tmp_74/40 tmp_75/41 tmp_77/42 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="0" index="1" bw="32" slack="1"/>
<pin id="356" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="wik_2/31 tmp_76/41 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_78/26 tmp_70/28 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_79/26 tmp_71/28 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_80/26 tmp_72/28 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_81/26 tmp_73/28 "/>
</bind>
</comp>

<comp id="390" class="1005" name="reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dr d1r "/>
</bind>
</comp>

<comp id="398" class="1005" name="reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="di d1i "/>
</bind>
</comp>

<comp id="406" class="1005" name="reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load d0r "/>
</bind>
</comp>

<comp id="414" class="1005" name="reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load_2 d0i "/>
</bind>
</comp>

<comp id="421" class="1005" name="reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dr_1 tmp_77 "/>
</bind>
</comp>

<comp id="428" class="1004" name="exitcond3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="0" index="1" bw="9" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="k_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="k_cast3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast3/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="i0_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="i0/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_53_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_54_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_55_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="i1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_56_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_57_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_58_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_58/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="exitcond2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="4" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="q_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_1/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="slt_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="rev_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_65_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="31" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="0" index="3" bw="6" slack="0"/>
<pin id="523" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="31" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="or_cond_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="j_6_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="j_6/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_66_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="31" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="0" index="3" bw="6" slack="0"/>
<pin id="551" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="n_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="31" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_3/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="j_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="0" index="2" bw="32" slack="0"/>
<pin id="564" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="n_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="31" slack="0"/>
<pin id="571" dir="0" index="2" bw="32" slack="0"/>
<pin id="572" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_1/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="j_4_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="1"/>
<pin id="579" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_48_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_48/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="n_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="n/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="exitcond_flatten_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="11" slack="0"/>
<pin id="594" dir="0" index="1" bw="11" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="indvar_flatten_next_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="11" slack="0"/>
<pin id="601" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="exitcond1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="wr_mid2_v_v_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="32" slack="1"/>
<pin id="613" dir="0" index="2" bw="32" slack="1"/>
<pin id="614" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="wr_mid2_v_v/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="11" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="nb_mid2/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_59_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="31" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="0" index="3" bw="6" slack="0"/>
<pin id="627" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/10 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_60_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="0" index="1" bw="31" slack="1"/>
<pin id="635" dir="0" index="2" bw="31" slack="0"/>
<pin id="636" dir="1" index="3" bw="31" slack="16"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_60/10 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_52_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="0" index="1" bw="3" slack="0"/>
<pin id="641" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_52/10 "/>
</bind>
</comp>

<comp id="644" class="1004" name="n_mid2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="0" index="2" bw="32" slack="1"/>
<pin id="648" dir="1" index="3" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid2/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_61_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="1" index="1" bw="11" slack="16"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="wr_mid2_v_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="13"/>
<pin id="657" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr_mid2_v/23 "/>
</bind>
</comp>

<comp id="659" class="1004" name="j_3_mid2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="15"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="0" index="2" bw="8" slack="15"/>
<pin id="663" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_3_mid2/24 "/>
</bind>
</comp>

<comp id="666" class="1004" name="wr_mid2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="wr_mid2/24 "/>
</bind>
</comp>

<comp id="671" class="1004" name="cp_rec_mid2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="16"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="0" index="2" bw="39" slack="16"/>
<pin id="675" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cp_rec_mid2/25 "/>
</bind>
</comp>

<comp id="678" class="1004" name="j_3_cast2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_3_cast2/25 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_62_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="39" slack="0"/>
<pin id="683" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/25 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_64_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="1"/>
<pin id="688" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_64/25 "/>
</bind>
</comp>

<comp id="690" class="1004" name="exitcond_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/26 "/>
</bind>
</comp>

<comp id="696" class="1004" name="k_4_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/26 "/>
</bind>
</comp>

<comp id="702" class="1004" name="k_1_cast1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast1/26 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_68_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="31" slack="16"/>
<pin id="709" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_68/26 "/>
</bind>
</comp>

<comp id="711" class="1004" name="i0_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="i0_1/26 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_39_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/26 "/>
</bind>
</comp>

<comp id="721" class="1004" name="cp_sum_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="11" slack="1"/>
<pin id="724" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cp_sum/26 "/>
</bind>
</comp>

<comp id="726" class="1004" name="cp_sum_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="11" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cp_sum_cast/26 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_69_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_69/26 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_75_cast_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75_cast/26 "/>
</bind>
</comp>

<comp id="741" class="1004" name="cp_sum9_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="11" slack="1"/>
<pin id="744" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cp_sum9/26 "/>
</bind>
</comp>

<comp id="746" class="1004" name="cp_sum9_cast_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="11" slack="0"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cp_sum9_cast/26 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_76_cast_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="16"/>
<pin id="753" dir="0" index="1" bw="8" slack="0"/>
<pin id="754" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_76_cast/26 "/>
</bind>
</comp>

<comp id="756" class="1004" name="cp_sum1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="0"/>
<pin id="758" dir="0" index="1" bw="11" slack="1"/>
<pin id="759" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cp_sum1/26 "/>
</bind>
</comp>

<comp id="761" class="1004" name="cp_sum1_cast_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="11" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cp_sum1_cast/26 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_78_cast_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_78_cast/26 "/>
</bind>
</comp>

<comp id="772" class="1004" name="cp_sum2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="11" slack="0"/>
<pin id="774" dir="0" index="1" bw="11" slack="1"/>
<pin id="775" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cp_sum2/26 "/>
</bind>
</comp>

<comp id="777" class="1004" name="cp_sum2_cast_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="11" slack="0"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cp_sum2_cast/26 "/>
</bind>
</comp>

<comp id="782" class="1004" name="j_5_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="3"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/52 "/>
</bind>
</comp>

<comp id="787" class="1004" name="cp_cast_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cp_cast/53 "/>
</bind>
</comp>

<comp id="791" class="1004" name="cp_addr_rec_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="0" index="1" bw="39" slack="3"/>
<pin id="794" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cp_addr_rec/53 "/>
</bind>
</comp>

<comp id="799" class="1005" name="k_3_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="0"/>
<pin id="801" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="4"/>
<pin id="806" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="808" class="1005" name="c_addr_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="9" slack="1"/>
<pin id="810" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="813" class="1005" name="c_addr_4_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="9" slack="1"/>
<pin id="815" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_4 "/>
</bind>
</comp>

<comp id="818" class="1005" name="c_addr_5_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="9" slack="1"/>
<pin id="820" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_5 "/>
</bind>
</comp>

<comp id="823" class="1005" name="c_addr_6_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="9" slack="1"/>
<pin id="825" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_6 "/>
</bind>
</comp>

<comp id="831" class="1005" name="q_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="0"/>
<pin id="833" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="q_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="j_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="n_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="0"/>
<pin id="843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="j_4_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_48_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="31" slack="1"/>
<pin id="853" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="856" class="1005" name="n_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="865" class="1005" name="indvar_flatten_next_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="11" slack="0"/>
<pin id="867" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="870" class="1005" name="exitcond1_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="wr_mid2_v_v_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wr_mid2_v_v "/>
</bind>
</comp>

<comp id="886" class="1005" name="tmp_60_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="31" slack="16"/>
<pin id="888" dir="1" index="1" bw="31" slack="16"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="891" class="1005" name="n_mid2_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="18"/>
<pin id="893" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="n_mid2 "/>
</bind>
</comp>

<comp id="896" class="1005" name="tmp_61_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="11" slack="16"/>
<pin id="898" dir="1" index="1" bw="11" slack="16"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="901" class="1005" name="wr_mid2_v_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wr_mid2_v "/>
</bind>
</comp>

<comp id="906" class="1005" name="j_3_mid2_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="1"/>
<pin id="908" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_3_mid2 "/>
</bind>
</comp>

<comp id="912" class="1005" name="cosVec_addr_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="1"/>
<pin id="914" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cosVec_addr "/>
</bind>
</comp>

<comp id="917" class="1005" name="sinVec_addr_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="1"/>
<pin id="919" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sinVec_addr "/>
</bind>
</comp>

<comp id="922" class="1005" name="nb_mid2_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nb_mid2 "/>
</bind>
</comp>

<comp id="927" class="1005" name="cp_rec_mid2_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="39" slack="3"/>
<pin id="929" dir="1" index="1" bw="39" slack="3"/>
</pin_list>
<bind>
<opset="cp_rec_mid2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="cosVec_load_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cosVec_load "/>
</bind>
</comp>

<comp id="938" class="1005" name="sinVec_load_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sinVec_load "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_62_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="11" slack="1"/>
<pin id="946" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_64_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="956" class="1005" name="exitcond_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="1"/>
<pin id="958" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="960" class="1005" name="k_4_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_68_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="969" class="1005" name="c_addr_7_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="9" slack="2"/>
<pin id="971" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="c_addr_7 "/>
</bind>
</comp>

<comp id="974" class="1005" name="c_addr_8_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="9" slack="2"/>
<pin id="976" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="c_addr_8 "/>
</bind>
</comp>

<comp id="979" class="1005" name="c_addr_9_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="9" slack="1"/>
<pin id="981" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_9 "/>
</bind>
</comp>

<comp id="984" class="1005" name="c_addr_10_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="9" slack="1"/>
<pin id="986" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_10 "/>
</bind>
</comp>

<comp id="989" class="1005" name="tmp_78_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="994" class="1005" name="tmp_79_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="999" class="1005" name="tmp_80_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="tmp_81_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="tmp_70_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="tmp_71_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="tmp_72_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="tmp_73_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="wrk_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="2"/>
<pin id="1031" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wrk "/>
</bind>
</comp>

<comp id="1034" class="1005" name="wik_2_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="2"/>
<pin id="1036" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wik_2 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="di_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="di_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_76_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="j_5_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="1"/>
<pin id="1051" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="cp_addr_rec_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="39" slack="1"/>
<pin id="1056" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="cp_addr_rec "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="93" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="218"><net_src comp="186" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="58" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="324"><net_src comp="279" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="325"><net_src comp="318" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="336"><net_src comp="291" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="337"><net_src comp="330" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="341"><net_src comp="12" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="357"><net_src comp="349" pin="2"/><net_sink comp="87" pin=4"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="364"><net_src comp="283" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="295" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="295" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="283" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="380"><net_src comp="360" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="381"><net_src comp="279" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="382"><net_src comp="87" pin="7"/><net_sink comp="360" pin=1"/></net>

<net id="383"><net_src comp="365" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="384"><net_src comp="291" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="385"><net_src comp="87" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="386"><net_src comp="279" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="387"><net_src comp="87" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="388"><net_src comp="291" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="389"><net_src comp="87" pin="7"/><net_sink comp="375" pin=1"/></net>

<net id="393"><net_src comp="87" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="395"><net_src comp="87" pin="7"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="401"><net_src comp="87" pin="7"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="403"><net_src comp="87" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="409"><net_src comp="87" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="411"><net_src comp="87" pin="7"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="413"><net_src comp="406" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="417"><net_src comp="87" pin="7"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="419"><net_src comp="87" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="424"><net_src comp="349" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="432"><net_src comp="179" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="14" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="179" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="20" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="179" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="190" pin="4"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="179" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="20" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="465"><net_src comp="450" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="20" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="476"><net_src comp="186" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="24" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="487"><net_src comp="472" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="24" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="498"><net_src comp="202" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="30" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="202" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="34" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="212" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="224" pin="4"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="44" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="46" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="224" pin="4"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="24" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="48" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="532"><net_src comp="518" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="50" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="512" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="212" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="224" pin="4"/><net_sink comp="540" pin=1"/></net>

<net id="552"><net_src comp="46" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="224" pin="4"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="24" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="48" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="559"><net_src comp="546" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="534" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="540" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="212" pin="4"/><net_sink comp="560" pin=2"/></net>

<net id="573"><net_src comp="534" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="556" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="224" pin="4"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="209" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="220" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="247" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="247" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="24" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="236" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="62" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="64" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="236" pin="4"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="259" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="66" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="243" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="620"><net_src comp="68" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="610" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="628"><net_src comp="46" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="243" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="24" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="631"><net_src comp="48" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="637"><net_src comp="622" pin="4"/><net_sink comp="632" pin=2"/></net>

<net id="642"><net_src comp="243" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="56" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="638" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="610" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="40" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="664"><net_src comp="58" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="665"><net_src comp="255" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="669"><net_src comp="666" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="676"><net_src comp="60" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="677"><net_src comp="267" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="684"><net_src comp="671" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="678" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="307" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="66" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="307" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="76" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="307" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="307" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="76" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="735"><net_src comp="711" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="76" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="741" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="755"><net_src comp="717" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="751" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="770"><net_src comp="751" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="64" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="772" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="786"><net_src comp="76" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="790"><net_src comp="342" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="802"><net_src comp="434" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="807"><net_src comp="444" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="80" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="816"><net_src comp="93" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="821"><net_src comp="105" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="826"><net_src comp="113" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="834"><net_src comp="500" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="839"><net_src comp="560" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="844"><net_src comp="568" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="849"><net_src comp="576" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="854"><net_src comp="582" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="859"><net_src comp="586" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="868"><net_src comp="598" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="873"><net_src comp="604" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="877"><net_src comp="870" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="878"><net_src comp="870" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="882"><net_src comp="610" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="889"><net_src comp="632" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="894"><net_src comp="644" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="899"><net_src comp="650" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="904"><net_src comp="654" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="909"><net_src comp="659" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="915"><net_src comp="121" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="920"><net_src comp="134" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="925"><net_src comp="616" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="930"><net_src comp="671" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="935"><net_src comp="128" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="941"><net_src comp="141" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="947"><net_src comp="681" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="950"><net_src comp="944" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="951"><net_src comp="944" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="955"><net_src comp="685" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="690" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="696" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="968"><net_src comp="706" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="147" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="977"><net_src comp="154" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="982"><net_src comp="161" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="987"><net_src comp="168" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="992"><net_src comp="360" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="997"><net_src comp="365" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1002"><net_src comp="370" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1007"><net_src comp="375" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1012"><net_src comp="360" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1017"><net_src comp="365" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1022"><net_src comp="370" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1027"><net_src comp="375" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1032"><net_src comp="349" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1037"><net_src comp="353" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1042"><net_src comp="349" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1047"><net_src comp="353" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="1052"><net_src comp="782" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1057"><net_src comp="791" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="271" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {5 6 48 49 50 51 }
 - Input state : 
	Port: FFT : c | {2 3 4 27 28 29 }
	Port: FFT : cosVec | {24 25 }
	Port: FFT : sinVec | {24 25 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		k_3 : 1
		StgValue_61 : 2
		k_cast3 : 1
		tmp : 2
		StgValue_64 : 3
		i0 : 1
		tmp_53 : 1
		c_addr : 2
		dr : 3
		tmp_54 : 1
		tmp_55 : 1
		c_addr_4 : 2
		di : 3
	State 3
		c_addr_5 : 1
		c_load : 2
		c_addr_6 : 1
		c_load_2 : 2
	State 4
	State 5
	State 6
	State 7
		exitcond2 : 1
		q_1 : 1
		StgValue_98 : 2
		slt : 1
		rev : 2
		tmp_65 : 1
		icmp : 2
		or_cond : 3
		j_6 : 1
		tmp_66 : 1
		n_3 : 2
		j_2 : 3
		n_1 : 3
		empty_44 : 1
	State 8
	State 9
		tmp_48 : 1
		n : 1
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_123 : 2
		exitcond1 : 1
	State 10
		nb_mid2 : 1
		tmp_60 : 1
		tmp_61 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		cosVec_addr : 1
		cosVec_load : 2
		sinVec_addr : 1
		sinVec_load : 2
	State 25
		tmp_62 : 1
		tmp_64 : 1
		StgValue_161 : 2
	State 26
		exitcond : 1
		k_4 : 1
		StgValue_169 : 2
		k_1_cast1 : 1
		tmp_68 : 2
		StgValue_174 : 3
		i0_1 : 1
		tmp_39 : 1
		cp_sum : 2
		cp_sum_cast : 3
		c_addr_7 : 4
		tmp_69 : 1
		tmp_75_cast : 1
		cp_sum9 : 2
		cp_sum9_cast : 3
		c_addr_8 : 4
		tmp_76_cast : 2
		cp_sum1 : 3
		cp_sum1_cast : 4
		c_addr_9 : 5
		tmp_78_cast : 3
		cp_sum2 : 3
		cp_sum2_cast : 4
		c_addr_10 : 5
		tmp_78 : 1
		tmp_79 : 1
		tmp_80 : 1
		tmp_81 : 1
	State 27
	State 28
		tmp_70 : 1
		tmp_71 : 1
		tmp_72 : 1
		tmp_73 : 1
	State 29
	State 30
	State 31
	State 32
		dr_1 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		tmp_74 : 1
	State 41
		tmp_75 : 1
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		StgValue_311 : 1
	State 49
		StgValue_316 : 1
	State 50
	State 51
	State 52
	State 53
		cp_cast : 1
		cp_addr_rec : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_360         |    3    |   151   |   144   |
|   fmul   |         grp_fu_365         |    3    |   151   |   144   |
|          |         grp_fu_370         |    3    |   151   |   144   |
|          |         grp_fu_375         |    3    |   151   |   144   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_349         |    2    |   324   |   233   |
|          |         grp_fu_353         |    2    |   324   |   233   |
|----------|----------------------------|---------|---------|---------|
|   sdiv   |         grp_fu_616         |    0    |   394   |   238   |
|----------|----------------------------|---------|---------|---------|
|          |         k_3_fu_434         |    0    |    0    |    16   |
|          |         q_1_fu_500         |    0    |    0    |    13   |
|          |         j_4_fu_576         |    0    |    0    |    39   |
|          | indvar_flatten_next_fu_598 |    0    |    0    |    18   |
|          |      wr_mid2_v_fu_654      |    0    |    0    |    39   |
|          |         k_4_fu_696         |    0    |    0    |    15   |
|    add   |        cp_sum_fu_721       |    0    |    0    |    18   |
|          |       cp_sum9_fu_741       |    0    |    0    |    18   |
|          |     tmp_76_cast_fu_751     |    0    |    0    |    18   |
|          |       cp_sum1_fu_756       |    0    |    0    |    18   |
|          |       cp_sum2_fu_772       |    0    |    0    |    18   |
|          |         j_5_fu_782         |    0    |    0    |    15   |
|          |     cp_addr_rec_fu_791     |    0    |    0    |    46   |
|----------|----------------------------|---------|---------|---------|
|          |         j_2_fu_560         |    0    |    0    |    32   |
|          |         n_1_fu_568         |    0    |    0    |    32   |
|          |     wr_mid2_v_v_fu_610     |    0    |    0    |    32   |
|  select  |        tmp_60_fu_632       |    0    |    0    |    31   |
|          |        n_mid2_fu_644       |    0    |    0    |    32   |
|          |       j_3_mid2_fu_659      |    0    |    0    |    8    |
|          |     cp_rec_mid2_fu_671     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |      exitcond3_fu_428      |    0    |    0    |    13   |
|          |         tmp_fu_444         |    0    |    0    |    18   |
|          |      exitcond2_fu_494      |    0    |    0    |    9    |
|          |         slt_fu_506         |    0    |    0    |    18   |
|   icmp   |         icmp_fu_528        |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_592  |    0    |    0    |    13   |
|          |      exitcond1_fu_604      |    0    |    0    |    11   |
|          |        tmp_64_fu_685       |    0    |    0    |    18   |
|          |       exitcond_fu_690      |    0    |    0    |    11   |
|          |        tmp_68_fu_706       |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|    sub   |         j_6_fu_540         |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|    xor   |         rev_fu_512         |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |       or_cond_fu_534       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       k_cast3_fu_440       |    0    |    0    |    0    |
|          |        tmp_53_fu_456       |    0    |    0    |    0    |
|          |        tmp_55_fu_467       |    0    |    0    |    0    |
|          |         n_3_fu_556         |    0    |    0    |    0    |
|          |      j_3_cast2_fu_678      |    0    |    0    |    0    |
|   zext   |      k_1_cast1_fu_702      |    0    |    0    |    0    |
|          |        tmp_39_fu_717       |    0    |    0    |    0    |
|          |     cp_sum_cast_fu_726     |    0    |    0    |    0    |
|          |     tmp_75_cast_fu_737     |    0    |    0    |    0    |
|          |     cp_sum9_cast_fu_746    |    0    |    0    |    0    |
|          |     cp_sum1_cast_fu_761    |    0    |    0    |    0    |
|          |     cp_sum2_cast_fu_777    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |          i0_fu_450         |    0    |    0    |    0    |
|          |          i1_fu_472         |    0    |    0    |    0    |
|    shl   |          n_fu_586          |    0    |    0    |    0    |
|          |        tmp_52_fu_638       |    0    |    0    |    0    |
|          |         i0_1_fu_711        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_54_fu_461       |    0    |    0    |    0    |
|    or    |        tmp_57_fu_483       |    0    |    0    |    0    |
|          |        tmp_69_fu_731       |    0    |    0    |    0    |
|          |     tmp_78_cast_fu_766     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_56_fu_478       |    0    |    0    |    0    |
|   sext   |        tmp_58_fu_489       |    0    |    0    |    0    |
|          |       wr_mid2_fu_666       |    0    |    0    |    0    |
|          |       cp_cast_fu_787       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_65_fu_518       |    0    |    0    |    0    |
|partselect|        tmp_66_fu_546       |    0    |    0    |    0    |
|          |        tmp_59_fu_622       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_48_fu_582       |    0    |    0    |    0    |
|   trunc  |        tmp_61_fu_650       |    0    |    0    |    0    |
|          |        tmp_62_fu_681       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |   1646  |   1967  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     c_addr_10_reg_984     |    9   |
|      c_addr_4_reg_813     |    9   |
|      c_addr_5_reg_818     |    9   |
|      c_addr_6_reg_823     |    9   |
|      c_addr_7_reg_969     |    9   |
|      c_addr_8_reg_974     |    9   |
|      c_addr_9_reg_979     |    9   |
|       c_addr_reg_808      |    9   |
|    cosVec_addr_reg_912    |    8   |
|    cosVec_load_reg_932    |   32   |
|    cp_addr_rec_reg_1054   |   39   |
|    cp_rec_mid2_reg_927    |   39   |
|       cp_rec_reg_267      |   39   |
|        cp_s_reg_338       |   32   |
|         d_reg_279         |   32   |
|       di_1_reg_1039       |   32   |
|     exitcond1_reg_870     |    1   |
|      exitcond_reg_956     |    1   |
|indvar_flatten_next_reg_865|   11   |
|   indvar_flatten_reg_232  |   11   |
|        j_1_reg_209        |   32   |
|        j_2_reg_836        |   32   |
|      j_3_mid2_reg_906     |    8   |
|        j_3_reg_255        |    8   |
|        j_4_reg_846        |   32   |
|        j_5_reg_1049       |    8   |
|         j_reg_186         |   32   |
|        k_1_reg_303        |    8   |
|        k_3_reg_799        |    9   |
|        k_4_reg_960        |    8   |
|         k_reg_175         |    9   |
|         n3_reg_220        |   32   |
|        n_1_reg_841        |   32   |
|        n_2_reg_243        |   32   |
|       n_mid2_reg_891      |   32   |
|         n_reg_856         |   32   |
|      nb_mid2_reg_922      |   32   |
|        q_1_reg_831        |    4   |
|         q_reg_198         |    4   |
|          reg_390          |   32   |
|          reg_398          |   32   |
|          reg_406          |   32   |
|          reg_414          |   32   |
|          reg_421          |   32   |
|    sinVec_addr_reg_917    |    8   |
|    sinVec_load_reg_938    |   32   |
|       tmp_48_reg_851      |   31   |
|       tmp_60_reg_886      |   31   |
|       tmp_61_reg_896      |   11   |
|       tmp_62_reg_944      |   11   |
|       tmp_64_reg_952      |    1   |
|       tmp_68_reg_965      |    1   |
|      tmp_70_reg_1009      |   32   |
|      tmp_71_reg_1014      |   32   |
|      tmp_72_reg_1019      |   32   |
|      tmp_73_reg_1024      |   32   |
|      tmp_76_reg_1044      |   32   |
|       tmp_78_reg_989      |   32   |
|       tmp_79_reg_994      |   32   |
|       tmp_80_reg_999      |   32   |
|      tmp_81_reg_1004      |   32   |
|        tmp_reg_804        |    1   |
|       wik_1_reg_326       |   32   |
|       wik_2_reg_1034      |   32   |
|        wik_reg_291        |   32   |
|     wr_mid2_v_reg_901     |   32   |
|    wr_mid2_v_v_reg_879    |   32   |
|       wrk_1_reg_314       |   32   |
|        wrk_reg_1029       |   32   |
+---------------------------+--------+
|           Total           |  1534  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   6  |   9  |   54   ||    33   |
|  grp_access_fu_87 |  p1  |   4  |  32  |   128  ||    21   |
|  grp_access_fu_87 |  p2  |   6  |   0  |    0   ||    33   |
|  grp_access_fu_87 |  p4  |   4  |   9  |   36   ||    21   |
| grp_access_fu_128 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_141 |  p0  |   2  |   8  |   16   ||    9    |
|     j_reg_186     |  p0  |   2  |  32  |   64   ||    9    |
|     n3_reg_220    |  p0  |   2  |  32  |   64   ||    9    |
|    n_2_reg_243    |  p0  |   2  |  32  |   64   ||    9    |
|    j_3_reg_255    |  p0  |   2  |   8  |   16   ||    9    |
|   cp_rec_reg_267  |  p0  |   2  |  39  |   78   ||    9    |
|     d_reg_279     |  p0  |   2  |  32  |   64   ||    9    |
|    wik_reg_291    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_349    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_349    |  p1  |   7  |  32  |   224  ||    38   |
|     grp_fu_353    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_353    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_360    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_360    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_365    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_365    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_370    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_370    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_375    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_375    |  p1  |   3  |  32  |   96   ||    15   |
|      reg_390      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_398      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_406      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_414      |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_616    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2168  || 51.0195 ||   419   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1646  |  1967  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   51   |    -   |   419  |
|  Register |    -   |    -   |  1534  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   51   |  3180  |  2386  |
+-----------+--------+--------+--------+--------+
