Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Aug 24 11:08:51 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_fpga_wrapper_timing_summary_routed.rpt -pb design_fpga_wrapper_timing_summary_routed.pb -rpx design_fpga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_fpga_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.337        0.000                      0                 6787        0.043        0.000                      0                 6787        9.020        0.000                       0                  2779  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.337        0.000                      0                 6105        0.043        0.000                      0                 6105        9.020        0.000                       0                  2779  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.291        0.000                      0                  682        0.650        0.000                      0                  682  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.337ns  (required time - arrival time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.910ns (18.746%)  route 8.279ns (81.254%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.844     3.138    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y103        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/Q
                         net (fo=6, routed)           1.321     4.915    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]_0[4]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.150     5.065 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34/O
                         net (fo=3, routed)           0.779     5.844    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.328     6.172 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33/O
                         net (fo=1, routed)           0.663     6.835    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.959 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30/O
                         net (fo=1, routed)           0.762     7.721    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_14/O
                         net (fo=9, routed)           0.612     8.457    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][5]_0
    SLICE_X37Y109        LUT3 (Prop_lut3_I2_O)        0.153     8.610 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13/O
                         net (fo=7, routed)           0.641     9.251    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I4_O)        0.327     9.578 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2/O
                         net (fo=13, routed)          1.248    10.826    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2_n_0
    SLICE_X46Y118        LUT4 (Prop_lut4_I0_O)        0.124    10.950 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][0]_i_3/O
                         net (fo=1, routed)           1.032    11.982    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][0]_i_3_n_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.106 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][0]_i_1/O
                         net (fo=32, routed)          1.221    13.327    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][0]_1
    SLICE_X44Y116        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.645    22.824    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X44Y116        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[13][0]/C
                         clock pessimism              0.247    23.071    
                         clock uncertainty           -0.302    22.769    
    SLICE_X44Y116        FDRE (Setup_fdre_C_D)       -0.105    22.664    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[13][0]
  -------------------------------------------------------------------
                         required time                         22.664    
                         arrival time                         -13.327    
  -------------------------------------------------------------------
                         slack                                  9.337    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[15][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.885ns  (logic 1.910ns (19.322%)  route 7.975ns (80.678%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.844     3.138    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y103        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/Q
                         net (fo=6, routed)           1.321     4.915    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]_0[4]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.150     5.065 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34/O
                         net (fo=3, routed)           0.779     5.844    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.328     6.172 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33/O
                         net (fo=1, routed)           0.663     6.835    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.959 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30/O
                         net (fo=1, routed)           0.762     7.721    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_14/O
                         net (fo=9, routed)           0.612     8.457    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][5]_0
    SLICE_X37Y109        LUT3 (Prop_lut3_I2_O)        0.153     8.610 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13/O
                         net (fo=7, routed)           0.641     9.251    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I4_O)        0.327     9.578 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2/O
                         net (fo=13, routed)          0.965    10.543    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.667 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][1]_i_3/O
                         net (fo=1, routed)           1.166    11.832    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][1]_i_3_n_0
    SLICE_X43Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][1]_i_1/O
                         net (fo=32, routed)          1.067    13.023    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][1]_0
    SLICE_X45Y114        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.647    22.826    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X45Y114        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[15][1]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X45Y114        FDRE (Setup_fdre_C_D)       -0.109    22.662    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[15][1]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                  9.639    

Slack (MET) :             9.676ns  (required time - arrival time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[26][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.874ns  (logic 1.910ns (19.344%)  route 7.964ns (80.656%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.844     3.138    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y103        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/Q
                         net (fo=6, routed)           1.321     4.915    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]_0[4]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.150     5.065 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34/O
                         net (fo=3, routed)           0.779     5.844    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.328     6.172 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33/O
                         net (fo=1, routed)           0.663     6.835    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.959 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30/O
                         net (fo=1, routed)           0.762     7.721    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_14/O
                         net (fo=9, routed)           0.612     8.457    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][5]_0
    SLICE_X37Y109        LUT3 (Prop_lut3_I2_O)        0.153     8.610 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13/O
                         net (fo=7, routed)           0.641     9.251    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I4_O)        0.327     9.578 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2/O
                         net (fo=13, routed)          0.965    10.543    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.667 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][1]_i_3/O
                         net (fo=1, routed)           1.166    11.832    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][1]_i_3_n_0
    SLICE_X43Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][1]_i_1/O
                         net (fo=32, routed)          1.055    13.012    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][1]_0
    SLICE_X47Y116        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[26][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.645    22.824    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X47Y116        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[26][1]/C
                         clock pessimism              0.247    23.071    
                         clock uncertainty           -0.302    22.769    
    SLICE_X47Y116        FDRE (Setup_fdre_C_D)       -0.081    22.688    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[26][1]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                  9.676    

Slack (MET) :             9.689ns  (required time - arrival time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 1.910ns (19.323%)  route 7.974ns (80.677%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.844     3.138    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y103        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/Q
                         net (fo=6, routed)           1.321     4.915    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]_0[4]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.150     5.065 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34/O
                         net (fo=3, routed)           0.779     5.844    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.328     6.172 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33/O
                         net (fo=1, routed)           0.663     6.835    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.959 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30/O
                         net (fo=1, routed)           0.762     7.721    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_14/O
                         net (fo=9, routed)           0.612     8.457    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][5]_0
    SLICE_X37Y109        LUT3 (Prop_lut3_I2_O)        0.153     8.610 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13/O
                         net (fo=7, routed)           0.641     9.251    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I4_O)        0.327     9.578 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2/O
                         net (fo=13, routed)          1.175    10.753    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2_n_0
    SLICE_X42Y111        LUT4 (Prop_lut4_I0_O)        0.124    10.877 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][3]_i_2/O
                         net (fo=1, routed)           0.971    11.848    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][3]_i_2_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I0_O)        0.124    11.972 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][3]_i_1/O
                         net (fo=32, routed)          1.051    13.022    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][3]_0
    SLICE_X43Y112        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.649    22.828    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X43Y112        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[20][3]/C
                         clock pessimism              0.247    23.075    
                         clock uncertainty           -0.302    22.773    
    SLICE_X43Y112        FDRE (Setup_fdre_C_D)       -0.061    22.712    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[20][3]
  -------------------------------------------------------------------
                         required time                         22.712    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                  9.689    

Slack (MET) :             9.708ns  (required time - arrival time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 1.910ns (19.425%)  route 7.923ns (80.575%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.844     3.138    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y103        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/Q
                         net (fo=6, routed)           1.321     4.915    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]_0[4]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.150     5.065 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34/O
                         net (fo=3, routed)           0.779     5.844    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.328     6.172 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33/O
                         net (fo=1, routed)           0.663     6.835    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.959 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30/O
                         net (fo=1, routed)           0.762     7.721    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_14/O
                         net (fo=9, routed)           0.612     8.457    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][5]_0
    SLICE_X37Y109        LUT3 (Prop_lut3_I2_O)        0.153     8.610 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13/O
                         net (fo=7, routed)           0.641     9.251    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I4_O)        0.327     9.578 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2/O
                         net (fo=13, routed)          1.175    10.753    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2_n_0
    SLICE_X42Y111        LUT4 (Prop_lut4_I0_O)        0.124    10.877 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][3]_i_2/O
                         net (fo=1, routed)           0.971    11.848    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][3]_i_2_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I0_O)        0.124    11.972 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][3]_i_1/O
                         net (fo=32, routed)          0.999    12.971    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][3]_0
    SLICE_X44Y112        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.648    22.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X44Y112        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[8][3]/C
                         clock pessimism              0.247    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X44Y112        FDRE (Setup_fdre_C_D)       -0.093    22.679    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[8][3]
  -------------------------------------------------------------------
                         required time                         22.679    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  9.708    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[25][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.842ns  (logic 1.910ns (19.408%)  route 7.932ns (80.592%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.844     3.138    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y103        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/Q
                         net (fo=6, routed)           1.321     4.915    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]_0[4]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.150     5.065 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34/O
                         net (fo=3, routed)           0.779     5.844    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.328     6.172 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33/O
                         net (fo=1, routed)           0.663     6.835    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.959 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30/O
                         net (fo=1, routed)           0.762     7.721    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_14/O
                         net (fo=9, routed)           0.612     8.457    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][5]_0
    SLICE_X37Y109        LUT3 (Prop_lut3_I2_O)        0.153     8.610 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13/O
                         net (fo=7, routed)           0.641     9.251    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I4_O)        0.327     9.578 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2/O
                         net (fo=13, routed)          1.175    10.753    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2_n_0
    SLICE_X42Y111        LUT4 (Prop_lut4_I0_O)        0.124    10.877 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][3]_i_2/O
                         net (fo=1, routed)           0.971    11.848    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][3]_i_2_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I0_O)        0.124    11.972 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][3]_i_1/O
                         net (fo=32, routed)          1.008    12.980    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][3]_0
    SLICE_X41Y113        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[25][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.648    22.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X41Y113        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[25][3]/C
                         clock pessimism              0.247    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X41Y113        FDRE (Setup_fdre_C_D)       -0.081    22.691    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[25][3]
  -------------------------------------------------------------------
                         required time                         22.691    
                         arrival time                         -12.980    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.737ns  (required time - arrival time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[21][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 1.910ns (19.464%)  route 7.903ns (80.536%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.844     3.138    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y103        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/Q
                         net (fo=6, routed)           1.321     4.915    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]_0[4]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.150     5.065 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34/O
                         net (fo=3, routed)           0.779     5.844    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.328     6.172 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33/O
                         net (fo=1, routed)           0.663     6.835    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.959 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30/O
                         net (fo=1, routed)           0.762     7.721    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_14/O
                         net (fo=9, routed)           0.612     8.457    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][5]_0
    SLICE_X37Y109        LUT3 (Prop_lut3_I2_O)        0.153     8.610 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13/O
                         net (fo=7, routed)           0.641     9.251    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I4_O)        0.327     9.578 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2/O
                         net (fo=13, routed)          1.248    10.826    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2_n_0
    SLICE_X46Y118        LUT4 (Prop_lut4_I0_O)        0.124    10.950 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][0]_i_3/O
                         net (fo=1, routed)           1.032    11.982    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][0]_i_3_n_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.106 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][0]_i_1/O
                         net (fo=32, routed)          0.845    12.951    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][0]_1
    SLICE_X43Y117        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.645    22.824    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X43Y117        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[21][0]/C
                         clock pessimism              0.247    23.071    
                         clock uncertainty           -0.302    22.769    
    SLICE_X43Y117        FDRE (Setup_fdre_C_D)       -0.081    22.688    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                  9.737    

Slack (MET) :             9.738ns  (required time - arrival time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[8][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 2.106ns (21.458%)  route 7.709ns (78.542%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.844     3.138    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y103        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/Q
                         net (fo=6, routed)           1.321     4.915    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]_0[4]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.150     5.065 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34/O
                         net (fo=3, routed)           0.779     5.844    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.328     6.172 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33/O
                         net (fo=1, routed)           0.663     6.835    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.959 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30/O
                         net (fo=1, routed)           0.762     7.721    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_14/O
                         net (fo=9, routed)           0.612     8.457    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][5]_0
    SLICE_X37Y109        LUT3 (Prop_lut3_I2_O)        0.153     8.610 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13/O
                         net (fo=7, routed)           0.451     9.061    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I1_O)        0.321     9.382 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_out_a[9]_i_5/O
                         net (fo=15, routed)          1.461    10.843    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/data_out_a_reg[5]_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I2_O)        0.326    11.169 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[30][9]_i_8/O
                         net (fo=1, routed)           0.781    11.950    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][9]
    SLICE_X37Y112        LUT6 (Prop_lut6_I1_O)        0.124    12.074 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_2/O
                         net (fo=32, routed)          0.878    12.953    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][9]_0
    SLICE_X40Y114        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.648    22.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X40Y114        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[8][9]/C
                         clock pessimism              0.247    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.081    22.691    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[8][9]
  -------------------------------------------------------------------
                         required time                         22.691    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                  9.738    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[27][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.801ns  (logic 1.910ns (19.489%)  route 7.891ns (80.511%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.844     3.138    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y103        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/Q
                         net (fo=6, routed)           1.321     4.915    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]_0[4]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.150     5.065 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34/O
                         net (fo=3, routed)           0.779     5.844    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.328     6.172 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33/O
                         net (fo=1, routed)           0.663     6.835    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.959 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30/O
                         net (fo=1, routed)           0.762     7.721    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_14/O
                         net (fo=9, routed)           0.612     8.457    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][5]_0
    SLICE_X37Y109        LUT3 (Prop_lut3_I2_O)        0.153     8.610 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13/O
                         net (fo=7, routed)           0.641     9.251    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I4_O)        0.327     9.578 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2/O
                         net (fo=13, routed)          1.175    10.753    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2_n_0
    SLICE_X42Y111        LUT4 (Prop_lut4_I0_O)        0.124    10.877 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][3]_i_2/O
                         net (fo=1, routed)           0.971    11.848    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][3]_i_2_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I0_O)        0.124    11.972 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][3]_i_1/O
                         net (fo=32, routed)          0.967    12.939    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][3]_0
    SLICE_X41Y112        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[27][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.649    22.828    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X41Y112        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[27][3]/C
                         clock pessimism              0.247    23.075    
                         clock uncertainty           -0.302    22.773    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)       -0.093    22.680    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[27][3]
  -------------------------------------------------------------------
                         required time                         22.680    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                  9.741    

Slack (MET) :             9.751ns  (required time - arrival time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.798ns  (logic 1.910ns (19.495%)  route 7.888ns (80.505%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 22.823 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.844     3.138    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y103        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.456     3.594 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/Q
                         net (fo=6, routed)           1.321     4.915    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]_0[4]
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.150     5.065 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34/O
                         net (fo=3, routed)           0.779     5.844    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_34_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.328     6.172 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33/O
                         net (fo=1, routed)           0.663     6.835    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.959 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30/O
                         net (fo=1, routed)           0.762     7.721    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_14/O
                         net (fo=9, routed)           0.612     8.457    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][5]_0
    SLICE_X37Y109        LUT3 (Prop_lut3_I2_O)        0.153     8.610 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13/O
                         net (fo=7, routed)           0.641     9.251    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I4_O)        0.327     9.578 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2/O
                         net (fo=13, routed)          0.965    10.543    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][9]_i_2_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.667 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][1]_i_3/O
                         net (fo=1, routed)           1.166    11.832    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][1]_i_3_n_0
    SLICE_X43Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.956 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][1]_i_1/O
                         net (fo=32, routed)          0.979    12.936    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][1]_0
    SLICE_X45Y117        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.644    22.823    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X45Y117        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][1]/C
                         clock pessimism              0.247    23.070    
                         clock uncertainty           -0.302    22.768    
    SLICE_X45Y117        FDRE (Setup_fdre_C_D)       -0.081    22.687    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][1]
  -------------------------------------------------------------------
                         required time                         22.687    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  9.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.575     0.911    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y90         FDRE                                         r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.118     1.170    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y90         SRLC32E                                      r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.842     1.208    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.227ns (65.332%)  route 0.120ns (34.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.639     0.975    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=1, routed)           0.120     1.223    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[20]
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.099     1.322 r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.322    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X44Y99         FDRE                                         r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.825     1.191    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y99         FDRE                                         r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/balise_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.322%)  route 0.184ns (56.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.638     0.974    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/s00_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.184     1.299    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/r_RX_Byte[1]
    SLICE_X49Y99         FDRE                                         r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/balise_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.825     1.191    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/balise_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.066     1.222    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/balise_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.158%)  route 0.360ns (71.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.556     0.892    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y95         FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=7, routed)           0.360     1.392    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]_1[3]
    SLICE_X40Y104        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.910     1.276    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X40Y104        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[2]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X40Y104        FDCE (Hold_fdce_C_D)         0.070     1.311    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.644%)  route 0.351ns (65.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.556     0.892    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y93         FDSE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDSE (Prop_fdse_C_Q)         0.141     1.033 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=16, routed)          0.351     1.383    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.428 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.428    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X44Y101        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.911     1.277    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y101        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.092     1.334    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/balise_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.332%)  route 0.209ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.638     0.974    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/s00_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_RX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.209     1.324    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/r_RX_Byte[0]
    SLICE_X49Y99         FDRE                                         r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/balise_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.825     1.191    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/balise_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/balise_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.641     0.977    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg3_reg[26]/Q
                         net (fo=1, routed)           0.054     1.172    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/slv_reg3[26]
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.217 r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.217    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X34Y100        FDRE                                         r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.912     1.278    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.288     0.990    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.121     1.111    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg5_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.640     0.976    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y103        FDRE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg5_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg5_reg[29]/Q
                         net (fo=1, routed)           0.054     1.171    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg5[29]
    SLICE_X34Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.216 r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.216    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X34Y103        FDRE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.911     1.277    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y103        FDRE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.288     0.989    
    SLICE_X34Y103        FDRE (Hold_fdre_C_D)         0.121     1.110    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.556     0.892    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y94         FDRE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg5_reg[12]/Q
                         net (fo=1, routed)           0.056     1.089    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/slv_reg5[12]
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.134 r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.134    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X38Y94         FDRE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.824     1.190    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y94         FDRE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.120     1.025    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.600%)  route 0.190ns (57.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.659     0.995    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.326    design_fpga_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.885     1.251    design_fpga_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_fpga_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X48Y101   design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X48Y101   design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X49Y101   design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_Bit_Index_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X40Y104   design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X40Y104   design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X40Y104   design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X40Y104   design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X39Y104   design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[4]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X40Y106   design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X46Y86    design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X46Y86    design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X46Y86    design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X46Y85    design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y86    design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y86    design_fpga_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.291ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 0.642ns (8.043%)  route 7.340ns (91.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.685     2.979    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.330     7.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.951 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=222, routed)         3.010    10.961    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]
    SLICE_X37Y109        FDCE                                         f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.651    22.830    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X37Y109        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[9]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X37Y109        FDCE (Recov_fdce_C_CLR)     -0.405    22.252    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[9]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                 11.291    

Slack (MET) :             11.332ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 0.642ns (8.085%)  route 7.299ns (91.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.685     2.979    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.330     7.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.951 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=222, routed)         2.968    10.920    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]
    SLICE_X37Y110        FDCE                                         f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.651    22.830    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X37Y110        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[5]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X37Y110        FDCE (Recov_fdce_C_CLR)     -0.405    22.252    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[5]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                 11.332    

Slack (MET) :             11.332ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 0.642ns (8.085%)  route 7.299ns (91.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.685     2.979    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.330     7.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.951 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=222, routed)         2.968    10.920    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]
    SLICE_X37Y110        FDCE                                         f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.651    22.830    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X37Y110        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[6]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X37Y110        FDCE (Recov_fdce_C_CLR)     -0.405    22.252    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[6]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                 11.332    

Slack (MET) :             11.332ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 0.642ns (8.085%)  route 7.299ns (91.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.685     2.979    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.330     7.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.951 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=222, routed)         2.968    10.920    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]
    SLICE_X37Y110        FDCE                                         f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.651    22.830    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X37Y110        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[7]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X37Y110        FDCE (Recov_fdce_C_CLR)     -0.405    22.252    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[7]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                 11.332    

Slack (MET) :             11.332ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 0.642ns (8.085%)  route 7.299ns (91.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.685     2.979    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.330     7.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.951 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=222, routed)         2.968    10.920    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]
    SLICE_X37Y110        FDCE                                         f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.651    22.830    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X37Y110        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[8]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X37Y110        FDCE (Recov_fdce_C_CLR)     -0.405    22.252    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_reg[8]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                 11.332    

Slack (MET) :             11.418ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 0.642ns (8.085%)  route 7.299ns (91.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.685     2.979    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.330     7.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.951 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=222, routed)         2.968    10.920    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/AR[0]
    SLICE_X36Y110        FDCE                                         f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.651    22.830    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/s00_axi_aclk
    SLICE_X36Y110        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[0]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X36Y110        FDCE (Recov_fdce_C_CLR)     -0.319    22.338    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[0]
  -------------------------------------------------------------------
                         required time                         22.338    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                 11.418    

Slack (MET) :             11.418ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 0.642ns (8.085%)  route 7.299ns (91.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.685     2.979    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.330     7.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.951 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=222, routed)         2.968    10.920    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/AR[0]
    SLICE_X36Y110        FDCE                                         f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.651    22.830    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/s00_axi_aclk
    SLICE_X36Y110        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[3]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X36Y110        FDCE (Recov_fdce_C_CLR)     -0.319    22.338    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[3]
  -------------------------------------------------------------------
                         required time                         22.338    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                 11.418    

Slack (MET) :             11.577ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 0.642ns (8.340%)  route 7.056ns (91.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.685     2.979    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.330     7.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.951 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=222, routed)         2.726    10.677    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/AR[0]
    SLICE_X35Y108        FDCE                                         f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.653    22.832    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/s00_axi_aclk
    SLICE_X35Y108        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X35Y108        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                 11.577    

Slack (MET) :             11.577ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 0.642ns (8.340%)  route 7.056ns (91.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.685     2.979    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.330     7.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.951 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=222, routed)         2.726    10.677    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/AR[0]
    SLICE_X35Y108        FDCE                                         f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.653    22.832    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/s00_axi_aclk
    SLICE_X35Y108        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X35Y108        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                 11.577    

Slack (MET) :             11.577ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 0.642ns (8.340%)  route 7.056ns (91.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.685     2.979    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.330     7.827    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y108        LUT1 (Prop_lut1_I0_O)        0.124     7.951 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=222, routed)         2.726    10.677    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/AR[0]
    SLICE_X35Y108        FDCE                                         f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        1.653    22.832    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/s00_axi_aclk
    SLICE_X35Y108        FDCE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X35Y108        FDCE (Recov_fdce_C_CLR)     -0.405    22.254    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                 11.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.312%)  route 0.408ns (68.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X45Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.207     1.234    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.279 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.202     1.481    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X46Y80         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.814     1.180    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X46Y80         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result_reg[0]/C
                         clock pessimism             -0.282     0.898    
    SLICE_X46Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.831    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.312%)  route 0.408ns (68.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X45Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.207     1.234    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.279 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.202     1.481    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X46Y80         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.814     1.180    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X46Y80         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result_reg[1]/C
                         clock pessimism             -0.282     0.898    
    SLICE_X46Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.831    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.312%)  route 0.408ns (68.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X45Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.207     1.234    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.279 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.202     1.481    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X46Y80         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.814     1.180    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X46Y80         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result_reg[6]/C
                         clock pessimism             -0.282     0.898    
    SLICE_X46Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.831    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Code_result_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.368%)  route 0.407ns (68.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X45Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.207     1.234    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.279 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.200     1.480    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X40Y81         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.815     1.181    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X40Y81         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[0]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.368%)  route 0.407ns (68.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X45Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.207     1.234    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.279 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.200     1.480    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X40Y81         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.815     1.181    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X40Y81         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[10]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.368%)  route 0.407ns (68.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X45Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.207     1.234    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.279 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.200     1.480    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X40Y81         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.815     1.181    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X40Y81         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[1]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.368%)  route 0.407ns (68.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X45Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.207     1.234    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.279 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.200     1.480    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X40Y81         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.815     1.181    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X40Y81         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[2]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.368%)  route 0.407ns (68.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X45Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.207     1.234    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.279 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.200     1.480    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X40Y81         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.815     1.181    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X40Y81         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[3]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.368%)  route 0.407ns (68.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X45Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.207     1.234    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.279 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.200     1.480    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X40Y81         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.815     1.181    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X40Y81         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[4]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.368%)  route 0.407ns (68.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X45Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.207     1.234    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.279 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.200     1.480    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X40Y81         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2779, routed)        0.815     1.181    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X40Y81         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[8]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Reg_Data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.655    





