#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 27 18:20:02 2023
# Process ID: 25136
# Current directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_frequency_counter_aclk_kernel_00_0_synth_1
# Command line: vivado -log bd_1361_frequency_counter_aclk_kernel_00_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_1361_frequency_counter_aclk_kernel_00_0.tcl
# Log file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_frequency_counter_aclk_kernel_00_0_synth_1/bd_1361_frequency_counter_aclk_kernel_00_0.vds
# Journal file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_frequency_counter_aclk_kernel_00_0_synth_1/vivado.jou
# Running On: wolverine.cs.ucr.edu, OS: Linux, CPU Frequency: 2599.811 MHz, CPU Physical cores: 16, Host memory: 134923 MB
#-----------------------------------------------------------
source bd_1361_frequency_counter_aclk_kernel_00_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.316 ; gain = 88.984 ; free physical = 94273 ; free virtual = 117878
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_frequency_counter_aclk_kernel_00_0
Command: synth_design -top bd_1361_frequency_counter_aclk_kernel_00_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26268
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3426.137 ; gain = 353.758 ; free physical = 89678 ; free virtual = 113322
Synthesis current peak Physical Memory [PSS] (MB): peak = 2488.915; parent = 2370.990; children = 117.925
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4551.066; parent = 3432.078; children = 1118.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_1361_frequency_counter_aclk_kernel_00_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_60/synth/bd_1361_frequency_counter_aclk_kernel_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'shell_utils_frequency_counter_v1_0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/26b2/hdl/shell_utils_frequency_counter_v1_0_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized0' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/26b2/hdl/shell_utils_frequency_counter_v1_0_rfs.v:187]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/26b2/hdl/shell_utils_frequency_counter_v1_0_rfs.v:234]
INFO: [Synth 8-6155] done synthesizing module 'shell_utils_frequency_counter_v1_0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/26b2/hdl/shell_utils_frequency_counter_v1_0_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'bd_1361_frequency_counter_aclk_kernel_00_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_60/synth/bd_1361_frequency_counter_aclk_kernel_00_0.v:53]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[4] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[7] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[6] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[5] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[4] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[3] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[2] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[1] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[19] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[18] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[17] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[16] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[15] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[14] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[13] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[12] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[11] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[10] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[9] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[8] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[7] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[6] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[5] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_clk2 in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_clk3 in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3500.051 ; gain = 427.672 ; free physical = 90375 ; free virtual = 114019
Synthesis current peak Physical Memory [PSS] (MB): peak = 2488.915; parent = 2370.990; children = 130.036
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4811.328; parent = 3500.047; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3517.859 ; gain = 445.480 ; free physical = 90387 ; free virtual = 114030
Synthesis current peak Physical Memory [PSS] (MB): peak = 2488.915; parent = 2370.990; children = 130.036
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4829.141; parent = 3517.859; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3517.859 ; gain = 445.480 ; free physical = 90402 ; free virtual = 114046
Synthesis current peak Physical Memory [PSS] (MB): peak = 2488.915; parent = 2370.990; children = 130.036
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4829.141; parent = 3517.859; children = 1311.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3517.859 ; gain = 0.000 ; free physical = 90381 ; free virtual = 114025
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_60/bd_1361_frequency_counter_aclk_kernel_00_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_60/bd_1361_frequency_counter_aclk_kernel_00_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_frequency_counter_aclk_kernel_00_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_frequency_counter_aclk_kernel_00_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_1361_frequency_counter_aclk_kernel_00_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_1361_frequency_counter_aclk_kernel_00_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3642.449 ; gain = 0.000 ; free physical = 90943 ; free virtual = 114583
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3642.449 ; gain = 0.000 ; free physical = 90911 ; free virtual = 114552
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3642.449 ; gain = 570.070 ; free physical = 89716 ; free virtual = 113368
Synthesis current peak Physical Memory [PSS] (MB): peak = 2518.824; parent = 2389.721; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4953.730; parent = 3642.449; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3642.449 ; gain = 570.070 ; free physical = 89712 ; free virtual = 113364
Synthesis current peak Physical Memory [PSS] (MB): peak = 2518.824; parent = 2389.721; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4953.730; parent = 3642.449; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_frequency_counter_aclk_kernel_00_0_synth_1/dont_touch.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\CLKS[0].cdc_done . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\CLKS[1].cdc_done . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\CLKS[0].cdc_test_clk0_cntr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\CLKS[1].cdc_test_clk0_cntr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\CLKS[0].cdc_rst_cn0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\CLKS[1].cdc_rst_cn0 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3642.449 ; gain = 570.070 ; free physical = 89702 ; free virtual = 113354
Synthesis current peak Physical Memory [PSS] (MB): peak = 2518.824; parent = 2389.721; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4953.730; parent = 3642.449; children = 1311.281
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'shell_utils_frequency_counter_v1_0_0'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'shell_utils_frequency_counter_v1_0_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              IDLE_WRITE |                              001 |                              001
   WAIT_FOR_WVALID_WRITE |                              010 |                              010
   WAIT_FOR_BREADY_WRITE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_write_reg' in module 'shell_utils_frequency_counter_v1_0_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               IDLE_READ |                               01 |                               01
    WAIT_FOR_RVALID_READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_read_reg' in module 'shell_utils_frequency_counter_v1_0_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3642.453 ; gain = 570.074 ; free physical = 89658 ; free virtual = 113311
Synthesis current peak Physical Memory [PSS] (MB): peak = 2518.824; parent = 2389.721; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4953.730; parent = 3642.449; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3642.453 ; gain = 570.074 ; free physical = 90352 ; free virtual = 114009
Synthesis current peak Physical Memory [PSS] (MB): peak = 2518.824; parent = 2389.721; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4953.730; parent = 3642.449; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/CLKS[0].cdc_rst_cn0/src_arst' to pin '{inst/rst_cnt_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/CLKS[1].cdc_rst_cn0/src_arst' to pin '{inst/rst_cnt_reg[1]/Q}'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 3894.836 ; gain = 822.457 ; free physical = 86926 ; free virtual = 110583
Synthesis current peak Physical Memory [PSS] (MB): peak = 2941.481; parent = 2811.736; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5206.121; parent = 3894.840; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 3915.867 ; gain = 843.488 ; free physical = 86861 ; free virtual = 110518
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.542; parent = 2817.895; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5227.152; parent = 3915.871; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3923.875 ; gain = 851.496 ; free physical = 87025 ; free virtual = 110682
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.542; parent = 2817.895; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5235.160; parent = 3923.879; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3923.879 ; gain = 851.500 ; free physical = 87061 ; free virtual = 110718
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.542; parent = 2817.895; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5235.160; parent = 3923.879; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3923.879 ; gain = 851.500 ; free physical = 87053 ; free virtual = 110711
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.542; parent = 2817.895; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5235.160; parent = 3923.879; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3923.879 ; gain = 851.500 ; free physical = 87209 ; free virtual = 110867
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.963; parent = 2817.895; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5235.160; parent = 3923.879; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3923.879 ; gain = 851.500 ; free physical = 87194 ; free virtual = 110852
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.963; parent = 2817.895; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5235.160; parent = 3923.879; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3923.879 ; gain = 851.500 ; free physical = 87172 ; free virtual = 110830
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.963; parent = 2817.895; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5235.160; parent = 3923.879; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3923.879 ; gain = 851.500 ; free physical = 87150 ; free virtual = 110808
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.966; parent = 2817.895; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5235.160; parent = 3923.879; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    12|
|2     |LUT1   |     8|
|3     |LUT2   |     2|
|4     |LUT3   |     1|
|5     |LUT4   |     3|
|6     |LUT5   |     5|
|7     |LUT6   |    50|
|8     |FDCE   |    64|
|9     |FDPE   |     6|
|10    |FDRE   |   186|
|11    |FDSE   |    35|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3923.879 ; gain = 851.500 ; free physical = 87157 ; free virtual = 110815
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.966; parent = 2817.895; children = 130.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5235.160; parent = 3923.879; children = 1311.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 95 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3923.879 ; gain = 726.910 ; free physical = 87210 ; free virtual = 110867
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3923.883 ; gain = 851.500 ; free physical = 87151 ; free virtual = 110809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3937.816 ; gain = 0.000 ; free physical = 87170 ; free virtual = 110828
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4007.496 ; gain = 0.000 ; free physical = 87105 ; free virtual = 110763
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4636f0b6
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 4007.496 ; gain = 2053.582 ; free physical = 87449 ; free virtual = 111108
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_frequency_counter_aclk_kernel_00_0_synth_1/bd_1361_frequency_counter_aclk_kernel_00_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_1361_frequency_counter_aclk_kernel_00_0, cache-ID = b4475df39407a1aa
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_frequency_counter_aclk_kernel_00_0_synth_1/bd_1361_frequency_counter_aclk_kernel_00_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_1361_frequency_counter_aclk_kernel_00_0_utilization_synth.rpt -pb bd_1361_frequency_counter_aclk_kernel_00_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:21:23 2023...
