// Seed: 2508620145
`define pp_1 0
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input logic id_1,
    input logic id_2
);
  logic id_3;
  assign {1 ? 1 : 1'b0} = id_2;
  assign id_1 = 1;
  logic id_4, id_5, id_6, id_7;
  logic id_8, id_9;
  logic id_10;
endmodule
