#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sat Jun 15 10:33:35 2024
# Process ID: 39181
# Current directory: /mnt/Shared/SoC/Vivado/2_homework
# Command line: vivado
# Log file: /mnt/Shared/SoC/Vivado/2_homework/vivado.log
# Journal file: /mnt/Shared/SoC/Vivado/2_homework/vivado.jou
# Running On: tony-ubuntu, OS: Linux, CPU Frequency: 3258.910 MHz, CPU Physical cores: 14, Host memory: 33372 MB
#-----------------------------------------------------------
start_gui
open_project /mnt/Shared/SoC/Vivado/2_homework/2_homework.xpr
update_compile_order -fileset sources_1
close [ open /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v w ]
add_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_RV32I_SoC [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config /mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
add_bp {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v} 378
remove_bps -file {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v} -line 378
save_wave_config {/mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg}
launch_simulation -mode post-implementation -type functional
open_wave_config /mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
close_sim
save_wave_config {/mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg}
close_sim
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rv32i_cpu [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
open_run synth_1 -name synth_1
write_verilog -force -mode synth_stub ./rv32i_cpu.v
write_edif -force ./rv32i_cpu.edn
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RV32I_SoC [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_seg5.coe} [get_ips ram_2port_2048x32]
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
wait_on_run ram_2port_2048x32_synth_1
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
open_run synth_1 -name synth_1
close_design
launch_simulation -mode post-implementation -type functional
open_wave_config /mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
relaunch_sim
launch_simulation
open_wave_config /mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
current_sim simulation_3
close_sim
relaunch_sim
run 10 s
