Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Apr 14 05:39:22 2021
| Host         : VM2639-zhou-vivado running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : fifo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: sdu_ins/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sdu_ins/mask_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sdu_ins/mask_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sdu_ins/mask_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sdu_ins/mask_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sdu_ins/mask_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sdu_ins/mask_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sdu_ins/mask_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sdu_ins/mask_reg_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.174        0.000                      0                  108        0.149        0.000                      0                  108        3.750        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.174        0.000                      0                  108        0.149        0.000                      0                  108        3.750        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.570%)  route 2.410ns (74.430%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 f  lcu_ins/rstate_reg[3]/Q
                         net (fo=4, routed)           0.959     6.714    lcu_ins/Q[3]
    SLICE_X3Y132         LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  lcu_ins/full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.417     7.255    lcu_ins/full_OBUF_inst_i_2_n_0
    SLICE_X1Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.379 f  lcu_ins/full_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.417     7.796    lcu_ins/full_OBUF
    SLICE_X1Y131         LUT3 (Prop_lut3_I2_O)        0.124     7.920 r  lcu_ins/regfile_reg_r1_0_7_0_3_i_1/O
                         net (fo=16, routed)          0.618     8.537    reg_ins/regfile_reg_r1_0_7_0_3/WE
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.578    15.000    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMA/CLK
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y129         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.712    reg_ins/regfile_reg_r1_0_7_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.570%)  route 2.410ns (74.430%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 f  lcu_ins/rstate_reg[3]/Q
                         net (fo=4, routed)           0.959     6.714    lcu_ins/Q[3]
    SLICE_X3Y132         LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  lcu_ins/full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.417     7.255    lcu_ins/full_OBUF_inst_i_2_n_0
    SLICE_X1Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.379 f  lcu_ins/full_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.417     7.796    lcu_ins/full_OBUF
    SLICE_X1Y131         LUT3 (Prop_lut3_I2_O)        0.124     7.920 r  lcu_ins/regfile_reg_r1_0_7_0_3_i_1/O
                         net (fo=16, routed)          0.618     8.537    reg_ins/regfile_reg_r1_0_7_0_3/WE
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.578    15.000    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y129         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.712    reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.570%)  route 2.410ns (74.430%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 f  lcu_ins/rstate_reg[3]/Q
                         net (fo=4, routed)           0.959     6.714    lcu_ins/Q[3]
    SLICE_X3Y132         LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  lcu_ins/full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.417     7.255    lcu_ins/full_OBUF_inst_i_2_n_0
    SLICE_X1Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.379 f  lcu_ins/full_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.417     7.796    lcu_ins/full_OBUF
    SLICE_X1Y131         LUT3 (Prop_lut3_I2_O)        0.124     7.920 r  lcu_ins/regfile_reg_r1_0_7_0_3_i_1/O
                         net (fo=16, routed)          0.618     8.537    reg_ins/regfile_reg_r1_0_7_0_3/WE
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.578    15.000    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMB/CLK
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y129         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.712    reg_ins/regfile_reg_r1_0_7_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.570%)  route 2.410ns (74.430%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 f  lcu_ins/rstate_reg[3]/Q
                         net (fo=4, routed)           0.959     6.714    lcu_ins/Q[3]
    SLICE_X3Y132         LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  lcu_ins/full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.417     7.255    lcu_ins/full_OBUF_inst_i_2_n_0
    SLICE_X1Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.379 f  lcu_ins/full_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.417     7.796    lcu_ins/full_OBUF
    SLICE_X1Y131         LUT3 (Prop_lut3_I2_O)        0.124     7.920 r  lcu_ins/regfile_reg_r1_0_7_0_3_i_1/O
                         net (fo=16, routed)          0.618     8.537    reg_ins/regfile_reg_r1_0_7_0_3/WE
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.578    15.000    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y129         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.712    reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.570%)  route 2.410ns (74.430%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 f  lcu_ins/rstate_reg[3]/Q
                         net (fo=4, routed)           0.959     6.714    lcu_ins/Q[3]
    SLICE_X3Y132         LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  lcu_ins/full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.417     7.255    lcu_ins/full_OBUF_inst_i_2_n_0
    SLICE_X1Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.379 f  lcu_ins/full_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.417     7.796    lcu_ins/full_OBUF
    SLICE_X1Y131         LUT3 (Prop_lut3_I2_O)        0.124     7.920 r  lcu_ins/regfile_reg_r1_0_7_0_3_i_1/O
                         net (fo=16, routed)          0.618     8.537    reg_ins/regfile_reg_r1_0_7_0_3/WE
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.578    15.000    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMC/CLK
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y129         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.712    reg_ins/regfile_reg_r1_0_7_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.570%)  route 2.410ns (74.430%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 f  lcu_ins/rstate_reg[3]/Q
                         net (fo=4, routed)           0.959     6.714    lcu_ins/Q[3]
    SLICE_X3Y132         LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  lcu_ins/full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.417     7.255    lcu_ins/full_OBUF_inst_i_2_n_0
    SLICE_X1Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.379 f  lcu_ins/full_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.417     7.796    lcu_ins/full_OBUF
    SLICE_X1Y131         LUT3 (Prop_lut3_I2_O)        0.124     7.920 r  lcu_ins/regfile_reg_r1_0_7_0_3_i_1/O
                         net (fo=16, routed)          0.618     8.537    reg_ins/regfile_reg_r1_0_7_0_3/WE
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.578    15.000    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMC_D1/CLK
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y129         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.712    reg_ins/regfile_reg_r1_0_7_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.570%)  route 2.410ns (74.430%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 f  lcu_ins/rstate_reg[3]/Q
                         net (fo=4, routed)           0.959     6.714    lcu_ins/Q[3]
    SLICE_X3Y132         LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  lcu_ins/full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.417     7.255    lcu_ins/full_OBUF_inst_i_2_n_0
    SLICE_X1Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.379 f  lcu_ins/full_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.417     7.796    lcu_ins/full_OBUF
    SLICE_X1Y131         LUT3 (Prop_lut3_I2_O)        0.124     7.920 r  lcu_ins/regfile_reg_r1_0_7_0_3_i_1/O
                         net (fo=16, routed)          0.618     8.537    reg_ins/regfile_reg_r1_0_7_0_3/WE
    SLICE_X2Y129         RAMS32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.578    15.000    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMS32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMD/CLK
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y129         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    14.712    reg_ins/regfile_reg_r1_0_7_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.570%)  route 2.410ns (74.430%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 f  lcu_ins/rstate_reg[3]/Q
                         net (fo=4, routed)           0.959     6.714    lcu_ins/Q[3]
    SLICE_X3Y132         LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  lcu_ins/full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.417     7.255    lcu_ins/full_OBUF_inst_i_2_n_0
    SLICE_X1Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.379 f  lcu_ins/full_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.417     7.796    lcu_ins/full_OBUF
    SLICE_X1Y131         LUT3 (Prop_lut3_I2_O)        0.124     7.920 r  lcu_ins/regfile_reg_r1_0_7_0_3_i_1/O
                         net (fo=16, routed)          0.618     8.537    reg_ins/regfile_reg_r1_0_7_0_3/WE
    SLICE_X2Y129         RAMS32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.578    15.000    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMS32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMD_D1/CLK
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y129         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    14.712    reg_ins/regfile_reg_r1_0_7_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcu_ins/rstate_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.058ns (30.186%)  route 2.447ns (69.814%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  lcu_ins/rstate_reg[3]/Q
                         net (fo=4, routed)           0.959     6.714    lcu_ins/Q[3]
    SLICE_X3Y132         LUT4 (Prop_lut4_I2_O)        0.152     6.866 f  lcu_ins/emp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.441     7.307    lcu_ins/emp_OBUF_inst_i_2_n_0
    SLICE_X1Y130         LUT5 (Prop_lut5_I3_O)        0.326     7.633 r  lcu_ins/rd0_reg[3]_i_1/O
                         net (fo=8, routed)           0.567     8.200    lcu_ins/rstate0
    SLICE_X3Y129         LUT2 (Prop_lut2_I0_O)        0.124     8.324 r  lcu_ins/rstate[7]_i_1/O
                         net (fo=8, routed)           0.480     8.804    lcu_ins/rstate[7]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.578    15.000    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[1]/C
                         clock pessimism              0.299    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y130         FDRE (Setup_fdre_C_CE)      -0.205    15.059    lcu_ins/rstate_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcu_ins/rstate_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.058ns (30.186%)  route 2.447ns (69.814%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  lcu_ins/rstate_reg[3]/Q
                         net (fo=4, routed)           0.959     6.714    lcu_ins/Q[3]
    SLICE_X3Y132         LUT4 (Prop_lut4_I2_O)        0.152     6.866 f  lcu_ins/emp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.441     7.307    lcu_ins/emp_OBUF_inst_i_2_n_0
    SLICE_X1Y130         LUT5 (Prop_lut5_I3_O)        0.326     7.633 r  lcu_ins/rd0_reg[3]_i_1/O
                         net (fo=8, routed)           0.567     8.200    lcu_ins/rstate0
    SLICE_X3Y129         LUT2 (Prop_lut2_I0_O)        0.124     8.324 r  lcu_ins/rstate[7]_i_1/O
                         net (fo=8, routed)           0.480     8.804    lcu_ins/rstate[7]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.578    15.000    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[2]/C
                         clock pessimism              0.299    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y130         FDRE (Setup_fdre_C_CE)      -0.205    15.059    lcu_ins/rstate_reg[2]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  6.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.956%)  route 0.330ns (70.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.509    lcu_ins/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  lcu_ins/tail_reg[1]/Q
                         net (fo=25, routed)          0.330     1.980    reg_ins/regfile_reg_r1_0_7_0_3/ADDRD1
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     2.025    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMA/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    reg_ins/regfile_reg_r1_0_7_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.956%)  route 0.330ns (70.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.509    lcu_ins/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  lcu_ins/tail_reg[1]/Q
                         net (fo=25, routed)          0.330     1.980    reg_ins/regfile_reg_r1_0_7_0_3/ADDRD1
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     2.025    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.956%)  route 0.330ns (70.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.509    lcu_ins/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  lcu_ins/tail_reg[1]/Q
                         net (fo=25, routed)          0.330     1.980    reg_ins/regfile_reg_r1_0_7_0_3/ADDRD1
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     2.025    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMB/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    reg_ins/regfile_reg_r1_0_7_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.956%)  route 0.330ns (70.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.509    lcu_ins/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  lcu_ins/tail_reg[1]/Q
                         net (fo=25, routed)          0.330     1.980    reg_ins/regfile_reg_r1_0_7_0_3/ADDRD1
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     2.025    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.956%)  route 0.330ns (70.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.509    lcu_ins/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  lcu_ins/tail_reg[1]/Q
                         net (fo=25, routed)          0.330     1.980    reg_ins/regfile_reg_r1_0_7_0_3/ADDRD1
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     2.025    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMC/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    reg_ins/regfile_reg_r1_0_7_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.956%)  route 0.330ns (70.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.509    lcu_ins/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  lcu_ins/tail_reg[1]/Q
                         net (fo=25, routed)          0.330     1.980    reg_ins/regfile_reg_r1_0_7_0_3/ADDRD1
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     2.025    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMC_D1/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    reg_ins/regfile_reg_r1_0_7_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.956%)  route 0.330ns (70.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.509    lcu_ins/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  lcu_ins/tail_reg[1]/Q
                         net (fo=25, routed)          0.330     1.980    reg_ins/regfile_reg_r1_0_7_0_3/ADDRD1
    SLICE_X2Y129         RAMS32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     2.025    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMS32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMD/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.831    reg_ins/regfile_reg_r1_0_7_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.956%)  route 0.330ns (70.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.509    lcu_ins/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  lcu_ins/tail_reg[1]/Q
                         net (fo=25, routed)          0.330     1.980    reg_ins/regfile_reg_r1_0_7_0_3/ADDRD1
    SLICE_X2Y129         RAMS32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     2.025    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMS32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMD_D1/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.831    reg_ins/regfile_reg_r1_0_7_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sdu_ins/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdu_ins/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    sdu_ins/clk_IBUF_BUFG
    SLICE_X5Y136         FDCE                                         r  sdu_ins/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDCE (Prop_fdce_C_Q)         0.141     1.653 f  sdu_ins/counter_reg[7]/Q
                         net (fo=5, routed)           0.068     1.722    sdu_ins/counter[7]
    SLICE_X4Y136         LUT6 (Prop_lut6_I2_O)        0.045     1.767 r  sdu_ins/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    sdu_ins/counter_0[1]
    SLICE_X4Y136         FDCE                                         r  sdu_ins/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.862     2.028    sdu_ins/clk_IBUF_BUFG
    SLICE_X4Y136         FDCE                                         r  sdu_ins/counter_reg[1]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X4Y136         FDCE (Hold_fdce_C_D)         0.092     1.617    sdu_ins/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r1_0_7_0_3/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.148ns (33.043%)  route 0.300ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.588     1.507    lcu_ins/clk_IBUF_BUFG
    SLICE_X2Y128         FDRE                                         r  lcu_ins/tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  lcu_ins/tail_reg[0]/Q
                         net (fo=26, routed)          0.300     1.955    reg_ins/regfile_reg_r1_0_7_0_3/ADDRD0
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     2.025    reg_ins/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y129         RAMD32                                       r  reg_ins/regfile_reg_r1_0_7_0_3/RAMA/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.779    reg_ins/regfile_reg_r1_0_7_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y130    lcu_ins/deq_r1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y130    lcu_ins/deq_r2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y130    lcu_ins/enq_r1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y131    lcu_ins/enq_r2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y128    lcu_ins/head_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y130    lcu_ins/head_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y130    lcu_ins/head_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y129    lcu_ins/rd0_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y129    lcu_ins/rd0_reg_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMC/CLK



