#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep 26 14:37:38 2022
# Process ID: 5668
# Current directory: H:/APS/LAB_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9800 H:\APS\LAB_1\LAB_1.xpr
# Log file: H:/APS/LAB_1/vivado.log
# Journal file: H:/APS/LAB_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/APS/LAB_1/LAB_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 875.703 ; gain = 261.008
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination
2. Failed to delete one or more files in run directory H:/APS/LAB_1/LAB_1.runs/synth_1

launch_runs impl_1 -jobs 6
[Mon Sep 26 14:53:38 2022] Launched synth_1...
Run output will be captured here: H:/APS/LAB_1/LAB_1.runs/synth_1/runme.log
[Mon Sep 26 14:53:38 2022] Launched impl_1...
Run output will be captured here: H:/APS/LAB_1/LAB_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 26 16:40:39 2022...
r database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1837.301 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1837.301 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1837.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1978.344 ; gain = 1070.613
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close [ open H:/APS/LAB_1/tb_1.v w ]
add_files H:/APS/LAB_1/tb_1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/APS/LAB_1/LAB_1.runs/synth_1

launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [H:/APS/LAB_1/tb_1.v:10]
[Mon Sep 26 14:46:01 2022] Launched synth_1...
Run output will be captured here: H:/APS/LAB_1/LAB_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files H:/APS/LAB_1/tb_1.v] -no_script -reset -force -quiet
remove_files  H:/APS/LAB_1/tb_1.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close [ open H:/APS/LAB_1/LAB_1.srcs/sources_1/new/tb_2.v w ]
add_files H:/APS/LAB_1/LAB_1.srcs/sources_1/new/tb_2.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files H:/APS/LAB_1/LAB_1.srcs/sources_1/new/tb_2.v] -no_script -reset -force -quiet
remove_files  H:/APS/LAB_1/LAB_1.srcs/sources_1/new/tb_2.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open H:/APS/LAB_1/LAB_1.srcs/sim_1/new/testb_1.sv w ]
add_files -fileset sim_1 H:/APS/LAB_1/LAB_1.srcs/sim_1/new/testb_1.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/APS/LAB_1/LAB_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Sep 26 14:50:02 2022] Launched synth_1...
Run output will be captured here: H:/APS/LAB_1/LAB_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Sep 26 14:53:03 2022] Launched impl_1...
Run output will be captured here: H:/APS/LAB_1/LAB_1.runs/impl_1/runme.log
close [ open H:/APS/LAB_1/LAB_1.srcs/sources_1/new/Register_file.v w ]
add_files H:/APS/LAB_1/LAB_1.srcs/sources_1/new/Register_file.v
update_compile_order -fileset sources_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2074.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 2074.137 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2074.137 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2085.258 ; gain = 27.477
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open H:/APS/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv w ]
add_files -fileset sim_1 H:/APS/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files H:/APS/LAB_1/LAB_1.srcs/sources_1/new/Register_file.v] -no_script -reset -force -quiet
remove_files  H:/APS/LAB_1/LAB_1.srcs/sources_1/new/Register_file.v
add_files -norecurse H:/APS/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/APS/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_banch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/APS/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_banch_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/APS/LAB_1/LAB_1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/APS/LAB_1/LAB_1.srcs/sim_1/new/testb_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_banch
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/APS/LAB_1/LAB_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/APS/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_banch_behav xil_defaultlib.test_banch xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_banch_behav xil_defaultlib.test_banch xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.test_banch
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_banch_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source H:/APS/LAB_1/LAB_1.sim/sim_1/behav/xsim/xsim.dir/test_banch_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 26 16:38:38 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2924.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/APS/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_banch_behav -key {Behavioral:sim_1:Functional:test_banch} -tclbatch {test_banch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
FATAL_ERROR: PrivateChannel: Error creating client socket.
ERROR: [Simtcl 6-50] Simulation engine failed to start: Simulation exited with status code 4.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2924.219 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project D:/8202040/LAB_1/LAB_1.xpr
INFO: [Project 1-313] Project file moved from 'H:/APS/LAB_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.219 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_banch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_banch_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/testb_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_banch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_banch_behav xil_defaultlib.test_banch xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_banch_behav xil_defaultlib.test_banch xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.test_banch
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_banch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_banch_behav -key {Behavioral:sim_1:Functional:test_banch} -tclbatch {test_banch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_banch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good, wait           3 and result          3
Good, wait           2 and result          2
Good, wait           2 and result          2
Wait           1, but Result          2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_banch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2924.219 ; gain = 0.000
set_property top TB_RF_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RF_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_RF_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_RF_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <reg_write> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RF_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_RF_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_RF_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <reg_write> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RF_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_RF_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_RF_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <reg_write> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RF_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_RF_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_RF_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <reg_write> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RF_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_RF_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_RF_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1300] range index cannot be a real number [D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv:25]
ERROR: [VRFC 10-1300] range index cannot be a real number [D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv:26]
ERROR: [VRFC 10-1300] range index cannot be a real number [D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RF_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_RF_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv:25]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv:26]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv:27]
ERROR: [VRFC 10-2865] module 'Register_file' ignored due to previous errors [D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RF_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_RF_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_RF_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1300] range index cannot be a real number [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:27]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'adr1' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:38]
ERROR: [VRFC 10-1300] range index cannot be a real number [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:28]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'adr2' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:39]
ERROR: [VRFC 10-1300] range index cannot be a real number [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:29]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'adr3' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:40]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'wd3' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:42]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'rd1' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:43]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'rd2' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RF_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_RF_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_RF_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'wd3' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:42]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'rd1' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:43]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'rd2' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.TB_RF_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_RF_1_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim/xsim.dir/TB_RF_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 26 17:02:45 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2924.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2924.219 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
Good, wait           3 and result          3
Good, wait           2 and result          2
Good, wait           2 and result          2
Wait           1, but Result          2
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2924.219 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/testb_1.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/testb_1.sv
export_ip_user_files -of_objects  [get_files D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB.sv
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RF_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_RF_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'wd3' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:42]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'rd1' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:43]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'rd2' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_RF_1_behav -key {Behavioral:sim_1:Functional:TB_RF_1} -tclbatch {TB_RF_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_RF_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_RF_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2924.219 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RF_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_RF_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_RF_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'wd3' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:51]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'rd1' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:52]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'rd2' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.TB_RF_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_RF_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.219 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TB_RF_1/DUT/RF}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RF_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_RF_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_RF_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'wd3' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:51]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'rd1' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:52]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'rd2' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.TB_RF_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_RF_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2924.219 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RF_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_RF_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_RF_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8202040/LAB_1/LAB_1.sim/sim_1/behav/xsim'
"xelab -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12da778299884e268e4d27cdeafc9d0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RF_1_behav xil_defaultlib.TB_RF_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'wd3' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:51]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'rd1' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:52]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'rd2' [D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.TB_RF_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_RF_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Bad
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
GOOD
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2924.219 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/mem.mem w ]
add_files -fileset sim_1 D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/mem.mem
