<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-davinci › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Interrupt handler for DaVinci boards.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 Texas Instruments.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/cputype.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>

<span class="cp">#define FIQ_REG0_OFFSET		0x0000</span>
<span class="cp">#define FIQ_REG1_OFFSET		0x0004</span>
<span class="cp">#define IRQ_REG0_OFFSET		0x0008</span>
<span class="cp">#define IRQ_REG1_OFFSET		0x000C</span>
<span class="cp">#define IRQ_ENT_REG0_OFFSET	0x0018</span>
<span class="cp">#define IRQ_ENT_REG1_OFFSET	0x001C</span>
<span class="cp">#define IRQ_INCTL_REG_OFFSET	0x0020</span>
<span class="cp">#define IRQ_EABASE_REG_OFFSET	0x0024</span>
<span class="cp">#define IRQ_INTPRI0_REG_OFFSET	0x0030</span>
<span class="cp">#define IRQ_INTPRI7_REG_OFFSET	0x004C</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">davinci_irq_writel</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">davinci_intc_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span>
<span class="nf">davinci_alloc_gc</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span><span class="p">;</span>

	<span class="n">gc</span> <span class="o">=</span> <span class="n">irq_alloc_generic_chip</span><span class="p">(</span><span class="s">&quot;AINTC&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">irq_start</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: irq_alloc_generic_chip for IRQ %u failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">__func__</span><span class="p">,</span> <span class="n">irq_start</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ct</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">irq_gc_ack_set_bit</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">irq_gc_mask_clr_bit</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">irq_gc_mask_set_bit</span><span class="p">;</span>

	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="n">IRQ_REG0_OFFSET</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">IRQ_ENT_REG0_OFFSET</span><span class="p">;</span>
	<span class="n">irq_setup_generic_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">,</span> <span class="n">IRQ_MSK</span><span class="p">(</span><span class="n">num</span><span class="p">),</span> <span class="n">IRQ_GC_INIT_MASK_CACHE</span><span class="p">,</span>
			       <span class="n">IRQ_NOREQUEST</span> <span class="o">|</span> <span class="n">IRQ_NOPROBE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* ARM Interrupt Controller Initialization */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">davinci_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">davinci_def_priorities</span> <span class="o">=</span> <span class="n">davinci_soc_info</span><span class="p">.</span><span class="n">intc_irq_prios</span><span class="p">;</span>

	<span class="n">davinci_intc_type</span> <span class="o">=</span> <span class="n">DAVINCI_INTC_TYPE_AINTC</span><span class="p">;</span>
	<span class="n">davinci_intc_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">davinci_soc_info</span><span class="p">.</span><span class="n">intc_base</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">davinci_intc_base</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Clear all interrupt requests */</span>
	<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="o">~</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">FIQ_REG0_OFFSET</span><span class="p">);</span>
	<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="o">~</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">FIQ_REG1_OFFSET</span><span class="p">);</span>
	<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="o">~</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">IRQ_REG0_OFFSET</span><span class="p">);</span>
	<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="o">~</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">IRQ_REG1_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Disable all interrupts */</span>
	<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">IRQ_ENT_REG0_OFFSET</span><span class="p">);</span>
	<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">IRQ_ENT_REG1_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Interrupts disabled immediately, IRQ entry reflects all */</span>
	<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">IRQ_INCTL_REG_OFFSET</span><span class="p">);</span>

	<span class="cm">/* we don&#39;t use the hardware vector table, just its entry addresses */</span>
	<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_EABASE_REG_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Clear all interrupt requests */</span>
	<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="o">~</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">FIQ_REG0_OFFSET</span><span class="p">);</span>
	<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="o">~</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">FIQ_REG1_OFFSET</span><span class="p">);</span>
	<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="o">~</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">IRQ_REG0_OFFSET</span><span class="p">);</span>
	<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="o">~</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">IRQ_REG1_OFFSET</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">IRQ_INTPRI0_REG_OFFSET</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">IRQ_INTPRI7_REG_OFFSET</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span>		<span class="n">pri</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pri</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">j</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">,</span> <span class="n">davinci_def_priorities</span><span class="o">++</span><span class="p">)</span>
			<span class="n">pri</span> <span class="o">|=</span> <span class="p">(</span><span class="o">*</span><span class="n">davinci_def_priorities</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">j</span><span class="p">;</span>
		<span class="n">davinci_irq_writel</span><span class="p">(</span><span class="n">pri</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">davinci_soc_info</span><span class="p">.</span><span class="n">intc_irq_num</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">32</span><span class="p">,</span> <span class="n">j</span> <span class="o">+=</span> <span class="mh">0x04</span><span class="p">)</span>
		<span class="n">davinci_alloc_gc</span><span class="p">(</span><span class="n">davinci_intc_base</span> <span class="o">+</span> <span class="n">j</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">IRQ_TINT1_TINT34</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
