<<<<<<< HEAD
vendor_name = ModelSim
source_file = 1, H:/Logica-Reconfiguravel/Relatorio6/projeto6.vhd
source_file = 1, H:/Logica-Reconfiguravel/Relatorio6/MinMaxPackage.vhd
source_file = 1, H:/Logica-Reconfiguravel/Relatorio6/Waveform.vwf
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, H:/Logica-Reconfiguravel/Relatorio6/db/projeto6.cbx.xml
design_name = hard_block
design_name = projeto6
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, projeto6, 1
instance = comp, \min_val[0]~output\, min_val[0]~output, projeto6, 1
instance = comp, \min_val[1]~output\, min_val[1]~output, projeto6, 1
instance = comp, \min_val[2]~output\, min_val[2]~output, projeto6, 1
instance = comp, \min_val[3]~output\, min_val[3]~output, projeto6, 1
instance = comp, \max_val[0]~output\, max_val[0]~output, projeto6, 1
instance = comp, \max_val[1]~output\, max_val[1]~output, projeto6, 1
instance = comp, \max_val[2]~output\, max_val[2]~output, projeto6, 1
instance = comp, \max_val[3]~output\, max_val[3]~output, projeto6, 1
instance = comp, \entrada4[3]~input\, entrada4[3]~input, projeto6, 1
instance = comp, \entrada4[2]~input\, entrada4[2]~input, projeto6, 1
instance = comp, \entrada4[1]~input\, entrada4[1]~input, projeto6, 1
instance = comp, \entrada4[0]~input\, entrada4[0]~input, projeto6, 1
instance = comp, \entrada3[1]~input\, entrada3[1]~input, projeto6, 1
instance = comp, \entrada3[2]~input\, entrada3[2]~input, projeto6, 1
instance = comp, \entrada2[2]~input\, entrada2[2]~input, projeto6, 1
instance = comp, \entrada1[3]~input\, entrada1[3]~input, projeto6, 1
instance = comp, \entrada1[2]~input\, entrada1[2]~input, projeto6, 1
instance = comp, \entrada2[3]~input\, entrada2[3]~input, projeto6, 1
instance = comp, \LessThan2~2\, LessThan2~2, projeto6, 1
instance = comp, \entrada2[1]~input\, entrada2[1]~input, projeto6, 1
instance = comp, \entrada1[1]~input\, entrada1[1]~input, projeto6, 1
instance = comp, \entrada1[0]~input\, entrada1[0]~input, projeto6, 1
instance = comp, \entrada2[0]~input\, entrada2[0]~input, projeto6, 1
instance = comp, \LessThan2~1\, LessThan2~1, projeto6, 1
instance = comp, \LessThan2~0\, LessThan2~0, projeto6, 1
instance = comp, \LessThan2~3\, LessThan2~3, projeto6, 1
instance = comp, \temp_min~6\, temp_min~6, projeto6, 1
instance = comp, \entrada3[0]~input\, entrada3[0]~input, projeto6, 1
instance = comp, \temp_min~9\, temp_min~9, projeto6, 1
instance = comp, \LessThan4~0\, LessThan4~0, projeto6, 1
instance = comp, \temp_min~8\, temp_min~8, projeto6, 1
instance = comp, \LessThan4~1\, LessThan4~1, projeto6, 1
instance = comp, \entrada3[3]~input\, entrada3[3]~input, projeto6, 1
instance = comp, \temp_min~7\, temp_min~7, projeto6, 1
instance = comp, \LessThan4~2\, LessThan4~2, projeto6, 1
instance = comp, \temp_min~12\, temp_min~12, projeto6, 1
instance = comp, \temp_min~10\, temp_min~10, projeto6, 1
instance = comp, \LessThan6~0\, LessThan6~0, projeto6, 1
instance = comp, \temp_min~11\, temp_min~11, projeto6, 1
instance = comp, \LessThan6~1\, LessThan6~1, projeto6, 1
instance = comp, \temp_min~17\, temp_min~17, projeto6, 1
instance = comp, \LessThan6~2\, LessThan6~2, projeto6, 1
instance = comp, \temp_min~13\, temp_min~13, projeto6, 1
instance = comp, \temp_min~14\, temp_min~14, projeto6, 1
instance = comp, \temp_min~15\, temp_min~15, projeto6, 1
instance = comp, \temp_min~16\, temp_min~16, projeto6, 1
instance = comp, \LessThan3~1\, LessThan3~1, projeto6, 1
instance = comp, \LessThan3~0\, LessThan3~0, projeto6, 1
instance = comp, \LessThan3~2\, LessThan3~2, projeto6, 1
instance = comp, \temp_max~9\, temp_max~9, projeto6, 1
instance = comp, \temp_max~6\, temp_max~6, projeto6, 1
instance = comp, \LessThan5~0\, LessThan5~0, projeto6, 1
instance = comp, \temp_max~7\, temp_max~7, projeto6, 1
instance = comp, \LessThan5~1\, LessThan5~1, projeto6, 1
instance = comp, \temp_max~8\, temp_max~8, projeto6, 1
instance = comp, \LessThan5~2\, LessThan5~2, projeto6, 1
instance = comp, \temp_max~11\, temp_max~11, projeto6, 1
instance = comp, \temp_max~12\, temp_max~12, projeto6, 1
instance = comp, \temp_max~10\, temp_max~10, projeto6, 1
instance = comp, \LessThan7~0\, LessThan7~0, projeto6, 1
instance = comp, \LessThan7~1\, LessThan7~1, projeto6, 1
instance = comp, \temp_max~17\, temp_max~17, projeto6, 1
instance = comp, \LessThan7~2\, LessThan7~2, projeto6, 1
instance = comp, \temp_max~13\, temp_max~13, projeto6, 1
instance = comp, \temp_max~14\, temp_max~14, projeto6, 1
instance = comp, \temp_max~15\, temp_max~15, projeto6, 1
instance = comp, \temp_max~16\, temp_max~16, projeto6, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, projeto6, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, projeto6, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, projeto6, 1
=======
vendor_name = ModelSim
source_file = 1, H:/Logica-Reconfiguravel/Relatorio6/projeto6.vhd
source_file = 1, H:/Logica-Reconfiguravel/Relatorio6/MinMaxPackage.vhd
source_file = 1, H:/Logica-Reconfiguravel/Relatorio6/Waveform.vwf
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, H:/Logica-Reconfiguravel/Relatorio6/db/projeto6.cbx.xml
design_name = hard_block
design_name = projeto6
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, projeto6, 1
instance = comp, \min_val[0]~output\, min_val[0]~output, projeto6, 1
instance = comp, \min_val[1]~output\, min_val[1]~output, projeto6, 1
instance = comp, \min_val[2]~output\, min_val[2]~output, projeto6, 1
instance = comp, \min_val[3]~output\, min_val[3]~output, projeto6, 1
instance = comp, \max_val[0]~output\, max_val[0]~output, projeto6, 1
instance = comp, \max_val[1]~output\, max_val[1]~output, projeto6, 1
instance = comp, \max_val[2]~output\, max_val[2]~output, projeto6, 1
instance = comp, \max_val[3]~output\, max_val[3]~output, projeto6, 1
instance = comp, \entrada4[3]~input\, entrada4[3]~input, projeto6, 1
instance = comp, \entrada4[2]~input\, entrada4[2]~input, projeto6, 1
instance = comp, \entrada4[1]~input\, entrada4[1]~input, projeto6, 1
instance = comp, \entrada4[0]~input\, entrada4[0]~input, projeto6, 1
instance = comp, \entrada3[1]~input\, entrada3[1]~input, projeto6, 1
instance = comp, \entrada3[2]~input\, entrada3[2]~input, projeto6, 1
instance = comp, \entrada2[2]~input\, entrada2[2]~input, projeto6, 1
instance = comp, \entrada1[3]~input\, entrada1[3]~input, projeto6, 1
instance = comp, \entrada1[2]~input\, entrada1[2]~input, projeto6, 1
instance = comp, \entrada2[3]~input\, entrada2[3]~input, projeto6, 1
instance = comp, \LessThan2~2\, LessThan2~2, projeto6, 1
instance = comp, \entrada2[1]~input\, entrada2[1]~input, projeto6, 1
instance = comp, \entrada1[1]~input\, entrada1[1]~input, projeto6, 1
instance = comp, \entrada1[0]~input\, entrada1[0]~input, projeto6, 1
instance = comp, \entrada2[0]~input\, entrada2[0]~input, projeto6, 1
instance = comp, \LessThan2~1\, LessThan2~1, projeto6, 1
instance = comp, \LessThan2~0\, LessThan2~0, projeto6, 1
instance = comp, \LessThan2~3\, LessThan2~3, projeto6, 1
instance = comp, \temp_min~6\, temp_min~6, projeto6, 1
instance = comp, \entrada3[0]~input\, entrada3[0]~input, projeto6, 1
instance = comp, \temp_min~9\, temp_min~9, projeto6, 1
instance = comp, \LessThan4~0\, LessThan4~0, projeto6, 1
instance = comp, \temp_min~8\, temp_min~8, projeto6, 1
instance = comp, \LessThan4~1\, LessThan4~1, projeto6, 1
instance = comp, \entrada3[3]~input\, entrada3[3]~input, projeto6, 1
instance = comp, \temp_min~7\, temp_min~7, projeto6, 1
instance = comp, \LessThan4~2\, LessThan4~2, projeto6, 1
instance = comp, \temp_min~12\, temp_min~12, projeto6, 1
instance = comp, \temp_min~10\, temp_min~10, projeto6, 1
instance = comp, \LessThan6~0\, LessThan6~0, projeto6, 1
instance = comp, \temp_min~11\, temp_min~11, projeto6, 1
instance = comp, \LessThan6~1\, LessThan6~1, projeto6, 1
instance = comp, \temp_min~17\, temp_min~17, projeto6, 1
instance = comp, \LessThan6~2\, LessThan6~2, projeto6, 1
instance = comp, \temp_min~13\, temp_min~13, projeto6, 1
instance = comp, \temp_min~14\, temp_min~14, projeto6, 1
instance = comp, \temp_min~15\, temp_min~15, projeto6, 1
instance = comp, \temp_min~16\, temp_min~16, projeto6, 1
instance = comp, \LessThan3~1\, LessThan3~1, projeto6, 1
instance = comp, \LessThan3~0\, LessThan3~0, projeto6, 1
instance = comp, \LessThan3~2\, LessThan3~2, projeto6, 1
instance = comp, \temp_max~9\, temp_max~9, projeto6, 1
instance = comp, \temp_max~6\, temp_max~6, projeto6, 1
instance = comp, \LessThan5~0\, LessThan5~0, projeto6, 1
instance = comp, \temp_max~7\, temp_max~7, projeto6, 1
instance = comp, \LessThan5~1\, LessThan5~1, projeto6, 1
instance = comp, \temp_max~8\, temp_max~8, projeto6, 1
instance = comp, \LessThan5~2\, LessThan5~2, projeto6, 1
instance = comp, \temp_max~11\, temp_max~11, projeto6, 1
instance = comp, \temp_max~12\, temp_max~12, projeto6, 1
instance = comp, \temp_max~10\, temp_max~10, projeto6, 1
instance = comp, \LessThan7~0\, LessThan7~0, projeto6, 1
instance = comp, \LessThan7~1\, LessThan7~1, projeto6, 1
instance = comp, \temp_max~17\, temp_max~17, projeto6, 1
instance = comp, \LessThan7~2\, LessThan7~2, projeto6, 1
instance = comp, \temp_max~13\, temp_max~13, projeto6, 1
instance = comp, \temp_max~14\, temp_max~14, projeto6, 1
instance = comp, \temp_max~15\, temp_max~15, projeto6, 1
instance = comp, \temp_max~16\, temp_max~16, projeto6, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, projeto6, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, projeto6, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, projeto6, 1
>>>>>>> 2fdf6a7eb99579132e02f4b97c83edac185b2431
