{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609959016397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609959016398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 12:50:16 2021 " "Processing started: Wed Jan 06 12:50:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609959016398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959016398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959016398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609959016691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609959016691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genMhz-arqgenMhz " "Found design unit 1: genMhz-arqgenMhz" {  } { { "genMhz.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/genMhz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609959022779 ""} { "Info" "ISGN_ENTITY_NAME" "1 genMhz " "Found entity 1: genMhz" {  } { { "genMhz.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/genMhz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609959022779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609959022781 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609959022781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609959022782 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609959022782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-arqTOP " "Found design unit 1: TOP-arqTOP" {  } { { "TOP.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609959022784 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609959022784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/relojlento.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609959022785 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/relojlento.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609959022785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609959022845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:relojLento A:arqrelojlento " "Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojlento:relojLento\"" {  } { { "TOP.vhd" "relojLento" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609959022846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "genMhz genMhz:divFrec A:arqgenmhz " "Elaborating entity \"genMhz\" using architecture \"A:arqgenmhz\" for hierarchy \"genMhz:divFrec\"" {  } { { "TOP.vhd" "divFrec" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609959022847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:vgaControl A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"vga_controller:vgaControl\"" {  } { { "TOP.vhd" "vgaControl" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609959022848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator hw_image_generator:gameLogic A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"hw_image_generator:gameLogic\"" {  } { { "TOP.vhd" "gameLogic" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609959022849 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y2 hw_image_generator.vhd(73) " "VHDL Signal Declaration warning at hw_image_generator.vhd(73): used explicit default value for signal \"y2\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1609959022854 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y3 hw_image_generator.vhd(80) " "VHDL Signal Declaration warning at hw_image_generator.vhd(80): used explicit default value for signal \"y3\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1609959022854 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y4 hw_image_generator.vhd(87) " "VHDL Signal Declaration warning at hw_image_generator.vhd(87): used explicit default value for signal \"y4\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1609959022854 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_sp hw_image_generator.vhd(107) " "VHDL Signal Declaration warning at hw_image_generator.vhd(107): used implicit default value for signal \"mem_sp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609959022854 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_sp2 hw_image_generator.vhd(112) " "VHDL Signal Declaration warning at hw_image_generator.vhd(112): used implicit default value for signal \"mem_sp2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609959022854 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_n hw_image_generator.vhd(117) " "VHDL Signal Declaration warning at hw_image_generator.vhd(117): used implicit default value for signal \"mem_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609959022854 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(299) " "VHDL Process Statement warning at hw_image_generator.vhd(299): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022854 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(299) " "VHDL Process Statement warning at hw_image_generator.vhd(299): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022854 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(299) " "VHDL Process Statement warning at hw_image_generator.vhd(299): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022854 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(300) " "VHDL Process Statement warning at hw_image_generator.vhd(300): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022854 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(300) " "VHDL Process Statement warning at hw_image_generator.vhd(300): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_n hw_image_generator.vhd(301) " "VHDL Process Statement warning at hw_image_generator.vhd(301): signal \"mem_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion hw_image_generator.vhd(301) " "VHDL Process Statement warning at hw_image_generator.vhd(301): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel3 hw_image_generator.vhd(303) " "VHDL Process Statement warning at hw_image_generator.vhd(303): signal \"pixel3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel3 hw_image_generator.vhd(304) " "VHDL Process Statement warning at hw_image_generator.vhd(304): signal \"pixel3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel3 hw_image_generator.vhd(305) " "VHDL Process Statement warning at hw_image_generator.vhd(305): signal \"pixel3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx hw_image_generator.vhd(309) " "VHDL Process Statement warning at hw_image_generator.vhd(309): signal \"dx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy hw_image_generator.vhd(309) " "VHDL Process Statement warning at hw_image_generator.vhd(309): signal \"dy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boxCol hw_image_generator.vhd(309) " "VHDL Process Statement warning at hw_image_generator.vhd(309): signal \"boxCol\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx1 hw_image_generator.vhd(317) " "VHDL Process Statement warning at hw_image_generator.vhd(317): signal \"dx1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy1 hw_image_generator.vhd(317) " "VHDL Process Statement warning at hw_image_generator.vhd(317): signal \"dy1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boxCol1 hw_image_generator.vhd(317) " "VHDL Process Statement warning at hw_image_generator.vhd(317): signal \"boxCol1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flagLive1 hw_image_generator.vhd(317) " "VHDL Process Statement warning at hw_image_generator.vhd(317): signal \"flagLive1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx1 hw_image_generator.vhd(318) " "VHDL Process Statement warning at hw_image_generator.vhd(318): signal \"dx1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy1 hw_image_generator.vhd(318) " "VHDL Process Statement warning at hw_image_generator.vhd(318): signal \"dy1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_sp hw_image_generator.vhd(319) " "VHDL Process Statement warning at hw_image_generator.vhd(319): signal \"mem_sp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion hw_image_generator.vhd(319) " "VHDL Process Statement warning at hw_image_generator.vhd(319): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(320) " "VHDL Process Statement warning at hw_image_generator.vhd(320): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(321) " "VHDL Process Statement warning at hw_image_generator.vhd(321): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(322) " "VHDL Process Statement warning at hw_image_generator.vhd(322): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx2 hw_image_generator.vhd(325) " "VHDL Process Statement warning at hw_image_generator.vhd(325): signal \"dx2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy2 hw_image_generator.vhd(325) " "VHDL Process Statement warning at hw_image_generator.vhd(325): signal \"dy2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boxCol2 hw_image_generator.vhd(325) " "VHDL Process Statement warning at hw_image_generator.vhd(325): signal \"boxCol2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flagLive2 hw_image_generator.vhd(325) " "VHDL Process Statement warning at hw_image_generator.vhd(325): signal \"flagLive2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx2 hw_image_generator.vhd(326) " "VHDL Process Statement warning at hw_image_generator.vhd(326): signal \"dx2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy2 hw_image_generator.vhd(326) " "VHDL Process Statement warning at hw_image_generator.vhd(326): signal \"dy2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_sp2 hw_image_generator.vhd(327) " "VHDL Process Statement warning at hw_image_generator.vhd(327): signal \"mem_sp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion hw_image_generator.vhd(327) " "VHDL Process Statement warning at hw_image_generator.vhd(327): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022855 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(328) " "VHDL Process Statement warning at hw_image_generator.vhd(328): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(329) " "VHDL Process Statement warning at hw_image_generator.vhd(329): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(330) " "VHDL Process Statement warning at hw_image_generator.vhd(330): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx3 hw_image_generator.vhd(333) " "VHDL Process Statement warning at hw_image_generator.vhd(333): signal \"dx3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy3 hw_image_generator.vhd(333) " "VHDL Process Statement warning at hw_image_generator.vhd(333): signal \"dy3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boxCol3 hw_image_generator.vhd(333) " "VHDL Process Statement warning at hw_image_generator.vhd(333): signal \"boxCol3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flagLive3 hw_image_generator.vhd(333) " "VHDL Process Statement warning at hw_image_generator.vhd(333): signal \"flagLive3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx3 hw_image_generator.vhd(334) " "VHDL Process Statement warning at hw_image_generator.vhd(334): signal \"dx3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy3 hw_image_generator.vhd(334) " "VHDL Process Statement warning at hw_image_generator.vhd(334): signal \"dy3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_sp hw_image_generator.vhd(335) " "VHDL Process Statement warning at hw_image_generator.vhd(335): signal \"mem_sp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion hw_image_generator.vhd(335) " "VHDL Process Statement warning at hw_image_generator.vhd(335): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(336) " "VHDL Process Statement warning at hw_image_generator.vhd(336): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(337) " "VHDL Process Statement warning at hw_image_generator.vhd(337): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(338) " "VHDL Process Statement warning at hw_image_generator.vhd(338): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx4 hw_image_generator.vhd(341) " "VHDL Process Statement warning at hw_image_generator.vhd(341): signal \"dx4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy4 hw_image_generator.vhd(341) " "VHDL Process Statement warning at hw_image_generator.vhd(341): signal \"dy4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boxCol4 hw_image_generator.vhd(341) " "VHDL Process Statement warning at hw_image_generator.vhd(341): signal \"boxCol4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flagLive4 hw_image_generator.vhd(341) " "VHDL Process Statement warning at hw_image_generator.vhd(341): signal \"flagLive4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx4 hw_image_generator.vhd(342) " "VHDL Process Statement warning at hw_image_generator.vhd(342): signal \"dx4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy4 hw_image_generator.vhd(342) " "VHDL Process Statement warning at hw_image_generator.vhd(342): signal \"dy4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_sp2 hw_image_generator.vhd(343) " "VHDL Process Statement warning at hw_image_generator.vhd(343): signal \"mem_sp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion hw_image_generator.vhd(343) " "VHDL Process Statement warning at hw_image_generator.vhd(343): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(344) " "VHDL Process Statement warning at hw_image_generator.vhd(344): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(345) " "VHDL Process Statement warning at hw_image_generator.vhd(345): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(346) " "VHDL Process Statement warning at hw_image_generator.vhd(346): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asteroid hw_image_generator.vhd(353) " "VHDL Process Statement warning at hw_image_generator.vhd(353): signal \"asteroid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asteroid hw_image_generator.vhd(358) " "VHDL Process Statement warning at hw_image_generator.vhd(358): signal \"asteroid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asteroid hw_image_generator.vhd(362) " "VHDL Process Statement warning at hw_image_generator.vhd(362): signal \"asteroid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asteroid hw_image_generator.vhd(366) " "VHDL Process Statement warning at hw_image_generator.vhd(366): signal \"asteroid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asteroid hw_image_generator.vhd(371) " "VHDL Process Statement warning at hw_image_generator.vhd(371): signal \"asteroid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asteroid hw_image_generator.vhd(376) " "VHDL Process Statement warning at hw_image_generator.vhd(376): signal \"asteroid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asteroid hw_image_generator.vhd(382) " "VHDL Process Statement warning at hw_image_generator.vhd(382): signal \"asteroid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022856 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asteroid hw_image_generator.vhd(388) " "VHDL Process Statement warning at hw_image_generator.vhd(388): signal \"asteroid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asteroid hw_image_generator.vhd(393) " "VHDL Process Statement warning at hw_image_generator.vhd(393): signal \"asteroid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asteroid hw_image_generator.vhd(398) " "VHDL Process Statement warning at hw_image_generator.vhd(398): signal \"asteroid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asteroid hw_image_generator.vhd(403) " "VHDL Process Statement warning at hw_image_generator.vhd(403): signal \"asteroid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "direccion hw_image_generator.vhd(292) " "VHDL Process Statement warning at hw_image_generator.vhd(292): inferring latch(es) for signal or variable \"direccion\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pixel3 hw_image_generator.vhd(292) " "VHDL Process Statement warning at hw_image_generator.vhd(292): inferring latch(es) for signal or variable \"pixel3\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(292) " "VHDL Process Statement warning at hw_image_generator.vhd(292): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(292) " "VHDL Process Statement warning at hw_image_generator.vhd(292): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(292) " "VHDL Process Statement warning at hw_image_generator.vhd(292): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pixel hw_image_generator.vhd(292) " "VHDL Process Statement warning at hw_image_generator.vhd(292): inferring latch(es) for signal or variable \"pixel\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[0\] hw_image_generator.vhd(292) " "Inferred latch for \"pixel\[0\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[1\] hw_image_generator.vhd(292) " "Inferred latch for \"pixel\[1\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[2\] hw_image_generator.vhd(292) " "Inferred latch for \"pixel\[2\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[3\] hw_image_generator.vhd(292) " "Inferred latch for \"pixel\[3\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(292) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(292) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(292) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(292) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(292) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(292) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(292) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(292) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(292) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(292) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(292) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(292) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[0\] hw_image_generator.vhd(292) " "Inferred latch for \"pixel3\[0\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[1\] hw_image_generator.vhd(292) " "Inferred latch for \"pixel3\[1\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[2\] hw_image_generator.vhd(292) " "Inferred latch for \"pixel3\[2\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[3\] hw_image_generator.vhd(292) " "Inferred latch for \"pixel3\[3\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[0\] hw_image_generator.vhd(292) " "Inferred latch for \"direccion\[0\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[1\] hw_image_generator.vhd(292) " "Inferred latch for \"direccion\[1\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[2\] hw_image_generator.vhd(292) " "Inferred latch for \"direccion\[2\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[3\] hw_image_generator.vhd(292) " "Inferred latch for \"direccion\[3\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022857 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[4\] hw_image_generator.vhd(292) " "Inferred latch for \"direccion\[4\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022858 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[5\] hw_image_generator.vhd(292) " "Inferred latch for \"direccion\[5\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022858 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[6\] hw_image_generator.vhd(292) " "Inferred latch for \"direccion\[6\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022858 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[7\] hw_image_generator.vhd(292) " "Inferred latch for \"direccion\[7\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022858 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[8\] hw_image_generator.vhd(292) " "Inferred latch for \"direccion\[8\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022858 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[9\] hw_image_generator.vhd(292) " "Inferred latch for \"direccion\[9\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022858 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[10\] hw_image_generator.vhd(292) " "Inferred latch for \"direccion\[10\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022858 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[11\] hw_image_generator.vhd(292) " "Inferred latch for \"direccion\[11\]\" at hw_image_generator.vhd(292)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959022858 "|TOP|hw_image_generator:gameLogic"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2500 C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/mif_files/astsal.mif " "Memory depth (4096) in the design file differs from memory depth (2500) in the Memory Initialization File \"C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/mif_files/astsal.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609959023211 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2500 C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/mif_files/ast2sal.mif " "Memory depth (4096) in the design file differs from memory depth (2500) in the Memory Initialization File \"C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/mif_files/ast2sal.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609959023224 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2500 C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/mif_files/navemsal.mif " "Memory depth (4096) in the design file differs from memory depth (2500) in the Memory Initialization File \"C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/mif_files/navemsal.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609959023235 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "hw_image_generator:gameLogic\|mem_sp2 " "RAM logic \"hw_image_generator:gameLogic\|mem_sp2\" is uninferred because MIF is not supported for the selected family" {  } { { "hw_image_generator.vhd" "mem_sp2" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 112 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609959023249 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "hw_image_generator:gameLogic\|mem_sp " "RAM logic \"hw_image_generator:gameLogic\|mem_sp\" is uninferred because MIF is not supported for the selected family" {  } { { "hw_image_generator.vhd" "mem_sp" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 107 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609959023249 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "hw_image_generator:gameLogic\|mem_n " "RAM logic \"hw_image_generator:gameLogic\|mem_n\" is uninferred because MIF is not supported for the selected family" {  } { { "hw_image_generator.vhd" "mem_n" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 117 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609959023249 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1609959023249 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "hw_image_generator:gameLogic\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hw_image_generator:gameLogic\|Mult4\"" {  } { { "hw_image_generator.vhd" "Mult4" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 342 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609959024336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hw_image_generator:gameLogic\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hw_image_generator:gameLogic\|Mult1\"" {  } { { "hw_image_generator.vhd" "Mult1" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 318 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609959024336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hw_image_generator:gameLogic\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hw_image_generator:gameLogic\|Mult2\"" {  } { { "hw_image_generator.vhd" "Mult2" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 326 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609959024336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hw_image_generator:gameLogic\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hw_image_generator:gameLogic\|Mult3\"" {  } { { "hw_image_generator.vhd" "Mult3" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 334 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609959024336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hw_image_generator:gameLogic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hw_image_generator:gameLogic\|Mult0\"" {  } { { "hw_image_generator.vhd" "Mult0" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 300 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609959024336 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609959024336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 342 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609959024371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Instantiated megafunction \"hw_image_generator:gameLogic\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024371 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 342 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609959024371 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 342 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609959024398 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 342 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609959024413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 342 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609959024434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7kg " "Found entity 1: add_sub_7kg" {  } { { "db/add_sub_7kg.tdf" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/db/add_sub_7kg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609959024466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959024466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 342 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609959024468 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 342 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609959024472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5vg " "Found entity 1: add_sub_5vg" {  } { { "db/add_sub_5vg.tdf" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/db/add_sub_5vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609959024504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959024504 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hw_image_generator:gameLogic\|lpm_mult:Mult4\|altshift:external_latency_ffs hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 342 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609959024517 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|green\[0\] hw_image_generator:gameLogic\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|green\[0\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024857 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|blue\[0\] hw_image_generator:gameLogic\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|blue\[0\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024857 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|green\[1\] hw_image_generator:gameLogic\|red\[1\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|green\[1\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024857 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|blue\[1\] hw_image_generator:gameLogic\|red\[1\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|blue\[1\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024857 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|green\[2\] hw_image_generator:gameLogic\|red\[2\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|green\[2\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[2\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024857 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|blue\[2\] hw_image_generator:gameLogic\|red\[2\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|blue\[2\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[2\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024857 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|green\[3\] hw_image_generator:gameLogic\|red\[3\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|green\[3\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024857 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|blue\[3\] hw_image_generator:gameLogic\|red\[3\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|blue\[3\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609959024857 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1609959024857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|pixel\[0\] " "Latch hw_image_generator:gameLogic\|pixel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024858 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|pixel\[1\] " "Latch hw_image_generator:gameLogic\|pixel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024858 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|pixel\[2\] " "Latch hw_image_generator:gameLogic\|pixel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024858 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|pixel\[3\] " "Latch hw_image_generator:gameLogic\|pixel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024859 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[0\] " "Latch hw_image_generator:gameLogic\|direccion\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024859 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[4\] " "Latch hw_image_generator:gameLogic\|direccion\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024859 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[7\] " "Latch hw_image_generator:gameLogic\|direccion\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024859 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[3\] " "Latch hw_image_generator:gameLogic\|direccion\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024859 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[2\] " "Latch hw_image_generator:gameLogic\|direccion\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024859 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[1\] " "Latch hw_image_generator:gameLogic\|direccion\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024859 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[8\] " "Latch hw_image_generator:gameLogic\|direccion\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024859 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[6\] " "Latch hw_image_generator:gameLogic\|direccion\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024859 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[9\] " "Latch hw_image_generator:gameLogic\|direccion\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024859 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[5\] " "Latch hw_image_generator:gameLogic\|direccion\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024859 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[10\] " "Latch hw_image_generator:gameLogic\|direccion\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024859 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[11\] " "Latch hw_image_generator:gameLogic\|direccion\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609959024860 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609959024860 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609959025886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609959038332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609959038332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2966 " "Implemented 2966 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609959038480 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609959038480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2947 " "Implemented 2947 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609959038480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609959038480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609959038519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 12:50:38 2021 " "Processing ended: Wed Jan 06 12:50:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609959038519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609959038519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609959038519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609959038519 ""}
