------------------------------------------------------------------------
-- DO NOT EDIT
-- This file was automatically generated by the Impulse C Compiler.
-- 
-- Impulse C is Copyright 2002-2009, Impulse Accelerated Technologies, Inc.
-- 
-- Stage Master is Copyright 2002-2009, Green Mountain Computing Systems, Inc.
-- 
-- All rights reserved.
------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

library impulse;
use impulse.components.all;

library impulse;
use impulse.mem_if_components.all;

entity FPGA_arch is
  port (
    reset : in std_ulogic;
    sclk : in std_ulogic;
    clk : in std_ulogic;
    p_Producer_input_en : in std_ulogic;
    p_Producer_input_eos : in std_ulogic;
    p_Producer_input_data : in std_ulogic_vector (31 downto 0);
    p_Producer_input_rdy : out std_ulogic;
    p_Consumer_output_en : in std_ulogic;
    p_Consumer_output_data : out std_ulogic_vector (31 downto 0);
    p_Consumer_output_eos : out std_ulogic;
    p_Consumer_output_rdy : out std_ulogic);
end;

architecture structure of FPGA_arch is
  component fpga is
    port (
    reset : in std_ulogic;
    sclk : in std_ulogic;
    clk : in std_ulogic;
    p_input_rdy : in std_ulogic;
    p_input_en : inout std_ulogic;
    p_input_eos : in std_ulogic;
    p_input_data : in std_ulogic_vector (31 downto 0);
    p_output_rdy : in std_ulogic;
    p_output_en : inout std_ulogic;
    p_output_eos : out std_ulogic;
    p_output_data : out std_ulogic_vector (31 downto 0)
    );
  end component;

  signal p_fpga_input_rdy : std_ulogic;
  signal p_fpga_input_en : std_ulogic;
  signal p_fpga_input_eos : std_ulogic;
  signal p_fpga_input_data : std_ulogic_vector (31 downto 0);
  signal p_fpga_output_rdy : std_ulogic;
  signal p_fpga_output_en : std_ulogic;
  signal p_fpga_output_eos : std_ulogic;
  signal p_fpga_output_data : std_ulogic_vector (31 downto 0);
  signal local_reset : std_ulogic;
begin
  local_reset <= reset;

  fpga0: fpga
    port map (
      reset => local_reset,
      sclk => sclk,
      clk => clk,
      p_input_rdy => p_fpga_input_rdy,
      p_input_en => p_fpga_input_en,
      p_input_eos => p_fpga_input_eos,
      p_input_data => p_fpga_input_data,
      p_output_rdy => p_fpga_output_rdy,
      p_output_en => p_fpga_output_en,
      p_output_eos => p_fpga_output_eos,
      p_output_data => p_fpga_output_data
    );

  inst0: stream_dc
    generic map (
      datawidth => 32,
      addrwidth => 1
    )
    port map (
      ireset => local_reset,
      iclk => sclk,
      input_en => p_Producer_input_en,
      input_rdy => p_Producer_input_rdy,
      input_eos => p_Producer_input_eos,
      input_data => p_Producer_input_data,
      oreset => local_reset,
      oclk => clk,
      output_en => p_fpga_input_en,
      output_rdy => p_fpga_input_rdy,
      output_eos => p_fpga_input_eos,
      output_data => p_fpga_input_data
    );

  inst1: stream_dc
    generic map (
      datawidth => 32,
      addrwidth => 1
    )
    port map (
      ireset => local_reset,
      iclk => clk,
      input_en => p_fpga_output_en,
      input_rdy => p_fpga_output_rdy,
      input_eos => p_fpga_output_eos,
      input_data => p_fpga_output_data,
      oreset => local_reset,
      oclk => sclk,
      output_en => p_Consumer_output_en,
      output_rdy => p_Consumer_output_rdy,
      output_eos => p_Consumer_output_eos,
      output_data => p_Consumer_output_data
    );

end;
