#ifndef _AW869X_REG_H_
#define _AW869X_REG_H_

/********************************************
 * Register List
 *******************************************/
#define AW869X_REG_ID           0x00
#define AW869X_REG_SYSST        0x01
#define AW869X_REG_SYSINT       0x02
#define AW869X_REG_SYSINTM      0x03
#define AW869X_REG_SYSCTRL      0x04
#define AW869X_REG_PROC_CTRL    0x05
#define AW869X_REG_RTP_DATA     0x06
#define AW869X_REG_QUE_SEQ1     0x07
#define AW869X_REG_QUE_SEQ2     0x08
#define AW869X_REG_QUE_SEQ3     0x09
#define AW869X_REG_QUE_SEQ4     0x0A
#define AW869X_REG_SEQ_LOOP1    0x0B
#define AW869X_REG_SEQ_LOOP2    0x0C
#define AW869X_REG_TRG1_WAV_P   0x0D
#define AW869X_REG_TRG2_WAV_P   0x0E
#define AW869X_REG_TRG3_WAV_P   0x0F
#define AW869X_REG_TRG1_WAV_N   0x10
#define AW869X_REG_TRG2_WAV_N   0x11
#define AW869X_REG_TRG3_WAV_N   0x12
#define AW869X_REG_TRG_PRIO     0x13
#define AW869X_REG_TRG_CFG      0x14
#define AW869X_REG_DBGCTRL      0x20
#define AW869X_REG_BASE_ADDRH   0x21
#define AW869X_REG_BASE_ADDRL   0x22
#define AW869X_REG_FIFO_AEH     0x23
#define AW869X_REG_FIFO_AEL     0x24
#define AW869X_REG_FIFO_AFH     0x25
#define AW869X_REG_FIFO_AFL     0x26
#define AW869X_REG_WAKE_DLY     0x27
#define AW869X_REG_START_DLY    0x28
#define AW869X_REG_END_DLY_H    0x29
#define AW869X_REG_END_DLY_L    0x2A
#define AW869X_REG_DATACTRL     0x2B
#define AW869X_REG_PWMDEL       0x2C
#define AW869X_REG_PWMPSC       0x2D
#define AW869X_REG_PWMDBG       0x2E
#define AW869X_REG_LDOCTRL      0x2F
#define AW869X_REG_DBGSTAT      0x30
#define AW869X_REG_BSTDBG1      0x31
#define AW869X_REG_BSTDBG2      0x32
#define AW869X_REG_BSTDBG3      0x33
#define AW869X_REG_BSTCFG       0x34
#define AW869X_REG_ANADBG       0x35
#define AW869X_REG_ANACTRL      0x36
#define AW869X_REG_OSCDBG       0x37
#define AW869X_REG_GLBDBG       0x38
#define AW869X_REG_DATDBG       0x39
#define AW869X_REG_RAMADDRH     0x40
#define AW869X_REG_RAMADDRL     0x41
#define AW869X_REG_RAMDATA      0x42


/********************************************
 * Register Access
 *******************************************/
#define REG_NONE_ACCESS 0
#define REG_RD_ACCESS  1 << 0
#define REG_WR_ACCESS  1 << 1

const unsigned char aw869x_reg_access[AW869X_REG_MAX]={
 [AW869X_REG_ID        ] = REG_RD_ACCESS,
 [AW869X_REG_SYSST     ] = REG_RD_ACCESS,
 [AW869X_REG_SYSINT    ] = REG_RD_ACCESS,
 [AW869X_REG_SYSINTM   ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_SYSCTRL   ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_PROC_CTRL ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_RTP_DATA  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_QUE_SEQ1  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_QUE_SEQ2  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_QUE_SEQ3  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_QUE_SEQ4  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_SEQ_LOOP1 ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_SEQ_LOOP2 ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_TRG1_WAV_P] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_TRG2_WAV_P] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_TRG3_WAV_P] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_TRG1_WAV_N] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_TRG2_WAV_N] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_TRG3_WAV_N] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_TRG_PRIO  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_TRG_CFG   ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_DBGCTRL   ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_BASE_ADDRH] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_BASE_ADDRL] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_FIFO_AEH  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_FIFO_AEL  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_FIFO_AFH  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_FIFO_AFL  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_WAKE_DLY  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_START_DLY ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_END_DLY_H ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_END_DLY_L ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_DATACTRL  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_PWMDEL    ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_PWMPSC    ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_PWMDBG    ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_LDOCTRL   ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_DBGSTAT   ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_BSTDBG1   ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_BSTDBG2   ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_BSTDBG3   ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_BSTCFG    ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_ANADBG    ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_ANACTRL   ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_OSCDBG    ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_GLBDBG    ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_DATDBG    ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_RAMADDRH  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_RAMADDRL  ] = REG_RD_ACCESS|REG_WR_ACCESS,
 [AW869X_REG_RAMDATA   ] = REG_RD_ACCESS|REG_WR_ACCESS,
};
/******************************************************
 * Register Detail
 *****************************************************/
// SYSST
#define AW869X_BIT_SYSST_UVLS                   (1<<5)
#define AW869X_BIT_SYSST_FF_AES                 (1<<4)
#define AW869X_BIT_SYSST_FF_AFS                 (1<<3)
#define AW869X_BIT_SYSST_OCDS                   (1<<2)
#define AW869X_BIT_SYSST_OTS                    (1<<1)
#define AW869X_BIT_SYSST_DONES                  (1<<0)

// SYSINT
#define AW869X_BIT_SYSINT_UVLI                  (1<<5)
#define AW869X_BIT_SYSINT_FF_AEI                (1<<4)
#define AW869X_BIT_SYSINT_FF_AFI                (1<<3)
#define AW869X_BIT_SYSINT_OCDI                  (1<<2)
#define AW869X_BIT_SYSINT_OTI                   (1<<1)
#define AW869X_BIT_SYSINT_DONEI                 (1<<0)

// SYSINTM
#define AW869X_BIT_SYSINTM_UVLO_MASK            (~(1<<5))
#define AW869X_BIT_SYSINTM_UVLO_OFF             (1<<5)
#define AW869X_BIT_SYSINTM_UVLO_EN              (0<<5)
#define AW869X_BIT_SYSINTM_FF_AE_MASK           (~(1<<4))
#define AW869X_BIT_SYSINTM_FF_AE_OFF            (1<<4)
#define AW869X_BIT_SYSINTM_FF_AE_EN             (0<<4)
#define AW869X_BIT_SYSINTM_FF_AF_MASK           (~(1<<3))
#define AW869X_BIT_SYSINTM_FF_AF_OFF            (1<<3)
#define AW869X_BIT_SYSINTM_FF_AF_EN             (0<<3)
#define AW869X_BIT_SYSINTM_OCD_MASK             (~(1<<2))
#define AW869X_BIT_SYSINTM_OCD_OFF              (1<<2)
#define AW869X_BIT_SYSINTM_OCD_EN               (0<<2)
#define AW869X_BIT_SYSINTM_OT_MASK              (~(1<<1))
#define AW869X_BIT_SYSINTM_OT_OFF               (1<<1)
#define AW869X_BIT_SYSINTM_OT_EN                (0<<1)
#define AW869X_BIT_SYSINTM_DONE_MASK            (~(1<<0))
#define AW869X_BIT_SYSINTM_DONE_OFF             (1<<0)
#define AW869X_BIT_SYSINTM_DONE_EN              (0<<0)

// SYSCTRL
#define AW869X_BIT_SYSCTRL_RAMINIT_MASK         (~(1<<5))
#define AW869X_BIT_SYSCTRL_RAMINIT_EN           (1<<5)
#define AW869X_BIT_SYSCTRL_RAMINIT_OFF          (0<<5)
#define AW869X_BIT_SYSCTRL_PLAY_MODE_MASK       (~(1<<3))
#define AW869X_BIT_SYSCTRL_PLAY_MODE_RTP        (1<<3)
#define AW869X_BIT_SYSCTRL_PLAY_MODE_RAM        (0<<3)
#define AW869X_BIT_SYSCTRL_BST_MODE_MASK        (~(1<<2))
#define AW869X_BIT_SYSCTRL_BST_MODE_BOOST       (1<<2)
#define AW869X_BIT_SYSCTRL_BST_MODE_BYPASS      (0<<2)
#define AW869X_BIT_SYSCTRL_WORK_MODE_MASK       (~(1<<0))
#define AW869X_BIT_SYSCTRL_STANDBY              (1<<0)
#define AW869X_BIT_SYSCTRL_ACTIVE               (0<<0)

// PROC_CTRL
#define AW869X_BIT_PROC_CTRL_GO                 (1<<0)

// WAV_SEQ1
#define AW869X_BIT_QUE_SEQ1_WAIT                (1<<7)
#define AW869X_BIT_QUE_SEQ1_WAV_FRM_SEQ1_MASK   (~(128<<0))

// WAV_SEQ2
#define AW869X_BIT_QUE_SEQ2_WAIT                (1<<7)
#define AW869X_BIT_QUE_SEQ2_WAV_FRM_SEQ2_MASK   (~(128<<0))

// WAV_SEQ3
#define AW869X_BIT_QUE_SEQ3_WAIT                (1<<7)
#define AW869X_BIT_QUE_SEQ3_WAV_FRM_SEQ3_MASK   (~(128<<0))

// WAV_SEQ4
#define AW869X_BIT_QUE_SEQ4_WAIT                (1<<7)
#define AW869X_BIT_QUE_SEQ4_WAV_FRM_SEQ4_MASK   (~(128<<0))


// WAV_LOOP1
#define AW869X_BIT_SEQ_LOOP1_SEQ1_MASK          (~(16<<4))
#define AW869X_BIT_SEQ_LOOP1_SEQ2_MASK          (~(16<<0))

// WAV_LOOP2
#define AW869X_BIT_SEQ_LOOP2_SEQ1_MASK          (~(16<<4))
#define AW869X_BIT_SEQ_LOOP2_SEQ2_MASK          (~(16<<0))

// TRG_PRIO
#define AW869X_BIT_TRG_PRIO_TRIG3_MASK          (~(3<<4))
#define AW869X_BIT_TRG_PRIO_TRIG2_MASK          (~(3<<2))
#define AW869X_BIT_TRG_PRIO_TRIG1_MASK          (~(3<<0))

// TRG_CFG
#define AW869X_BIT_TRG_CFG_TRG3_PULSE_MASK      (~(1<<5))
#define AW869X_BIT_TRG_CFG_TRG3_PULSE_NEG       (1<<5)
#define AW869X_BIT_TRG_CFG_TRG3_PULSE_POS       (0<<5)
#define AW869X_BIT_TRG_CFG_TRG3_EDGE_MASK       (~(1<<4))
#define AW869X_BIT_TRG_CFG_TRG3_EDGE_POS        (1<<4)
#define AW869X_BIT_TRG_CFG_TRG3_EDGE_POS_NEG    (0<<4)
#define AW869X_BIT_TRG_CFG_TRG2_PULSE_MASK      (~(1<<3))
#define AW869X_BIT_TRG_CFG_TRG2_PULSE_NEG       (1<<3)
#define AW869X_BIT_TRG_CFG_TRG2_PULSE_POS       (0<<3)
#define AW869X_BIT_TRG_CFG_TRG2_EDGE_MASK       (~(1<<2))
#define AW869X_BIT_TRG_CFG_TRG2_EDGE_POS        (1<<2)
#define AW869X_BIT_TRG_CFG_TRG2_EDGE_POS_NEG    (0<<2)
#define AW869X_BIT_TRG_CFG_TRG1_PULSE_MASK      (~(1<<1))
#define AW869X_BIT_TRG_CFG_TRG1_PULSE_NEG       (1<<1)
#define AW869X_BIT_TRG_CFG_TRG1_PULSE_POS       (0<<1)
#define AW869X_BIT_TRG_CFG_TRG1_EDGE_MASK       (~(1<<0))
#define AW869X_BIT_TRG_CFG_TRG1_EDGE_POS        (1<<0)
#define AW869X_BIT_TRG_CFG_TRG1_EDGE_POS_NEG    (0<<0)

// DBGCTRL
#define AW869X_BIT_DBGCTRL_EN_BST               (1<<7)
#define AW869X_BIT_DBGCTRL_EN_HDRIVER           (1<<6)
#define AW869X_BIT_DBGCTRL_EN_UVLO              (1<<5)
#define AW869X_BIT_DBGCTRL_OVERRIDE_MASK        (~(1<<4))
#define AW869X_BIT_DBGCTRL_EN_OVERRIDE          (1<<4)
#define AW869X_BIT_DBGCTRL_DIS_OVERRIDE         (1<<4)
#define AW869X_BIT_DBGCTRL_INT_EDGE_MASK        (~(1<<3))
#define AW869X_BIT_DBGCTRL_INT_EDGE_POS_NEG     (1<<3)
#define AW869X_BIT_DBGCTRL_INT_EDGE_POS         (0<<3)
#define AW869X_BIT_DBGCTRL_INTMODE_MASK         (~(1<<2))
#define AW869X_BIT_DBGCTRL_INTMODE_EDGE         (1<<2)
#define AW869X_BIT_DBGCTRL_INTMODE_LEVEL        (0<<2)
#define AW869X_BIT_DBGCTRL_WAITSLOT_MASK        (~(3<<0))
#define AW869X_BIT_DBGCTRL_WAITSLOT_10MS        (3<<0)
#define AW869X_BIT_DBGCTRL_WAITSLOT_1280US      (2<<0)
#define AW869X_BIT_DBGCTRL_WAITSLOT_160US       (1<<0)
#define AW869X_BIT_DBGCTRL_WAITSLOT_20US        (0<<0)

// DATACTRL
#define AW869X_BIT_DATACTRL_INTP_MASK           (~(1<<4))
#define AW869X_BIT_DATACTRL_INTP_HIGH           (1<<4)
#define AW869X_BIT_DATACTRL_INTP_LOW            (0<<4)
#define AW869X_BIT_DATACTRL_WAV_DBG_MASK        (~(1<<3))
#define AW869X_BIT_DATACTRL_WAV_DBG             (1<<3)
#define AW869X_BIT_DATACTRL_WAV_NORMAL          (0<<3)
#define AW869X_BIT_DATACTRL_WAKE_MASK           (~(1<<2))
#define AW869X_BIT_DATACTRL_WAKE_AF_WAKE_DLY    (1<<2)
#define AW869X_BIT_DATACTRL_WAKE_AF_BST_OK      (0<<2)
#define AW869X_BIT_DATACTRL_END_MODE_MASK       (~(1<<1))
#define AW869X_BIT_DATACTRL_END_DELAY           (1<<1)
#define AW869X_BIT_DATACTRL_END_BACK_WAIT       (0<<1)

// BSTCFG
#define AW869X_BIT_BSTCFG_BSTVOL_MASK           (~(31<<3))
#define AW869X_BIT_BSTCFG_BSTVOL_10P5V          (18<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_10P25V         (17<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_10V            (16<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_9P75V          (15<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_9P5V           (14<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_9P25V          (13<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_9V             (12<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_8P75V          (11<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_8P5V           (10<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_8P25V          (9<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_8V             (8<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_7P75V          (7<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_7P5V           (6<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_7P25V          (5<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_7V             (4<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_6P75V          (3<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_6P5V           (2<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_6P25V          (1<<3)
#define AW869X_BIT_BSTCFG_BSTVOL_6V             (0<<3)
#define AW869X_BIT_BSTCFG_PEAKCUR_MASK          (~(7<<0))
#define AW869X_BIT_BSTCFG_PEAKCUR_4A            (7<<0)
#define AW869X_BIT_BSTCFG_PEAKCUR_3P75A         (6<<0)
#define AW869X_BIT_BSTCFG_PEAKCUR_3P5A          (5<<0)
#define AW869X_BIT_BSTCFG_PEAKCUR_3P25A         (4<<0)
#define AW869X_BIT_BSTCFG_PEAKCUR_3A            (3<<0)
#define AW869X_BIT_BSTCFG_PEAKCUR_2P5A          (2<<0)
#define AW869X_BIT_BSTCFG_PEAKCUR_2A            (1<<0)
#define AW869X_BIT_BSTCFG_PEAKCUR_1P5A          (0<<0)

// PWMDBG
#define AW869X_BIT_PWMDBG_PWMCLK_MODE_MASK      (~(3<<5))
#define AW869X_BIT_PWMDBG_PWMCLK_MODE_12KB      (3<<5)
#define AW869X_BIT_PWMDBG_PWMCLK_MODE_24KB      (2<<5)
#define AW869X_BIT_PWMDBG_PWMCLK_MODE_48KB      (0<<5)

#endif
