Script started on Mon 27 Mar 2017 07:43:25 PM CDT
[?1034htchouhan@wario (/home/ecelrc/students/tchouhan/lab3/sim) % make all
vsim -c -do run.do
make: vsim: Command not found
make: *** [all] Error 127
tchouhan@wario (/home/ecelrc/students/tchouhan/lab3/sim) % [37P(reverse-i-search)`':[Cl': make allo': module load mentor/modelsim/2016[1@a[C[C[C[C[C[C[C[C[C[C[34@tchouhan@wario (/home/ecelrc/students/tchouhan/lab3/sim) %[C[C[C[C[C[C[C[C
tchouhan@wario (/home/ecelrc/students/tchouhan/lab3/sim) % module load mentor/modelsim/2016ake all[K
vsim -c -do run.do
Reading pref.tcl

# 10.6

# do run.do
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:43:48 on Mar 27,2017
# vlog ../dut/ALU_netlist.v ../lib/gscl45nm.v 
# -- Compiling module ALU_DW01_add_0
# -- Compiling module ALU
# -- Compiling module AND2X1
# -- Compiling module AND2X2
# -- Compiling module AOI21X1
# -- Compiling module AOI22X1
# -- Compiling module BUFX2
# -- Compiling module BUFX4
# -- Compiling module CLKBUF1
# -- Compiling module CLKBUF2
# -- Compiling module CLKBUF3
# -- Compiling module DFFNEGX1
# -- Compiling module DFFPOSX1
# -- Compiling module DFFSR
# -- Compiling module FAX1
# -- Compiling module HAX1
# -- Compiling module INVX1
# -- Compiling module INVX2
# -- Compiling module INVX4
# -- Compiling module INVX8
# -- Compiling module LATCH
# -- Compiling module MUX2X1
# -- Compiling module NAND2X1
# -- Compiling module NAND3X1
# -- Compiling module NOR2X1
# -- Compiling module NOR3X1
# -- Compiling module OAI21X1
# -- Compiling module OAI22X1
# -- Compiling module OR2X1
# -- Compiling module OR2X2
# -- Compiling module TBUFX1
# -- Compiling module TBUFX2
# -- Compiling module XNOR2X1
# -- Compiling module XOR2X1
# -- Compiling UDP udp_dff
# -- Compiling UDP udp_tlat
# -- Compiling UDP udp_rslat
# -- Compiling UDP udp_mux2
# 
# Top level modules:
# 	ALU
# 	AND2X2
# 	BUFX4
# 	CLKBUF1
# 	CLKBUF2
# 	CLKBUF3
# 	DFFNEGX1
# 	DFFSR
# 	HAX1
# 	INVX2
# 	INVX4
# 	INVX8
# 	LATCH
# 	NAND2X1
# 	NOR2X1
# 	OAI22X1
# 	OR2X2
# 	TBUFX1
# 	TBUFX2
# 	XNOR2X1
# End time: 19:43:49 on Mar 27,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:43:49 on Mar 27,2017
# vlog "+cover" -sv ../tb/interfaces.sv ../tb/sequences.sv ../tb/coverage.sv ../tb/scoreboard.sv ../tb/modules.sv ../tb/tests.sv ../tb/tb.sv 
# -- Compiling interface dut_in
# -- Compiling interface dut_out
# ** Note: (vlog-2286) ../tb/sequences.sv(1): Using implicit +incdir+/misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package sequences
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling package coverage
# -- Importing package sequences
# -- Compiling package scoreboard
# -- Compiling package modules_pkg
# -- Importing package coverage
# -- Importing package scoreboard
# -- Compiling package tests
# -- Importing package modules_pkg
# -- Compiling package tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package modules_pkg
# -- Importing package sequences
# -- Importing package coverage
# -- Importing package scoreboard
# -- Importing package tests
# -- Compiling module dut
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:43:50 on Mar 27,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c top 
# Start time: 19:43:50 on Mar 27,2017
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../dut/ALU_netlist.v(151): (vopt-2685) [TFMPC] - Too few port connections for 'r74'.  Expected 5, found 4.
# ** Warning: ../dut/ALU_netlist.v(151): (vopt-2718) [TFMPC] - Missing connection for port 'CO'.
# //  ModelSim SE-64 10.6 Dec 13 2016Linux 2.6.32-642.11.1.el6.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dut_in(fast)
# Loading work.dut_out(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.sequences(fast)
# Loading work.scoreboard(fast)
# Loading work.coverage(fast)
# Loading work.modules_pkg(fast)
# Loading work.tests(fast)
# Loading work.tb_sv_unit(fast)
# Loading work.top(fast)
# Loading work.ALU(fast)
# Loading work.DFFPOSX1(fast)
# Loading work.FAX1(fast)
# Loading work.XOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.BUFX2(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.MUX2X1(fast)
# Loading work.AOI21X1(fast)
# Loading work.NAND3X1(fast)
# Loading work.OAI21X1(fast)
# Loading work.AOI22X1(fast)
# Loading work.NOR3X1(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test1...
# UVM_INFO ../tb/scoreboard.sv(73) @ 3500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =10101111100010111100110011010001 B =00100110101011010011001100110000 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10101111100010111100110011010001
# Expected Output 
#  COUT =0 VOUT =0 OUT =01010000011101000011001100101110 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 3500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =10101111100010111100110011010001 B =00100110101011010011001100110000 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10101111100010111100110011010001
# Expected Output 
#  COUT =0 VOUT =0 OUT =01010000011101000011001100101110 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 5500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =10001011101000011111000100100011 B =00001111101011001100010000011010 CIN =0 Opcode =001
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =00001011101000001100000000000000
# Expected Output 
#  COUT =0 VOUT =0 OUT =00001011101000001100000000000010 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 6500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =11000011010011000010100011000111 B =00001010000010110101100101000011 CIN =0 Opcode =001
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =00000010000010000000100000000000
# Expected Output 
#  COUT =0 VOUT =0 OUT =00000010000010000000100001000011 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 8500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =10000111101010101100101110101011 B =00101110101011100011010101110101 CIN =1 Opcode =110
# Actual Outputs 
#  COUT =0 VOUT =1 OUT =01011000111111001001011000110110
# Expected Output 
#  COUT =1 VOUT =1 OUT =01011000111111001001011000110110 
# 
# UVM_INFO ../tb/scoreboard.sv(67) @ 12500: uvm_test_top.alu_env_h.alu_scoreboard_h [1] 
# Actual Input Values  
#  RST =0 A =01101110011110100011110011000001 B =11001001001100111101110111011111 CIN =1 Opcode =110
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10100101010001100101111011100010
# Expected Output 
#  COUT =0 VOUT =1 OUT =10100101010001100101111011100010 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 12500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =01101110011110100011110011000001 B =11001001001100111101110111011111 CIN =1 Opcode =110
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10100101010001100101111011100010
# Expected Output 
#  COUT =0 VOUT =1 OUT =10100101010001100101111011100010 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 16500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =10000011001011101001010101110011 B =01011001011000001011000000000001 CIN =1 Opcode =110
# Actual Outputs 
#  COUT =0 VOUT =1 OUT =00101001110011011110010101110010
# Expected Output 
#  COUT =1 VOUT =1 OUT =00101001110011011110010101110010 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 22500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =01100000110001011001011101000010 B =00111100100101111010111111100000 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =01100000110001011001011101000010
# Expected Output 
#  COUT =0 VOUT =0 OUT =10011111001110100110100010111101 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 22500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =01100000110001011001011101000010 B =00111100100101111010111111100000 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =01100000110001011001011101000010
# Expected Output 
#  COUT =0 VOUT =0 OUT =10011111001110100110100010111101 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 24500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =00000001101010010100000000000110 B =00110110010111111011111001011000 CIN =1 Opcode =110
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =11001011010010011000000110101110
# Expected Output 
#  COUT =0 VOUT =0 OUT =11001011010010011000000110101110 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 25500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =01101001011100010110100011010100 B =11001101010110011110010100001111 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =01101001011100010110100011010100
# Expected Output 
#  COUT =0 VOUT =0 OUT =10010110100011101001011100101011 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 25500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =01101001011100010110100011010100 B =11001101010110011110010100001111 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =01101001011100010110100011010100
# Expected Output 
#  COUT =0 VOUT =0 OUT =10010110100011101001011100101011 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 31500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =10100111001101100010100101100110 B =11101000011110001010110000011110 CIN =1 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10100111001101100010100101100110
# Expected Output 
#  COUT =0 VOUT =0 OUT =01011000110010011101011010011001 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 31500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =10100111001101100010100101100110 B =11101000011110001010110000011110 CIN =1 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10100111001101100010100101100110
# Expected Output 
#  COUT =0 VOUT =0 OUT =01011000110010011101011010011001 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 32500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =11110110100101000010000100011011 B =10100011110000101001100010010000 CIN =1 Opcode =001
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =10100010100000000000000000000000
# Expected Output 
#  COUT =0 VOUT =0 OUT =10100010100000000000000000010000 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 34500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =11100110110111111011101111110100 B =00110001101001000111110000110000 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =11100110110111111011101111110100
# Expected Output 
#  COUT =0 VOUT =0 OUT =00011001001000000100010000001011 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 34500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =11100110110111111011101111110100 B =00110001101001000111110000110000 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =11100110110111111011101111110100
# Expected Output 
#  COUT =0 VOUT =0 OUT =00011001001000000100010000001011 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 36500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =01101000001101111010110101111001 B =10110111010011000111011101001100 CIN =1 Opcode =011
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =11111111111111111111111101111101
# Expected Output 
#  COUT =0 VOUT =0 OUT =11111111011111111111111101111101 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 37500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =00010001010101001110010001101011 B =00100101011110000110110001100010 CIN =0 Opcode =001
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =00000001010100000110010000000000
# Expected Output 
#  COUT =0 VOUT =0 OUT =00000001010100000110010001100010 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 41500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =10010010101011101100111110110001 B =00100110011100110000010101110110 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10010010101011101100111110110001
# Expected Output 
#  COUT =0 VOUT =0 OUT =01101101010100010011000001001110 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 41500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =10010010101011101100111110110001 B =00100110011100110000010101110110 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10010010101011101100111110110001
# Expected Output 
#  COUT =0 VOUT =0 OUT =01101101010100010011000001001110 
# 
# UVM_INFO ../tb/scoreboard.sv(67) @ 43500: uvm_test_top.alu_env_h.alu_scoreboard_h [1] 
# Actual Input Values  
#  RST =0 A =01010001001110110001010101011100 B =01110110011111111000011000010101 CIN =0 Opcode =101
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =11000111101110101001101101110001
# Expected Output 
#  COUT =0 VOUT =1 OUT =11000111101110101001101101110001 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 44500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =10000110111100101110110011011100 B =00101010001001010001010001100100 CIN =0 Opcode =001
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =00000010001000000000010000000000
# Expected Output 
#  COUT =0 VOUT =0 OUT =00000010001000000000010001000100 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 45500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =11011111101100111111101111000101 B =01011001101110000111101111000101 CIN =0 Opcode =001
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =01011001101100000111101100000000
# Expected Output 
#  COUT =0 VOUT =0 OUT =01011001101100000111101111000101 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 46500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =01110100111100000110101001111111 B =10111101000011001001100111000110 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =01110100111100000110101001111111
# Expected Output 
#  COUT =0 VOUT =0 OUT =10001011000011111001010110000000 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 46500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =01110100111100000110101001111111 B =10111101000011001001100111000110 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =01110100111100000110101001111111
# Expected Output 
#  COUT =0 VOUT =0 OUT =10001011000011111001010110000000 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 48500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =00100000001110100001000000000100 B =00100011000001011001001000110100 CIN =1 Opcode =011
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =00100011101111111001001000110100
# Expected Output 
#  COUT =0 VOUT =0 OUT =00100011001111111001001000110100 
# 
# UVM_INFO ../tb/scoreboard.sv(67) @ 49500: uvm_test_top.alu_env_h.alu_scoreboard_h [1] 
# Actual Input Values  
#  RST =0 A =00101001010111001100110000011000 B =01011000000111001111100110000011 CIN =1 Opcode =101
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =10000001011110011100010110011100
# Expected Output 
#  COUT =0 VOUT =1 OUT =10000001011110011100010110011100 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 55500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =01111001001000100100001110111100 B =11111110110100001110100111101111 CIN =1 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =01111001001000100100001110111100
# Expected Output 
#  COUT =0 VOUT =0 OUT =10000110110111011011110001000011 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 55500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =01111001001000100100001110111100 B =11111110110100001110100111101111 CIN =1 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =01111001001000100100001110111100
# Expected Output 
#  COUT =0 VOUT =0 OUT =10000110110111011011110001000011 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 56500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =00001100011110100011100001101011 B =01001001110100000011010100101011 CIN =1 Opcode =110
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =11000010101010100000001101000000
# Expected Output 
#  COUT =0 VOUT =0 OUT =11000010101010100000001101000000 
# 
# UVM_INFO ../tb/scoreboard.sv(67) @ 57500: uvm_test_top.alu_env_h.alu_scoreboard_h [1] 
# Actual Input Values  
#  RST =0 A =10101011010001101100011110000001 B =10010101111100001110001110101011 CIN =0 Opcode =101
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =01000001001101111010101100101100
# Expected Output 
#  COUT =1 VOUT =1 OUT =01000001001101111010101100101100 
# 
# UVM_INFO ../tb/scoreboard.sv(67) @ 59500: uvm_test_top.alu_env_h.alu_scoreboard_h [1] 
# Actual Input Values  
#  RST =0 A =10010101000000010101110011101001 B =10100110100001101111010101100010 CIN =0 Opcode =101
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =00111011100010000101001001001011
# Expected Output 
#  COUT =1 VOUT =1 OUT =00111011100010000101001001001011 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 61500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =10011110000000000110010101001101 B =10100101101100111111011001000001 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10011110000000000110010101001101
# Expected Output 
#  COUT =0 VOUT =0 OUT =01100001111111111001101010110010 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 61500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =10011110000000000110010101001101 B =10100101101100111111011001000001 CIN =0 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10011110000000000110010101001101
# Expected Output 
#  COUT =0 VOUT =0 OUT =01100001111111111001101010110010 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 67500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =10011010010100100010100101110110 B =01111000000001001100110010001011 CIN =1 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10011010010100100010100101110110
# Expected Output 
#  COUT =0 VOUT =0 OUT =01100101101011011101011010001001 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 67500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =10011010010100100010100101110110 B =01111000000001001100110010001011 CIN =1 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10011010010100100010100101110110
# Expected Output 
#  COUT =0 VOUT =0 OUT =01100101101011011101011010001001 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 73500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =10001011011111100101000001011011 B =10101100111001010001001010111010 CIN =1 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10001011011111100101000001011011
# Expected Output 
#  COUT =0 VOUT =0 OUT =01110100100000011010111110100100 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 73500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =10001011011111100101000001011011 B =10101100111001010001001010111010 CIN =1 Opcode =010
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =10001011011111100101000001011011
# Expected Output 
#  COUT =0 VOUT =0 OUT =01110100100000011010111110100100 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 75500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =01011001110001100100011110111001 B =01100101000101100000111010100011 CIN =1 Opcode =110
# Actual Outputs 
#  COUT =1 VOUT =0 OUT =11110100101100000011100100010110
# Expected Output 
#  COUT =0 VOUT =0 OUT =11110100101100000011100100010110 
# 
# UVM_INFO ../tb/scoreboard.sv(73) @ 82500: uvm_test_top.alu_env_h.alu_scoreboard_h [2] 
# Actual Input Values  
#  RST =0 A =11011110010001011101011000110001 B =10010101001101100101001101011100 CIN =1 Opcode =110
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =01001001000011111000001011010101
# Expected Output 
#  COUT =1 VOUT =0 OUT =01001001000011111000001011010101 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 83500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =00111110100110111100010100101110 B =10111110010001011111100101010101 CIN =0 Opcode =001
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =00111110000000011100000100000000
# Expected Output 
#  COUT =0 VOUT =0 OUT =00111110000000011100000100000100 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 89500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =11110110000101011001010111101101 B =11110100000000010011011010100000 CIN =1 Opcode =011
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =11110110100101011011011111101101
# Expected Output 
#  COUT =0 VOUT =0 OUT =11110110000101011011011111101101 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 94500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =01110000001011101100101100001101 B =11011101010000010001110000000011 CIN =1 Opcode =011
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =11111101111011111101111100001111
# Expected Output 
#  COUT =0 VOUT =0 OUT =11111101011011111101111100001111 
# 
# UVM_INFO ../tb/scoreboard.sv(80) @ 95500: uvm_test_top.alu_env_h.alu_scoreboard_h [3] 
# Actual Input Values  
#  RST =0 A =11110000110101100010001011110000 B =00000010110110010111111000010001 CIN =0 Opcode =001
# Actual Outputs 
#  COUT =0 VOUT =0 OUT =00000000110100000010001000000000
# Expected Output 
#  COUT =0 VOUT =0 OUT =00000000110100000010001000010000 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 99500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   50
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [1]     5
# [2]    18
# [3]    23
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 995 ns  Iteration: 70  Instance: /top
# End time: 19:44