id	area	title	year	x	y	ix
3784314	Theory	efficient exercising of switching elements in combinatorial nets	1973	-6.6841569398282585	9.94285479565656	3784341
3788780	ML	linearity testing and realization of sequential machines	1974	-6.622743293129269	9.830476557507575	3788807
3795743	EDA	compatible class encoding in hyper-function decomposition for fpga synthesis	1998	-6.654973038589732	10.256991060483266	3795770
3799647	EDA	read-polarity-once boolean functions	2013	-6.858003683312492	9.860226063947193	3799674
3802703	Logic	worst-case timing prediction of relay ladder logic by constraint analysis	1996	-6.582345413506312	10.000724879222323	3802730
3808311	Embedded	abstractions of finite-state machines and optimality with respect to immediately-detectable next-state faults	1996	-6.420883798331863	9.403663480538864	3808338
3810137	EDA	minimization of permuted reed-muller trees for cellular logic programmable gate arrays	1992	-6.930950516725991	10.146389676066773	3810164
3812494	EDA	manipulation of *bmds	1998	-6.454301512308049	9.909813520881515	3812521
3813701	EDA	providing information from the environment for growing electronic circuits through polymorphic gates	2005	-6.577514809475052	10.279238975888909	3813728
3814566	EDA	lossless compression using two-level and multilevel boolean minimization	2006	-6.804502027966987	10.214301078633513	3814593
3816946	Theory	an efficient algorithm for finding an irredundant set cover	1974	-6.847020373056655	9.690650611180013	3816973
3820630	Arch	floating-point numeric function generators based on piecewise-split evmdds	2010	-6.319628755662457	10.260162199393648	3820657
3821924	Vision	on the minimization of the control store in microprogrammed computers	1978	-6.7209313304955165	10.055418980211797	3821951
3823683	EDA	bi-direction synthesis for reversible circuits	2005	-6.522702005688635	10.305951902084187	3823710
3831256	Crypto	extracting algebraic relations from circuit images using topology breaking down and shrinking	2017	-6.415468262200832	10.155303877810749	3831283
3832439	Visualization	bit steering in the minimization of control memory in microprogrammed digital computers	1981	-6.400846427455745	10.02431036819889	3832466
3834738	EDA	synthesis of reversible circuits based on products of exclusive or sums	2013	-6.917458383264044	10.279772354239817	3834765
3835666	Security	completeness of sets of delayed-logic devices	1965	-6.857001799593593	9.959719860790981	3835693
3843228	EDA	efficient analog platform characterization through analog constraint graphs	2005	-6.272779498649526	10.160959173124754	3843255
3843554	ML	compact sop representations for multiple-output functions: an encoding method using multiple-valued logic	2001	-7.02540608893012	10.13634203025223	3843581
3844700	Logic	switching function canonical forms based on commutative and associative binary operations: the switching function	1960	-7.173396050895923	9.50074228518648	3844727
3852594	EDA	efficient construction of qmdds for irreversible, reversible, and quantum functions	2017	-6.791988806608229	10.237117799570854	3852621
3854963	EDA	threshold synthesis of ternary digital systems	1966	-6.6373291688126494	10.206168326800194	3854990
3859947	SE	techniques for reducing the number of decisions and backtracks in combinational test generation	1998	-6.384953367320893	9.875486434449485	3859974
3860278	Theory	controlled method of random test synthesis	2015	-6.3574198513662825	9.960908195896751	3860305
3864004	EDA	a tree search algorithm for low multiplicative complexity logic design	2018	-6.665486230275245	10.228088525623765	3864031
3865013	EDA	design of highly parallel linear digital circuits based on symbol-level redundancy	1996	-6.845001936388535	10.054205903121947	3865040
3868899	EDA	arithmetic transform ternary decision diagrams for exact minimization of fixed-polarity arithmetic expressions	2004	-6.711546192521625	9.901198133355166	3868926
3873283	HPC	design of an ultrahigher‐valued biocomputing system based on set‐valued logic networks	1992	-6.830317248990298	9.405773743506314	3873310
3874093	ML	learning in networks of nondeterministic adaptive logic elements	1987	-6.436582701802134	9.917643749980927	3874120
3874311	EDA	some techniques of state assignment for synchronous sequential machines	1964	-7.0057504300238005	9.603334707862109	3874338
3875038	EDA	piecewise linear macromodels for elementary logic and fuzzy circuits	1993	-6.798095734935808	10.114741323329099	3875065
3878189	EDA	ancilla-free synthesis of large reversible functions using binary decision diagrams	2016	-6.6025909376108105	9.91811102315778	3878216
3880792	EDA	fast adjustable npn classification using generalized symmetries	2018	-6.444414414998072	10.278484005121909	3880819
3886031	EDA	an iterative combinational logic synthesis technique using spectral information	1993	-7.044745093789282	10.070711974946631	3886058
3889357	ML	a logic minimization algorithm of functions with large dc-set	1991	-6.451129336467341	10.05820246442057	3889384
3891005	Arch	strongly code disjoint checkers	1988	-6.58352667378388	9.841559758551373	3891032
3894203	Embedded	representation of solutions in genetic vlsi placement algorithms	2014	-7.206421217566044	10.303723343812042	3894230
3900128	EDA	technology mapping for single target gate based circuits using boolean functional decomposition	2015	-6.862635095713705	10.318681240355259	3900155
3901835	Theory	on the verification of function equivalence with unknown input correspondence	1994	-7.010424747587319	9.657066544142547	3901862
3906991	Theory	incremental gate: a method to compute minimal cost ccd realizations of mvl functions	1992	-7.227811920521488	10.155771289755098	3907018
3909766	Visualization	computer minimization of multivalued switching functions	1972	-7.144516744742753	9.845979673906124	3909793
3910490	Logic	equational realizations of switching functions	1975	-6.9803392712584005	9.886963618563227	3910517
3913461	EDA	on the optimization of heterogeneous mdds	2005	-6.623515867544848	9.95341101878099	3913488
3919094	HPC	state space generation for degradable multiprocessor systems	1991	-6.285866704790377	9.627208560081256	3919121
3922459	EDA	*phdd: an efficient graph representation for floating point circuit verification	1997	-6.692456891166044	10.056396596055134	3922486
3923973	EDA	biconditional-bdd ordering for autosymmetric functions	2015	-6.935480764882778	10.238457730730614	3924000
3925925	EDA	a fast algorithm to minimize multi-output mixed-polarity generalized reed-muller forms	1988	-7.0497004777110215	10.146820609049248	3925952
3931917	Logic	fast exact minimization of bdds	1998	-6.325371842279018	9.461173915731212	3931944
3938986	Arch	memory extraction from dynamic scattering junctions in wave digital structures	2006	-6.5959416141493445	9.776761437997171	3939013
3939080	Logic	towards large-scale functional verification of universal quantum circuits	2018	-6.728785508557214	9.816176256411174	3939107
3943627	Theory	area minimization of regular structures based on solving logical equations	2015	-6.813390045227424	9.994417857338668	3943654
3953223	EDA	an efficient algorithm for computing boolean function expressions of s-boxes	2009	-7.153845311438508	9.95281554220049	3953250
3954575	Logic	minimal boolean expressions with more than two levels of sums and products	1962	-6.745033687963838	9.79691913271042	3954602
3956067	DB	using lower bounds during dynamic bdd minimization	1999	-6.567094261763967	9.996961807199105	3956094
3958155	EDA	generating fast multipliers using clever circuits	2004	-6.317785242408911	10.137802084295627	3958182
3959455	EDA	a hybrid evolutionary analogue module placement algorithm for integrated circuit layout designs	2005	-6.295558046836186	10.128456507078669	3959482
3960317	Arch	realization of sequential machines with threshold elements	1969	-6.9253836806910565	9.600994906582267	3960344
3963628	Visualization	a cellular permuter array	1972	-7.027733417748688	9.86727720515445	3963655
3964089	EDA	constructive reversible logic synthesis for boolean functions with special properties	2014	-6.709277199034361	10.284919876560652	3964116
3967154	Visualization	optimal synthesis of arbitrary switching functions with regular arrays of 2-input 1-output switching elements	1968	-6.926557682508792	10.257879878238464	3967181
3967877	EDA	asynchronous logic implementation based on factorized dims	2017	-7.056800628649256	9.833132410649448	3967904
3969610	DB	synchronizing sequences for incompletely specified flow tables	1966	-6.7295425494704135	10.018377168931579	3969637
3975037	EDA	a fast algorithm for or-and-or synthesis	2003	-6.844429226101669	10.312366334992507	3975064
3975593	EDA	minimal covering problem and pla minimization	1985	-6.695120755047491	9.776890523141127	3975620
3977342	Theory	threshold logic elements used as a probability transformer	1965	-7.208468749379122	9.485481382184771	3977369
3977860	Logic	sequential machine implementations using universal logic modules	1978	-6.889285071421818	9.675244154464416	3977887
3978345	AI	functional decomposition of mvl functions using multi-valued decision diagrams	1997	-6.365354090900989	9.829883857762029	3978372
3979788	EDA	delayed universal logic modules and sequential machine synthesis	1975	-6.987756710597418	9.513749057102855	3979815
3984410	EDA	an efficient variable partitioning approach for functional decomposition of circuits	2007	-6.795696273582532	9.977409812186774	3984437
3988832	Theory	lattice properties of sequential machines	1963	-6.9855702291618025	9.511561667329453	3988859
3989003	AI	minimization of free bdds	1999	-6.4908459801183085	9.673718650989562	3989030
3992367	EDA	circuit implementation of piecewise-affine functions based on lattice representation	2011	-6.747758184272836	9.946467796418851	3992394
3993581	EDA	a novel basis for logic rewriting	2017	-6.546008203960514	10.227302142484318	3993608
3995887	Logic	two-qubit stabilizer circuits with recovery i: existence	2018	-7.1673581904330685	9.99931009841594	3995914
4003678	DB	the characterization and properties of cascade realizable switching functions	1969	-7.152513729364598	9.837126873820253	4003705
4007848	Logic	simulation of feedback-free circuits in the algebra of transients	2003	-6.351821987157245	9.976477841240596	4007875
4012026	Visualization	the application of shift registers to secondary state assignment: part i	1968	-6.8920661955944	9.90716871172173	4012053
4021391	EDA	more: an alternative implementation of bdd packages by multi-operand synthesis	1996	-6.665068177800592	9.787799620586355	4021418
4023333	EDA	on the existence of speed-independent circuits	1991	-6.3685352669184185	9.984397526919553	4023360
4028029	EDA	a universal four-state cellular computer	1975	-6.631602456373554	9.812129298820476	4028056
4029075	EDA	don't cares and multi-valued logic network minimization	2000	-6.347039337698607	10.054851791139026	4029102
4035652	ECom	number-conserving cellular automaton rules	2002	-7.182940880344479	9.728156214912376	4035679
4037108	SE	an algebra of multiple faults in rams	1996	-6.638937596439361	9.552090070034085	4037135
4056626	EDA	practical and effective domain-specific function unit design for cgra	2011	-6.748718256359672	10.256982000975627	4056653
4056891	EDA	efficient data structures for boolean functions	1994	-6.685769760741708	9.853259001455497	4056918
4057028	EDA	function design for minimum multiple-control toffoli circuits of reversible adder/subtractor blocks and arithmetic logic units	2018	-6.705877947429948	9.987934814601124	4057055
4057746	EDA	"""comment on """"a variable counter design technique"""""""	1969	-6.49598186317259	10.136699496900023	4057773
4057882	Arch	easily testable iterative systems	1973	-6.642658147551335	10.24783384266813	4057909
4059872	EDA	distributed genetic algorithms for the floorplan design problem	1991	-6.523249954901142	9.881890928264124	4059899
4060431	Logic	on the relation between bdds and fdds	1995	-7.164587548783105	9.787714494175713	4060458
4063636	EDA	boolean matching based on boolean unification	1993	-6.324638187460552	9.790191479437224	4063663
4064017	PL	optimal code for control structures	1982	-7.214709079061144	9.423799504003762	4064044
4069655	Crypto	on the synthesis of mvl functions using input and output phase assignments	1997	-7.06440624938313	10.143279225677627	4069682
4069907	EDA	design and synthesis of improved reversible circuits using aig- and mig-based graph data structures	2019	-6.266477639471519	10.288499894307302	4069934
4073404	EDA	on decomposing boolean functions via extended cofactoring	2009	-6.589096475886373	10.26623809484084	4073431
4075283	EDA	esop-inspired synthesis method for ternary permutative quantum circuits	2012	-6.9405440563993	10.286797611834473	4075310
4081236	Vision	computing affine equivalence classes of boolean functions by group isomorphism	2016	-6.87450536528785	9.822349805746935	4081263
4086105	ML	sequential machine identification	1971	-6.508161369414805	9.686615320852912	4086132
4092814	ML	strip - a strip-based neural-network growth algorithm for learning multiple-valued functions	2001	-7.145485218684972	9.836545884288391	4092841
4093472	Visualization	symmetry types in threshold logic	1968	-6.8021624905982705	9.79372626971814	4093499
4094387	Logic	optimal regular tree pattern matching using pushdown automata	1998	-6.559477769368348	9.482720894588834	4094414
4096002	EDA	an algorithm for minimum space quantum boolean circuits construction	2006	-7.0712664294166485	10.271083272166981	4096029
4096632	EDA	fuzzy bi- and multi-partitioning for circuits represented by hypergraphs	1996	-6.892272767062262	10.306444192347293	4096659
4101429	Arch	decomposition of linear sequential machines	1969	-7.157135870974956	9.396269862928666	4101456
4102564	EDA	ternary galois field expansions for reversible logic and kronecker decision diagrams for ternary gfsop minimization [galois field sum of products]	2004	-7.0500894158959895	10.237381906928537	4102591
