INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.ip_user_files/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/VGAClock/VGAClock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAClock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/VGAClock/VGAClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAClock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CPURam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPURam
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CPUTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/DecodeExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeExecute
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Division
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/ExecuteMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExecuteMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/FetchDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/HiLo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryReceiverAutomation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryReceiverAutomation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryTransmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryTransmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryWriteback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryWriteback
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Padding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padding
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SOC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/USBReceiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USBReceiver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/source/VIVADOScource/CPU/CPU.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
