

================================================================
== Vivado HLS Report for 'QIO_int_s'
================================================================
* Date:           Thu Jan 28 09:59:29 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     1347|    22531| 13.470 us | 0.225 ms |  1347|  22531|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- QIO_loop1   |       64|       64|         2|          1|          1|      64|    yes   |
        |- QIO_loop2   |     1280|    22464| 20 ~ 351 |          -|          -|      64|    no    |
        | + QIO_loop3  |        0|      331|        22|          5|          1| 0 ~ 63 |    yes   |
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    153|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     688|   1265|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    327|    -|
|Register         |        0|      -|     515|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      5|    1203|   1777|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |QIO_accel_fadd_32cud_U2  |QIO_accel_fadd_32cud  |        0|      2|  205|  390|    0|
    |QIO_accel_fmul_32dEe_U3  |QIO_accel_fmul_32dEe  |        0|      3|  143|  321|    0|
    |QIO_accel_sitofp_eOg_U4  |QIO_accel_sitofp_eOg  |        0|      0|  340|  554|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  688| 1265|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |current_val2_U  |QIO_int_s_currentbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                      |        1|  0|   0|    0|    64|   32|     1|         2048|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln32_fu_247_p2       |     +    |      0|  0|  19|          14|          14|
    |add_ln36_fu_283_p2       |     +    |      0|  0|  19|          14|          14|
    |i_6_fu_220_p2            |     +    |      0|  0|  15|           7|           1|
    |i_fu_198_p2              |     +    |      0|  0|  15|           7|           1|
    |j_fu_268_p2              |     +    |      0|  0|  39|           1|          32|
    |icmp_ln26_fu_192_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln31_fu_214_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln34_fu_262_p2      |   icmp   |      0|  0|  18|          32|           6|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 153|          93|          89|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  129|         28|    1|         28|
    |ap_enable_reg_pp0_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter4                  |    9|          2|    1|          2|
    |ap_phi_mux_j_0_in_phi_fu_146_p4          |    9|          2|   32|         64|
    |ap_sig_allocacmp_cost_new_write_assig_2  |    9|          2|   32|         64|
    |coef_list_address0                       |   15|          3|   12|         36|
    |cost_new_write_assig_fu_54               |    9|          2|   32|         64|
    |current_val2_address0                    |   15|          3|    6|         18|
    |current_val_address0                     |   15|          3|    6|         18|
    |grp_fu_152_p1                            |   15|          3|   32|         96|
    |grp_fu_156_p0                            |   15|          3|   32|         96|
    |grp_fu_156_p1                            |   15|          3|   32|         96|
    |grp_fu_160_p0                            |   15|          3|   32|         96|
    |grp_load_fu_163_p1                       |   15|          3|   32|         96|
    |i1_0_reg_131                             |    9|          2|    7|         14|
    |i_0_reg_120                              |    9|          2|    7|         14|
    |j_0_in_reg_143                           |    9|          2|   32|         64|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  327|         69|  329|        869|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln36_reg_365                |  14|   0|   14|          0|
    |add_ln36_reg_365_pp1_iter1_reg  |  14|   0|   14|          0|
    |ap_CS_fsm                       |  27|   0|   27|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4         |   1|   0|    1|          0|
    |cost_new_write_assig_fu_54      |  32|   0|   32|          0|
    |current_val2_load_reg_375       |  32|   0|   32|          0|
    |current_val_load_2_reg_331      |  32|   0|   32|          0|
    |i1_0_reg_131                    |   7|   0|    7|          0|
    |i_0_reg_120                     |   7|   0|    7|          0|
    |i_6_reg_321                     |   7|   0|    7|          0|
    |icmp_ln26_reg_292               |   1|   0|    1|          0|
    |icmp_ln34_reg_356               |   1|   0|    1|          0|
    |j_0_in_reg_143                  |  32|   0|   32|          0|
    |j_reg_360                       |  32|   0|   32|          0|
    |reg_167                         |  32|   0|   32|          0|
    |reg_172                         |  32|   0|   32|          0|
    |reg_183                         |  32|   0|   32|          0|
    |tmp_2_reg_380                   |  32|   0|   32|          0|
    |tmp_4_reg_390                   |  32|   0|   32|          0|
    |tmp_reg_346                     |  32|   0|   32|          0|
    |zext_ln28_reg_301               |   7|   0|   64|         57|
    |zext_ln32_2_reg_336             |   7|   0|   14|          7|
    |icmp_ln34_reg_356               |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 515|  32|  516|         64|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   QIO<int>   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   QIO<int>   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   QIO<int>   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   QIO<int>   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   QIO<int>   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   QIO<int>   | return value |
|ap_return             | out |   32| ap_ctrl_hs |   QIO<int>   | return value |
|current_val_address0  | out |    6|  ap_memory |  current_val |     array    |
|current_val_ce0       | out |    1|  ap_memory |  current_val |     array    |
|current_val_q0        |  in |   32|  ap_memory |  current_val |     array    |
|coef_list_address0    | out |   12|  ap_memory |   coef_list  |     array    |
|coef_list_ce0         | out |    1|  ap_memory |   coef_list  |     array    |
|coef_list_q0          |  in |   32|  ap_memory |   coef_list  |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

