Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Mon Mar 31 15:11:49 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_control_sets -verbose -file vivado_activity_thread_control_sets_placed.rpt
| Design       : vivado_activity_thread
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    15 |
| Minimum Number of register sites lost to control set restrictions |    31 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1887 |          664 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            6 |
| Yes          | No                    | No                     |             450 |          161 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                       Enable Signal                      |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      |                                                          | vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2/vivado_activity_thread_ap_fmul_2_max_dsp_u/U0/i_synth/n_0_RESULT_REG.NORMAL.exp_op[6]_i_1 |                3 |              6 |
|  ap_clk      |                                                          | ap_rst                                                                                                                                          |                3 |              6 |
|  ap_clk      | n_0_ap_done_INST_0_i_1                                   |                                                                                                                                                 |                3 |              7 |
|  ap_clk      | result_sqrd_0_write                                      | n_0_tmp_reg_253[63]_i_1                                                                                                                         |                2 |              7 |
|  ap_clk      | n_0_o_v_0_value_reg_328[31]_i_1                          |                                                                                                                                                 |               11 |             32 |
|  ap_clk      | n_0_u_v_0_gamma_reg_296[31]_i_1                          |                                                                                                                                                 |                7 |             32 |
|  ap_clk      | n_0_tmp_i_reg_291[31]_i_1                                |                                                                                                                                                 |                8 |             32 |
|  ap_clk      | n_0_tmp_8_reg_302[63]_i_1                                |                                                                                                                                                 |               14 |             35 |
|  ap_clk      | vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2/O2 |                                                                                                                                                 |               15 |             45 |
|  ap_clk      | n_0_pp_reg_151[12]_i_2                                   | n_0_pp_reg_151[12]_i_1                                                                                                                          |               11 |             45 |
|  ap_clk      | n_0_tmp_9_reg_307[63]_i_1                                |                                                                                                                                                 |               24 |             63 |
|  ap_clk      | n_0_spot_price_0_0_in_reg_129[63]_i_1                    |                                                                                                                                                 |               29 |             64 |
|  ap_clk      | n_0_tmp_reg_253[63]_i_1                                  |                                                                                                                                                 |               23 |             67 |
|  ap_clk      | vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2/ce |                                                                                                                                                 |               27 |             73 |
|  ap_clk      |                                                          |                                                                                                                                                 |              684 |           2017 |
+--------------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


