<profile>

<section name = "Vivado HLS Report for 'Mat2AXIvideo'" level="0">
<item name = "Date">Mon Jul 19 21:21:48 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">hls_resize</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 1.750 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">108877, 108877, 0.436 ms, 0.436 ms, 108877, 108877, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">108876, 108876, 422, -, -, 258, no</column>
<column name=" + loop_width">419, 419, 3, 1, 1, 418, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 87, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 39, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_226_p2">+, 0, 0, 16, 9, 1</column>
<column name="j_V_fu_238_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="axi_last_V_fu_244_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="icmp_ln125_fu_220_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="icmp_ln126_fu_232_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="img_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_3_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_1_reg_204">9, 2, 9, 18</column>
<column name="t_V_reg_193">9, 2, 9, 18</column>
<column name="video_dst_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="axi_last_V_reg_297">1, 0, 1, 0</column>
<column name="i_V_reg_283">9, 0, 9, 0</column>
<column name="icmp_ln126_reg_288">1, 0, 1, 0</column>
<column name="icmp_ln126_reg_288_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="t_V_1_reg_204">9, 0, 9, 0</column>
<column name="t_V_reg_193">9, 0, 9, 0</column>
<column name="tmp_user_V_fu_136">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="img_data_stream_0_V_dout">in, 8, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_empty_n">in, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_read">out, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_1_V_dout">in, 8, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_empty_n">in, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_read">out, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_2_V_dout">in, 8, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_empty_n">in, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_read">out, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_3_V_dout">in, 8, ap_fifo, img_data_stream_3_V, pointer</column>
<column name="img_data_stream_3_V_empty_n">in, 1, ap_fifo, img_data_stream_3_V, pointer</column>
<column name="img_data_stream_3_V_read">out, 1, ap_fifo, img_data_stream_3_V, pointer</column>
<column name="video_dst_TDATA">out, 32, axis, AXI_video_strm_V_data_V, pointer</column>
<column name="video_dst_TVALID">out, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="video_dst_TREADY">in, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="video_dst_TDEST">out, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="video_dst_TKEEP">out, 4, axis, AXI_video_strm_V_keep_V, pointer</column>
<column name="video_dst_TSTRB">out, 4, axis, AXI_video_strm_V_strb_V, pointer</column>
<column name="video_dst_TUSER">out, 1, axis, AXI_video_strm_V_user_V, pointer</column>
<column name="video_dst_TLAST">out, 1, axis, AXI_video_strm_V_last_V, pointer</column>
<column name="video_dst_TID">out, 1, axis, AXI_video_strm_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
