0.6
2018.2
Jun 14 2018
20:41:02
F:/projects_vivado/ALU/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
,,,,,,ALU_tb,,,,,,,,
F:/projects_vivado/ALU/project_1/project_1.srcs/sources_1/new/alu.sv,1753900698,systemVerilog,,F:/projects_vivado/ALU/project_1/project_1.srcs/sim_1/new/alu_tb.sv,,ALU,,,,,,,,
