==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 995.988 ; gain = 901.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 995.988 ; gain = 901.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 995.988 ; gain = 901.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 995.988 ; gain = 901.859
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:33) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:51) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:73) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:35) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:39) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:55) in function 'inverse' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:60) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:64) in function 'inverse' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:75) in function 'inverse' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.0' (inver_aug.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.1' (inver_aug.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.2' (inver_aug.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.3' (inver_aug.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.4' (inver_aug.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.5' (inver_aug.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'aug.V.0' (inver_aug.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.1' (inver_aug.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.2' (inver_aug.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.3' (inver_aug.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.4' (inver_aug.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.5' (inver_aug.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:61:13) to (inver_aug.cpp:51:24) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 995.988 ; gain = 901.859
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 995.988 ; gain = 901.859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.811 seconds; current allocated memory: 158.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 160.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_mux_32_22_1_1' to 'inverse_mux_32_22bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_32_22bkb': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nscud': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 163.556 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nscud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 995.988 ; gain = 901.859
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 24.994 seconds; peak allocated memory: 163.556 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:4:
./inver_aug.h:5:10: fatal error: 'ap_axi_data.h' file not found
#include <ap_axi_data.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 992.340 ; gain = 896.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 992.340 ; gain = 896.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 992.340 ; gain = 896.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 992.340 ; gain = 896.172
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:33) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:51) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:73) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:35) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:39) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:55) in function 'inverse' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:60) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:64) in function 'inverse' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:75) in function 'inverse' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.0' (inver_aug.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.1' (inver_aug.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.2' (inver_aug.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.3' (inver_aug.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.4' (inver_aug.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.5' (inver_aug.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'aug.V.0' (inver_aug.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.1' (inver_aug.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.2' (inver_aug.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.3' (inver_aug.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.4' (inver_aug.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.5' (inver_aug.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:61:13) to (inver_aug.cpp:51:24) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 992.340 ; gain = 896.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 992.340 ; gain = 896.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:65) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.768 seconds; current allocated memory: 156.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 158.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_mux_32_22_1_1' to 'inverse_mux_32_22bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_32_22bkb': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nscud': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 161.476 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nscud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 992.340 ; gain = 896.172
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 18.752 seconds; peak allocated memory: 161.476 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:4:
./inver_aug.h:6:10: fatal error: 'gmp.h' file not found
#include <gmp.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:4:
./inver_aug.h:6:10: fatal error: 'gmp.h' file not found
#include <gmp.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from inver_aug.cpp:1:
inver_aug.cpp:29:10: error: array initializer must be an initializer list
 intSdCh A[3][3] = inStream.read().data;
         ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from inver_aug.cpp:1:
inver_aug.cpp:29:10: error: array initializer must be an initializer list
 intSdCh A[3][3] = inStream.read().data;
         ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from inver_aug.cpp:1:
inver_aug.cpp:28:10: error: array initializer must be an initializer list
 intSdCh A[3][3] = inStream.read().data;
         ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 992.453 ; gain = 896.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 992.453 ; gain = 896.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 992.453 ; gain = 896.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 992.453 ; gain = 896.242
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.0' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.1' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.2' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.3' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.4' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.5' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'aug.V.0' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.1' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.2' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.3' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.4' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.5' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:64:13) to (inver_aug.cpp:54:24) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 992.453 ; gain = 896.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 992.453 ; gain = 896.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.822 seconds; current allocated memory: 172.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 174.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_mux_32_22_1_1' to 'inverse_mux_32_22bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_32_22bkb': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nscud': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 177.486 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nscud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 992.453 ; gain = 896.242
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 29.324 seconds; peak allocated memory: 177.486 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
ERROR: [HLS 214-124] use of undeclared identifier 'enable_flush': axi_stream.cpp:7
ERROR: [HLS 214-124] use of undeclared identifier 'enable_flush': axi_stream.cpp:46
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 992.195 ; gain = 898.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 992.195 ; gain = 898.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.195 ; gain = 898.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.195 ; gain = 898.832
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.0' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.1' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.2' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.3' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.4' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.5' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'aug.V.0' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.1' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.2' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.3' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.4' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.5' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:64:13) to (inver_aug.cpp:54:24) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.195 ; gain = 898.832
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 992.195 ; gain = 898.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.871 seconds; current allocated memory: 172.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 174.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_mux_32_22_1_1' to 'inverse_mux_32_22bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_32_22bkb': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nscud': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 177.486 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nscud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 992.195 ; gain = 898.832
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 29.913 seconds; peak allocated memory: 177.486 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 992.934 ; gain = 896.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 992.934 ; gain = 896.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 992.934 ; gain = 896.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 992.934 ; gain = 896.734
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.0' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.1' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.2' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.3' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.4' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'aug.V.5' (inver_aug.cpp:32) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'aug.V.0' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.1' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.2' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.3' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.4' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V.5' (inver_aug.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:64:13) to (inver_aug.cpp:54:24) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.934 ; gain = 896.734
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 992.934 ; gain = 896.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'sub' operation ('sub_ln1193_11', inver_aug.cpp:68) and 'sdiv' operation ('sdiv_ln1148_5', inver_aug.cpp:59).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.398 seconds; current allocated memory: 172.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 174.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_mux_32_22_1_1' to 'inverse_mux_32_22bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_32_22bkb': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nscud': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 177.470 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nscud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 992.934 ; gain = 896.734
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 28.422 seconds; peak allocated memory: 177.470 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 993.395 ; gain = 899.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 993.395 ; gain = 899.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 993.395 ; gain = 899.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 993.395 ; gain = 899.750
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 993.395 ; gain = 899.750
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[5].V' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:59:25)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:68:45)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 993.395 ; gain = 899.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_6_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_39', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load_9', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.239 seconds; current allocated memory: 176.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 179.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 183.315 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.67 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 993.395 ; gain = 899.750
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 29.092 seconds; peak allocated memory: 183.315 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 992.273 ; gain = 896.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 992.273 ; gain = 896.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.273 ; gain = 896.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.273 ; gain = 896.027
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 992.273 ; gain = 896.027
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[5].V' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:59:25)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:68:45)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 992.273 ; gain = 896.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_6_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_39', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load_9', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.926 seconds; current allocated memory: 176.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 179.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 183.314 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.67 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 992.273 ; gain = 896.027
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 30.572 seconds; peak allocated memory: 183.314 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 992.621 ; gain = 896.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 992.621 ; gain = 896.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 992.621 ; gain = 896.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 992.621 ; gain = 896.328
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 992.621 ; gain = 896.328
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[5].V' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:59:25)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:68:45)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 992.621 ; gain = 896.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_6_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_39', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load_9', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.802 seconds; current allocated memory: 176.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 179.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 1.042 seconds; current allocated memory: 183.314 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.67 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 992.621 ; gain = 896.328
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 33.378 seconds; peak allocated memory: 183.314 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 992.773 ; gain = 896.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 992.773 ; gain = 896.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 992.773 ; gain = 896.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 992.773 ; gain = 896.508
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 992.773 ; gain = 896.508
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[5].V' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:59:25)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:68:45)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 992.773 ; gain = 896.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_6_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_39', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load_9', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.941 seconds; current allocated memory: 175.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 178.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 182.376 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.67 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 992.773 ; gain = 896.508
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 34.253 seconds; peak allocated memory: 182.376 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 992.703 ; gain = 896.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 992.703 ; gain = 896.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 992.703 ; gain = 896.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 992.703 ; gain = 896.430
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 992.703 ; gain = 896.430
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[5].V' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:59:25)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:68:45)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 992.703 ; gain = 896.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_6_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_39', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load_9', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.109 seconds; current allocated memory: 175.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 178.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 182.376 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.67 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 992.703 ; gain = 896.430
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 33.302 seconds; peak allocated memory: 182.376 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
ERROR: [HLS 214-124] use of undeclared identifier 'inStream': axi_stream.cpp:7
ERROR: [HLS 214-124] use of undeclared identifier 'outStream': axi_stream.cpp:8
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 992.352 ; gain = 897.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 992.352 ; gain = 897.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 992.352 ; gain = 897.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 992.352 ; gain = 897.508
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 992.352 ; gain = 897.508
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[5].V' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:59:25)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:68:45)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 992.352 ; gain = 897.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_6_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_39', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load_9', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.626 seconds; current allocated memory: 175.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 178.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 1.192 seconds; current allocated memory: 182.377 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.67 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 992.352 ; gain = 897.508
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 41.698 seconds; peak allocated memory: 182.377 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 992.117 ; gain = 895.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 992.117 ; gain = 895.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 992.117 ; gain = 895.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 992.117 ; gain = 895.957
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 992.117 ; gain = 895.957
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[5].V' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:59:25)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:68:45)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 992.117 ; gain = 895.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_6_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_39', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load_9', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.586 seconds; current allocated memory: 175.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 178.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 1.355 seconds; current allocated memory: 182.376 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.67 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:44 . Memory (MB): peak = 992.117 ; gain = 895.957
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 44.562 seconds; peak allocated memory: 182.376 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 992.543 ; gain = 899.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 992.543 ; gain = 899.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 992.543 ; gain = 899.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 992.543 ; gain = 899.000
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 992.543 ; gain = 899.000
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[5]' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:59:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:68:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 992.543 ; gain = 899.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_6_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_4', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load_9', inver_aug.cpp:65) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_6_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_4', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load_9', inver_aug.cpp:65) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_6_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_4', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load_9', inver_aug.cpp:65) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_6_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_4', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load_9', inver_aug.cpp:65) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_5_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_3', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load', inver_aug.cpp:55) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_5_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_3', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load', inver_aug.cpp:55) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_5_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_3', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load', inver_aug.cpp:55) on array 'aug[0]', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 58.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.689 seconds; current allocated memory: 152.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.919 seconds; current allocated memory: 154.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_fsub_32ns_32ns_32_4_full_dsp_1' to 'inverse_fsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_fmul_32ns_32ns_32_3_max_dsp_1' to 'inverse_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_fdiv_32ns_32ns_32_9_1' to 'inverse_fdiv_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_sitofp_32ns_32_4_1' to 'inverse_sitofp_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_fdiv_32nsdEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_fmul_32nscud': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_fsub_32nsbkb': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sitofp_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 1.415 seconds; current allocated memory: 157.702 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.35 MHz
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 992.543 ; gain = 899.000
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 38.696 seconds; peak allocated memory: 157.702 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 989.613 ; gain = 893.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 989.613 ; gain = 893.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 989.613 ; gain = 893.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 989.613 ; gain = 893.379
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 989.613 ; gain = 893.379
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[5].V' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:59:25)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:68:45)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 989.613 ; gain = 893.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_6_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_39', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load_9', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.082 seconds; current allocated memory: 175.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 178.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 1.498 seconds; current allocated memory: 182.361 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.67 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 989.613 ; gain = 893.379
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 50.011 seconds; peak allocated memory: 182.361 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 992.355 ; gain = 896.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 992.355 ; gain = 896.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 992.355 ; gain = 896.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.355 ; gain = 896.141
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.355 ; gain = 896.141
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[5].V' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:59:25)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:68:45)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 992.355 ; gain = 896.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_6_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_39', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load_9', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.715 seconds; current allocated memory: 175.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 178.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 182.356 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.67 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 992.355 ; gain = 896.141
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 30.781 seconds; peak allocated memory: 182.356 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 992.051 ; gain = 895.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 992.051 ; gain = 895.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 992.051 ; gain = 895.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 992.051 ; gain = 895.902
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.051 ; gain = 895.902
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[5].V' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:59:25)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:68:45)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.051 ; gain = 895.902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_6_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_39', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load_9', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_7', inver_aug.cpp:65) on array 'aug[0].V', inver_aug.cpp:32 and 'store' operation ('aug_0_V_addr_1_write_ln59', inver_aug.cpp:59) of variable 'trunc_ln703', inver_aug.cpp:59 on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_5_write_ln68', inver_aug.cpp:68) of variable 'trunc_ln708_29', inver_aug.cpp:68 on array 'aug[0].V', inver_aug.cpp:32 and 'load' operation ('aug_0_V_load', inver_aug.cpp:55) on array 'aug[0].V', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.461 seconds; current allocated memory: 165.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 168.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 172.248 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.67 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 992.051 ; gain = 895.902
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 30.92 seconds; peak allocated memory: 172.248 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 993.043 ; gain = 896.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 993.043 ; gain = 896.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 993.043 ; gain = 896.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 993.043 ; gain = 896.766
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 993.043 ; gain = 896.766
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[5]' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:59:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:68:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 993.043 ; gain = 896.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_6_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_4', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load_9', inver_aug.cpp:65) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_6_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_4', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load_9', inver_aug.cpp:65) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_6_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_4', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load_9', inver_aug.cpp:65) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_6_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_4', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load_9', inver_aug.cpp:65) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_5_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_3', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load', inver_aug.cpp:55) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_5_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_3', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load', inver_aug.cpp:55) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_5_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_3', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load', inver_aug.cpp:55) on array 'aug[0]', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 58.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.681 seconds; current allocated memory: 140.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 142.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_fsub_32ns_32ns_32_4_full_dsp_1' to 'inverse_fsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_fmul_32ns_32ns_32_3_max_dsp_1' to 'inverse_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_fdiv_32ns_32ns_32_9_1' to 'inverse_fdiv_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_sitofp_32ns_32_4_1' to 'inverse_sitofp_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_fdiv_32nsdEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_fmul_32nscud': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_fsub_32nsbkb': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sitofp_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.937 seconds; current allocated memory: 146.135 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.35 MHz
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 993.043 ; gain = 896.766
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 27.971 seconds; peak allocated memory: 146.135 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:4:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 993.082 ; gain = 896.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 993.082 ; gain = 896.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 993.082 ; gain = 896.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 993.082 ; gain = 896.855
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:36) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Op_loop' (inver_aug.cpp:54) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:76) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:38) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:42) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_1' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_2' (inver_aug.cpp:63) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Row_Op_loop_3' (inver_aug.cpp:67) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:78) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (inver_aug.cpp:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug' (inver_aug.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:65:17) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 993.082 ; gain = 896.855
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10]' (inver_aug.cpp:44:17)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:59:13)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:68:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 993.082 ; gain = 896.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Row_Op_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_11_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_9', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load_19', inver_aug.cpp:65) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_11_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_9', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load_19', inver_aug.cpp:65) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_11_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_9', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load_19', inver_aug.cpp:65) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_11_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_9', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load_19', inver_aug.cpp:65) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_8', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load', inver_aug.cpp:55) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_8', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load', inver_aug.cpp:55) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_8', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load', inver_aug.cpp:55) on array 'aug[0]', inver_aug.cpp:32.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Op_loop): Unable to enforce a carried dependence constraint (II = 92, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln68', inver_aug.cpp:68) of variable 'tmp_3_8', inver_aug.cpp:68 on array 'aug[0]', inver_aug.cpp:32 and 'load' operation ('aug_0_load', inver_aug.cpp:55) on array 'aug[0]', inver_aug.cpp:32.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 93, Depth = 103.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.224 seconds; current allocated memory: 155.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.764 seconds; current allocated memory: 162.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_fsub_32ns_32ns_32_4_full_dsp_1' to 'inverse_fsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_fmul_32ns_32ns_32_3_max_dsp_1' to 'inverse_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_fdiv_32ns_32ns_32_9_1' to 'inverse_fdiv_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_sitofp_32ns_32_4_1' to 'inverse_sitofp_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_fdiv_32nsdEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_fmul_32nscud': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_fsub_32nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sitofp_32eOg': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 169.999 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 111.15 MHz
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 993.082 ; gain = 896.855
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 39.437 seconds; peak allocated memory: 169.999 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
