module GlobalHistoryRegister(
    input wire clock,       // Clock signal
    input wire reset,       // Reset signal
    input wire set,         // Signal to set a specific bit
    input wire new_bit,  // Value to set in the GHR

    output reg [4:0] ghr      // Global History Register
);

always @(posedge clock or posedge reset) begin
    if (reset) begin
        // Reset the GHR to all zeros
        ghr <= 0;
    end else begin
        // Shift the GHR to the left
        ghr <= {ghr[3:0], new_bit ? 1'b1 : 1'b0};
    end
end

endmodule
