# Reading C:/altera/11.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ROM2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/ROM2 {C:/Users/user/Desktop/ROM2/ROM2.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module ROM2
# 
# Top level modules:
# 	ROM2
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/ROM2 {C:/Users/user/Desktop/ROM2/tb_ROM2.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module tb_ROM2
# 
# Top level modules:
# 	tb_ROM2
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone_ver -L rtl_work -L work -voptargs="+acc" tb_ROM2
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_ROM2 
# Loading work.tb_ROM2
# Loading work.ROM2
# Loading lpm_ver.lpm_rom
# Loading lpm_ver.LPM_DEVICE_FAMILIES
# Loading lpm_ver.LPM_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/user/Desktop/ROM2/ROM2.v(28): [TFMPC] - Too few port connections. Expected 5, found 3.
#         Region: /tb_ROM2/u0/u0
# ** Warning: (vsim-3722) C:/Users/user/Desktop/ROM2/ROM2.v(28): [TFMPC] - Missing connection for port 'outclock'.
# ** Warning: (vsim-3722) C:/Users/user/Desktop/ROM2/ROM2.v(28): [TFMPC] - Missing connection for port 'memenab'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module tb_ROM2 at C:/Users/user/Desktop/ROM2/tb_ROM2.v line 56
# Simulation Breakpoint: Break in Module tb_ROM2 at C:/Users/user/Desktop/ROM2/tb_ROM2.v line 56
# MACRO ./ROM2_run_msim_rtl_verilog.do PAUSED at line 17
