=====
SETUP
6.487
10.950
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.148
count_value_flag_s0
10.950
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_1_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_2_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_3_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_4_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_5_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_6_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_7_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_8_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_9_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_10_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_11_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_12_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_13_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_14_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_15_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_16_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_17_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_18_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_19_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_20_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_21_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_22_s0
10.549
=====
SETUP
6.887
10.549
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_23_s0
10.549
=====
SETUP
7.107
10.329
17.436
clock_ibuf
0.000
4.230
count_value_reg_18_s0
7.471
7.703
n72_s8
8.124
8.641
n72_s4
8.888
9.458
n72_s1
9.631
10.180
count_value_reg_0_s0
10.329
=====
HOLD
0.318
5.647
5.328
clock_ibuf
0.000
3.126
count_value_flag_s0
5.317
5.519
IO_voltage_reg_s1
5.647
=====
HOLD
0.425
5.754
5.328
clock_ibuf
0.000
3.126
IO_voltage_reg_s1
5.317
5.519
n74_s2
5.522
5.754
IO_voltage_reg_s1
5.754
=====
HOLD
0.425
5.754
5.328
clock_ibuf
0.000
3.126
count_value_reg_0_s0
5.317
5.519
n39_s2
5.522
5.754
count_value_reg_0_s0
5.754
=====
HOLD
0.425
5.754
5.328
clock_ibuf
0.000
3.126
count_value_reg_2_s0
5.317
5.519
n37_s
5.522
5.754
count_value_reg_2_s0
5.754
=====
HOLD
0.425
5.754
5.328
clock_ibuf
0.000
3.126
count_value_reg_8_s0
5.317
5.519
n31_s
5.522
5.754
count_value_reg_8_s0
5.754
=====
HOLD
0.425
5.754
5.328
clock_ibuf
0.000
3.126
count_value_reg_12_s0
5.317
5.519
n27_s
5.522
5.754
count_value_reg_12_s0
5.754
=====
HOLD
0.425
5.754
5.328
clock_ibuf
0.000
3.126
count_value_reg_14_s0
5.317
5.519
n25_s
5.522
5.754
count_value_reg_14_s0
5.754
=====
HOLD
0.425
5.754
5.328
clock_ibuf
0.000
3.126
count_value_reg_18_s0
5.317
5.519
n21_s
5.522
5.754
count_value_reg_18_s0
5.754
=====
HOLD
0.425
5.754
5.328
clock_ibuf
0.000
3.126
count_value_reg_20_s0
5.317
5.519
n19_s
5.522
5.754
count_value_reg_20_s0
5.754
=====
HOLD
0.427
5.755
5.328
clock_ibuf
0.000
3.126
count_value_reg_6_s0
5.317
5.519
n33_s
5.523
5.755
count_value_reg_6_s0
5.755
=====
HOLD
0.544
5.872
5.328
clock_ibuf
0.000
3.126
count_value_reg_21_s0
5.317
5.518
n18_s
5.640
5.872
count_value_reg_21_s0
5.872
=====
HOLD
0.546
5.874
5.328
clock_ibuf
0.000
3.126
count_value_reg_3_s0
5.317
5.518
n36_s
5.642
5.874
count_value_reg_3_s0
5.874
=====
HOLD
0.546
5.874
5.328
clock_ibuf
0.000
3.126
count_value_reg_4_s0
5.317
5.518
n35_s
5.642
5.874
count_value_reg_4_s0
5.874
=====
HOLD
0.546
5.874
5.328
clock_ibuf
0.000
3.126
count_value_reg_9_s0
5.317
5.518
n30_s
5.642
5.874
count_value_reg_9_s0
5.874
=====
HOLD
0.546
5.874
5.328
clock_ibuf
0.000
3.126
count_value_reg_10_s0
5.317
5.518
n29_s
5.642
5.874
count_value_reg_10_s0
5.874
=====
HOLD
0.546
5.874
5.328
clock_ibuf
0.000
3.126
count_value_reg_11_s0
5.317
5.518
n28_s
5.642
5.874
count_value_reg_11_s0
5.874
=====
HOLD
0.546
5.874
5.328
clock_ibuf
0.000
3.126
count_value_reg_15_s0
5.317
5.518
n24_s
5.642
5.874
count_value_reg_15_s0
5.874
=====
HOLD
0.546
5.874
5.328
clock_ibuf
0.000
3.126
count_value_reg_16_s0
5.317
5.518
n23_s
5.642
5.874
count_value_reg_16_s0
5.874
=====
HOLD
0.546
5.874
5.328
clock_ibuf
0.000
3.126
count_value_reg_17_s0
5.317
5.518
n22_s
5.642
5.874
count_value_reg_17_s0
5.874
=====
HOLD
0.546
5.874
5.328
clock_ibuf
0.000
3.126
count_value_reg_22_s0
5.317
5.518
n17_s
5.642
5.874
count_value_reg_22_s0
5.874
=====
HOLD
0.546
5.874
5.328
clock_ibuf
0.000
3.126
count_value_reg_23_s0
5.317
5.518
n16_s
5.642
5.874
count_value_reg_23_s0
5.874
=====
HOLD
0.547
5.876
5.328
clock_ibuf
0.000
3.126
count_value_reg_5_s0
5.317
5.518
n34_s
5.644
5.876
count_value_reg_5_s0
5.876
=====
HOLD
0.547
5.876
5.328
clock_ibuf
0.000
3.126
count_value_reg_7_s0
5.317
5.518
n32_s
5.644
5.876
count_value_reg_7_s0
5.876
=====
HOLD
0.557
5.886
5.328
clock_ibuf
0.000
3.126
count_value_reg_1_s0
5.317
5.519
n38_s
5.522
5.886
count_value_reg_1_s0
5.886
=====
HOLD
0.656
5.985
5.328
clock_ibuf
0.000
3.126
count_value_reg_12_s0
5.317
5.519
n27_s
5.522
5.754
n26_s
5.754
5.985
count_value_reg_13_s0
5.985
