$date
	Sun Oct 23 07:17:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#378271
b100 !
1"
#378274
b100 &
b100 %
1$
#378275
0"
#378278
b10 &
b10 %
#378282
b1 &
b1 %
1#
#378286
b0 &
0#
b0 %
0$
#1333149
b10001 !
1"
#1333150
b10001 &
b10001 %
1$
#1333151
0"
#1333154
b110100 &
b110100 %
#1333158
b11010 &
b11010 %
#1333162
b1101 &
b1101 %
#1333166
b101000 &
b101000 %
#1333170
b10100 &
b10100 %
#1333174
b1010 &
b1010 %
#1333178
b101 &
b101 %
#1333182
b10000 &
b10000 %
#1333186
b1000 &
b1000 %
#1333190
b100 &
b100 %
#1333194
b10 &
b10 %
#1333198
b1 &
1#
b1 %
#1333202
b0 &
b0 %
0#
0$
#2344056
b1101 !
1"
#2344058
b1101 &
b1101 %
1$
#2344059
0"
#2344062
b101000 &
b101000 %
#2344066
b10100 &
b10100 %
#2344070
b1010 &
b1010 %
#2344074
b101 &
b101 %
#2344078
b10000 &
b10000 %
#2344082
b1000 &
b1000 %
#2344086
b100 &
b100 %
#2344090
b10 &
b10 %
#2344094
b1 &
1#
b1 %
#2344098
b0 &
b0 %
0#
0$
#4500012
