

================================================================
== Vitis HLS Report for 'straightLineProjectorFromLayerIJtoK'
================================================================
* Date:           Thu Jul 18 14:08:59 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k"   --->   Operation 13 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %j"   --->   Operation 14 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 15 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%z_j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_j"   --->   Operation 16 'read' 'z_j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%z_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_i"   --->   Operation 17 'read' 'z_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.49ns)   --->   "%icmp_ln104 = icmp_eq  i3 %i_read, i3 0" [patchMaker.cpp:104]   --->   Operation 18 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.57ns)   --->   "%add_ln110 = add i3 %i_read, i3 7" [patchMaker.cpp:110]   --->   Operation 19 'add' 'add_ln110' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i3 %add_ln110" [patchMaker.cpp:110]   --->   Operation 20 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln110" [patchMaker.cpp:110]   --->   Operation 21 'getelementptr' 'radii_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.69ns)   --->   "%radius_i = load i3 %radii_addr" [patchMaker.cpp:110]   --->   Operation 22 'load' 'radius_i' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 23 [1/1] (0.57ns)   --->   "%add_ln118 = add i3 %j_read, i3 7" [patchMaker.cpp:118]   --->   Operation 23 'add' 'add_ln118' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i3 %add_ln118" [patchMaker.cpp:118]   --->   Operation 24 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%radii_addr_1 = getelementptr i25 %radii, i64 0, i64 %zext_ln118" [patchMaker.cpp:118]   --->   Operation 25 'getelementptr' 'radii_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.69ns)   --->   "%radius_j = load i3 %radii_addr_1" [patchMaker.cpp:118]   --->   Operation 26 'load' 'radius_j' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 27 [1/1] (0.49ns)   --->   "%icmp_ln120 = icmp_eq  i3 %k_read, i3 0" [patchMaker.cpp:120]   --->   Operation 27 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.57ns)   --->   "%add_ln126 = add i3 %k_read, i3 7" [patchMaker.cpp:126]   --->   Operation 28 'add' 'add_ln126' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i3 %add_ln126" [patchMaker.cpp:126]   --->   Operation 29 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%radii_addr_2 = getelementptr i25 %radii, i64 0, i64 %zext_ln126" [patchMaker.cpp:126]   --->   Operation 30 'getelementptr' 'radii_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.69ns)   --->   "%radius_k = load i3 %radii_addr_2" [patchMaker.cpp:126]   --->   Operation 31 'load' 'radius_k' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 6.24>
ST_2 : Operation 32 [1/2] (0.69ns)   --->   "%radius_i = load i3 %radii_addr" [patchMaker.cpp:110]   --->   Operation 32 'load' 'radius_i' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 33 [1/1] (0.35ns)   --->   "%radius_i_1 = select i1 %icmp_ln104, i25 0, i25 %radius_i" [patchMaker.cpp:104]   --->   Operation 33 'select' 'radius_i_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i25 %radius_i_1" [patchMaker.cpp:100]   --->   Operation 34 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.69ns)   --->   "%radius_j = load i3 %radii_addr_1" [patchMaker.cpp:118]   --->   Operation 35 'load' 'radius_j' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i25 %radius_j" [patchMaker.cpp:101]   --->   Operation 36 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.69ns)   --->   "%radius_k = load i3 %radii_addr_2" [patchMaker.cpp:126]   --->   Operation 37 'load' 'radius_k' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%radius_k_1 = select i1 %icmp_ln120, i25 0, i25 %radius_k" [patchMaker.cpp:120]   --->   Operation 38 'select' 'radius_k_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%zext_ln102 = zext i25 %radius_k_1" [patchMaker.cpp:102]   --->   Operation 39 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln129 = sub i26 %zext_ln102, i26 %zext_ln100" [patchMaker.cpp:129]   --->   Operation 40 'sub' 'sub_ln129' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i26 %sub_ln129" [patchMaker.cpp:129]   --->   Operation 41 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (4.35ns)   --->   "%conv = sitofp i32 %sext_ln129" [patchMaker.cpp:129]   --->   Operation 42 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.83ns)   --->   "%sub_ln129_1 = sub i26 %zext_ln101, i26 %zext_ln100" [patchMaker.cpp:129]   --->   Operation 43 'sub' 'sub_ln129_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln129_1 = sext i26 %sub_ln129_1" [patchMaker.cpp:129]   --->   Operation 44 'sext' 'sext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (4.35ns)   --->   "%conv1 = sitofp i32 %sext_ln129_1" [patchMaker.cpp:129]   --->   Operation 45 'sitofp' 'conv1' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 46 [1/2] (4.35ns)   --->   "%conv = sitofp i32 %sext_ln129" [patchMaker.cpp:129]   --->   Operation 46 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (4.35ns)   --->   "%conv1 = sitofp i32 %sext_ln129_1" [patchMaker.cpp:129]   --->   Operation 47 'sitofp' 'conv1' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.06>
ST_4 : Operation 48 [6/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:129]   --->   Operation 48 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 49 [5/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:129]   --->   Operation 49 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.06>
ST_6 : Operation 50 [4/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:129]   --->   Operation 50 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.06>
ST_7 : Operation 51 [3/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:129]   --->   Operation 51 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 52 [2/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:129]   --->   Operation 52 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [2/2] (4.35ns)   --->   "%conv_i = sitofp i32 %z_j_read"   --->   Operation 53 'sitofp' 'conv_i' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 54 [2/2] (4.35ns)   --->   "%conv_i1 = sitofp i32 %z_i_read"   --->   Operation 54 'sitofp' 'conv_i1' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.06>
ST_9 : Operation 55 [1/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:129]   --->   Operation 55 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/2] (4.35ns)   --->   "%conv_i = sitofp i32 %z_j_read"   --->   Operation 56 'sitofp' 'conv_i' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 57 [1/2] (4.35ns)   --->   "%conv_i1 = sitofp i32 %z_i_read"   --->   Operation 57 'sitofp' 'conv_i1' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.90>
ST_10 : Operation 58 [2/2] (4.90ns)   --->   "%dc = fmul i32 %conv_i, i32 %radii_leverArmF"   --->   Operation 58 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [2/2] (4.90ns)   --->   "%dc_1 = fmul i32 %conv_i1, i32 %radii_leverArmF"   --->   Operation 59 'fmul' 'dc_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.90>
ST_11 : Operation 60 [1/2] (4.90ns)   --->   "%dc = fmul i32 %conv_i, i32 %radii_leverArmF"   --->   Operation 60 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/2] (4.90ns)   --->   "%dc_1 = fmul i32 %conv_i1, i32 %radii_leverArmF"   --->   Operation 61 'fmul' 'dc_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 62 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 63 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 64 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %data_V"   --->   Operation 65 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_15, i1 0"   --->   Operation 66 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 67 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_14" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 68 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 69 'add' 'add_ln341' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 70 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_14"   --->   Operation 71 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 72 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 73 'select' 'ush' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 74 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 75 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 76 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 77 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 78 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 79 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i111.i32.i32, i111 %r_V_1, i32 24, i32 55"   --->   Operation 80 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_6"   --->   Operation 81 'select' 'val' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.88ns)   --->   "%result_V_1 = sub i32 0, i32 %val"   --->   Operation 82 'sub' 'result_V_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.22ns)   --->   "%select_ln59 = select i1 %p_Result_s, i32 %result_V_1, i32 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 83 'select' 'select_ln59' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 84 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 85 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 86 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %data_V_1"   --->   Operation 87 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_17, i1 0"   --->   Operation 88 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 89 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_16" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 90 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 91 'add' 'add_ln341_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 92 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.70ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_16"   --->   Operation 93 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 94 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.30ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 95 'select' 'ush_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast = sext i9 %ush_1"   --->   Operation 96 'sext' 'sh_prom_i_i_i_i_i26_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i26_cast_cast_cast"   --->   Operation 97 'zext' 'sh_prom_i_i_i_i_i26_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i111 %zext_ln15_1, i111 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 98 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i111 %zext_ln15_1, i111 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 99 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_2, i32 24"   --->   Operation 100 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_12"   --->   Operation 101 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i111.i32.i32, i111 %r_V_3, i32 24, i32 55"   --->   Operation 102 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (1.05ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_13"   --->   Operation 103 'select' 'val_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.88ns)   --->   "%result_V_3 = sub i32 0, i32 %val_1"   --->   Operation 104 'sub' 'result_V_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.22ns)   --->   "%select_ln59_1 = select i1 %p_Result_1, i32 %result_V_3, i32 %val_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 105 'select' 'select_ln59_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69 = add i32 %select_ln59, i32 %z_i_read"   --->   Operation 106 'add' 'add_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 107 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln69 = sub i32 %add_ln69, i32 %select_ln59_1"   --->   Operation 107 'sub' 'sub_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln131 = ret i32 %sub_ln69" [patchMaker.cpp:131]   --->   Operation 108 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ radii]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_read                                  (read          ) [ 0000000000000]
j_read                                  (read          ) [ 0000000000000]
i_read                                  (read          ) [ 0000000000000]
z_j_read                                (read          ) [ 0111111111000]
z_i_read                                (read          ) [ 0111111111111]
icmp_ln104                              (icmp          ) [ 0110000000000]
add_ln110                               (add           ) [ 0000000000000]
zext_ln110                              (zext          ) [ 0000000000000]
radii_addr                              (getelementptr ) [ 0110000000000]
add_ln118                               (add           ) [ 0000000000000]
zext_ln118                              (zext          ) [ 0000000000000]
radii_addr_1                            (getelementptr ) [ 0110000000000]
icmp_ln120                              (icmp          ) [ 0110000000000]
add_ln126                               (add           ) [ 0000000000000]
zext_ln126                              (zext          ) [ 0000000000000]
radii_addr_2                            (getelementptr ) [ 0110000000000]
radius_i                                (load          ) [ 0000000000000]
radius_i_1                              (select        ) [ 0000000000000]
zext_ln100                              (zext          ) [ 0000000000000]
radius_j                                (load          ) [ 0000000000000]
zext_ln101                              (zext          ) [ 0000000000000]
radius_k                                (load          ) [ 0000000000000]
radius_k_1                              (select        ) [ 0000000000000]
zext_ln102                              (zext          ) [ 0000000000000]
sub_ln129                               (sub           ) [ 0000000000000]
sext_ln129                              (sext          ) [ 0101000000000]
sub_ln129_1                             (sub           ) [ 0000000000000]
sext_ln129_1                            (sext          ) [ 0101000000000]
conv                                    (sitofp        ) [ 0100111111000]
conv1                                   (sitofp        ) [ 0100111111000]
radii_leverArmF                         (fdiv          ) [ 0100000000110]
conv_i                                  (sitofp        ) [ 0100000000110]
conv_i1                                 (sitofp        ) [ 0100000000110]
dc                                      (fmul          ) [ 0100000000001]
dc_1                                    (fmul          ) [ 0100000000001]
data_V                                  (bitcast       ) [ 0000000000000]
p_Result_s                              (bitselect     ) [ 0000000000000]
tmp_14                                  (partselect    ) [ 0000000000000]
tmp_15                                  (trunc         ) [ 0000000000000]
mantissa                                (bitconcatenate) [ 0000000000000]
zext_ln15                               (zext          ) [ 0000000000000]
zext_ln341                              (zext          ) [ 0000000000000]
add_ln341                               (add           ) [ 0000000000000]
isNeg                                   (bitselect     ) [ 0000000000000]
sub_ln1311                              (sub           ) [ 0000000000000]
sext_ln1311                             (sext          ) [ 0000000000000]
ush                                     (select        ) [ 0000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast        (sext          ) [ 0000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast   (zext          ) [ 0000000000000]
r_V                                     (lshr          ) [ 0000000000000]
r_V_1                                   (shl           ) [ 0000000000000]
tmp                                     (bitselect     ) [ 0000000000000]
zext_ln662                              (zext          ) [ 0000000000000]
tmp_6                                   (partselect    ) [ 0000000000000]
val                                     (select        ) [ 0000000000000]
result_V_1                              (sub           ) [ 0000000000000]
select_ln59                             (select        ) [ 0000000000000]
data_V_1                                (bitcast       ) [ 0000000000000]
p_Result_1                              (bitselect     ) [ 0000000000000]
tmp_16                                  (partselect    ) [ 0000000000000]
tmp_17                                  (trunc         ) [ 0000000000000]
mantissa_1                              (bitconcatenate) [ 0000000000000]
zext_ln15_1                             (zext          ) [ 0000000000000]
zext_ln341_1                            (zext          ) [ 0000000000000]
add_ln341_1                             (add           ) [ 0000000000000]
isNeg_1                                 (bitselect     ) [ 0000000000000]
sub_ln1311_1                            (sub           ) [ 0000000000000]
sext_ln1311_1                           (sext          ) [ 0000000000000]
ush_1                                   (select        ) [ 0000000000000]
sh_prom_i_i_i_i_i26_cast_cast_cast      (sext          ) [ 0000000000000]
sh_prom_i_i_i_i_i26_cast_cast_cast_cast (zext          ) [ 0000000000000]
r_V_2                                   (lshr          ) [ 0000000000000]
r_V_3                                   (shl           ) [ 0000000000000]
tmp_12                                  (bitselect     ) [ 0000000000000]
zext_ln662_1                            (zext          ) [ 0000000000000]
tmp_13                                  (partselect    ) [ 0000000000000]
val_1                                   (select        ) [ 0000000000000]
result_V_3                              (sub           ) [ 0000000000000]
select_ln59_1                           (select        ) [ 0000000000000]
add_ln69                                (add           ) [ 0000000000000]
sub_ln69                                (sub           ) [ 0000000000000]
ret_ln131                               (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z_j">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_j"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="j">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="radii">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radii"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i111.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i111.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="k_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="0" index="1" bw="3" slack="0"/>
<pin id="61" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="j_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="3" slack="0"/>
<pin id="66" dir="0" index="1" bw="3" slack="0"/>
<pin id="67" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="z_j_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_j_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="z_i_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_i_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="radii_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="25" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="radii_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="0"/>
<pin id="97" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="101" dir="0" index="5" bw="25" slack="0"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="8" bw="3" slack="2147483647"/>
<pin id="105" dir="0" index="9" bw="25" slack="2147483647"/>
<pin id="106" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="25" slack="0"/>
<pin id="103" dir="1" index="7" bw="25" slack="0"/>
<pin id="107" dir="1" index="11" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="radius_i/1 radius_j/1 radius_k/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="radii_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="25" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="3" slack="0"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="radii_addr_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="radii_addr_2_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="25" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="radii_addr_2/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="32" slack="1"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc/10 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc_1/10 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="radii_leverArmF/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="26" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="26" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="7"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv_i/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="7"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv_i1/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln104_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln110_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln110_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln118_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln118_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln120_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln126_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln126_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="radius_i_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="25" slack="0"/>
<pin id="198" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="radius_i_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln100_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="25" slack="0"/>
<pin id="203" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln101_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="25" slack="0"/>
<pin id="207" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="radius_k_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="25" slack="0"/>
<pin id="213" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="radius_k_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln102_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="25" slack="0"/>
<pin id="218" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sub_ln129_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="25" slack="0"/>
<pin id="222" dir="0" index="1" bw="25" slack="0"/>
<pin id="223" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln129/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln129_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="26" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln129/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sub_ln129_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="25" slack="0"/>
<pin id="233" dir="0" index="1" bw="25" slack="0"/>
<pin id="234" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln129_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln129_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="26" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln129_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="data_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/12 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Result_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_14_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="0" index="3" bw="6" slack="0"/>
<pin id="258" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_15_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="267" class="1004" name="mantissa_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="25" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="23" slack="0"/>
<pin id="271" dir="0" index="3" bw="1" slack="0"/>
<pin id="272" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln15_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="25" slack="0"/>
<pin id="279" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/12 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln341_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/12 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln341_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/12 "/>
</bind>
</comp>

<comp id="291" class="1004" name="isNeg_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/12 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln1311_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/12 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln1311_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="ush_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="9" slack="0"/>
<pin id="313" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/12 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="325" class="1004" name="r_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="25" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/12 "/>
</bind>
</comp>

<comp id="331" class="1004" name="r_V_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="25" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/12 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="111" slack="0"/>
<pin id="340" dir="0" index="2" bw="6" slack="0"/>
<pin id="341" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln662_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/12 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="111" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="0" index="3" bw="7" slack="0"/>
<pin id="354" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="359" class="1004" name="val_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/12 "/>
</bind>
</comp>

<comp id="367" class="1004" name="result_V_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/12 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln59_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="32" slack="0"/>
<pin id="377" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/12 "/>
</bind>
</comp>

<comp id="381" class="1004" name="data_V_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/12 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Result_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="6" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/12 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_16_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="0" index="3" bw="6" slack="0"/>
<pin id="397" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/12 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_17_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mantissa_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="25" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="23" slack="0"/>
<pin id="410" dir="0" index="3" bw="1" slack="0"/>
<pin id="411" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/12 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln15_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="25" slack="0"/>
<pin id="418" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/12 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln341_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341_1/12 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln341_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341_1/12 "/>
</bind>
</comp>

<comp id="430" class="1004" name="isNeg_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="9" slack="0"/>
<pin id="433" dir="0" index="2" bw="5" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/12 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sub_ln1311_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/12 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln1311_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/12 "/>
</bind>
</comp>

<comp id="448" class="1004" name="ush_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="0" index="2" bw="9" slack="0"/>
<pin id="452" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/12 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sh_prom_i_i_i_i_i26_cast_cast_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i26_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sh_prom_i_i_i_i_i26_cast_cast_cast_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i26_cast_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="464" class="1004" name="r_V_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="25" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/12 "/>
</bind>
</comp>

<comp id="470" class="1004" name="r_V_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="25" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/12 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_12_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="111" slack="0"/>
<pin id="479" dir="0" index="2" bw="6" slack="0"/>
<pin id="480" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln662_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/12 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_13_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="111" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="0" index="3" bw="7" slack="0"/>
<pin id="493" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="498" class="1004" name="val_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="32" slack="0"/>
<pin id="502" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/12 "/>
</bind>
</comp>

<comp id="506" class="1004" name="result_V_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_3/12 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln59_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="32" slack="0"/>
<pin id="516" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/12 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln69_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="11"/>
<pin id="523" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/12 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sub_ln69_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/12 "/>
</bind>
</comp>

<comp id="531" class="1005" name="z_j_read_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="7"/>
<pin id="533" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="z_j_read "/>
</bind>
</comp>

<comp id="536" class="1005" name="z_i_read_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="7"/>
<pin id="538" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="z_i_read "/>
</bind>
</comp>

<comp id="542" class="1005" name="icmp_ln104_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="547" class="1005" name="radii_addr_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="1"/>
<pin id="549" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="radii_addr "/>
</bind>
</comp>

<comp id="552" class="1005" name="radii_addr_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="1"/>
<pin id="554" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="radii_addr_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="icmp_ln120_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln120 "/>
</bind>
</comp>

<comp id="562" class="1005" name="radii_addr_2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="1"/>
<pin id="564" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="radii_addr_2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="sext_ln129_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln129 "/>
</bind>
</comp>

<comp id="572" class="1005" name="sext_ln129_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln129_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="conv_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="582" class="1005" name="conv1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="587" class="1005" name="radii_leverArmF_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="radii_leverArmF "/>
</bind>
</comp>

<comp id="593" class="1005" name="conv_i_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="598" class="1005" name="conv_i1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="dc_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="608" class="1005" name="dc_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="108"><net_src comp="88" pin="3"/><net_sink comp="95" pin=5"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="153"><net_src comp="70" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="70" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="170"><net_src comp="64" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="181"><net_src comp="58" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="58" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="95" pin="11"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="95" pin="7"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="95" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="201" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="235"><net_src comp="205" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="201" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="242" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="242" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="280"><net_src comp="267" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="253" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="253" pin="4"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="291" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="285" pin="2"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="277" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="277" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="321" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="325" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="52" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="331" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="50" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="364"><net_src comp="291" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="345" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="349" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="359" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="245" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="359" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="389"><net_src comp="24" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="26" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="398"><net_src comp="28" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="381" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="30" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="32" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="405"><net_src comp="381" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="34" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="36" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="402" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="419"><net_src comp="406" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="392" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="42" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="44" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="392" pin="4"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="430" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="424" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="416" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="416" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="460" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="48" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="464" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="52" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="470" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="50" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="54" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="503"><net_src comp="430" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="484" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="488" pin="4"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="56" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="498" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="384" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="498" pin="3"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="373" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="512" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="76" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="539"><net_src comp="82" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="545"><net_src comp="149" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="550"><net_src comp="88" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="95" pin=5"/></net>

<net id="555"><net_src comp="109" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="560"><net_src comp="177" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="565"><net_src comp="117" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="570"><net_src comp="226" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="575"><net_src comp="237" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="580"><net_src comp="137" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="585"><net_src comp="140" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="590"><net_src comp="133" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="596"><net_src comp="143" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="601"><net_src comp="146" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="606"><net_src comp="125" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="611"><net_src comp="129" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="381" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: straightLineProjectorFromLayerIJtoK : z_i | {1 }
	Port: straightLineProjectorFromLayerIJtoK : z_j | {1 }
	Port: straightLineProjectorFromLayerIJtoK : i | {1 }
	Port: straightLineProjectorFromLayerIJtoK : j | {1 }
	Port: straightLineProjectorFromLayerIJtoK : k | {1 }
	Port: straightLineProjectorFromLayerIJtoK : radii | {1 2 }
  - Chain level:
	State 1
		zext_ln110 : 1
		radii_addr : 2
		radius_i : 3
		zext_ln118 : 1
		radii_addr_1 : 2
		radius_j : 3
		zext_ln126 : 1
		radii_addr_2 : 2
		radius_k : 3
	State 2
		radius_i_1 : 1
		zext_ln100 : 2
		zext_ln101 : 1
		radius_k_1 : 1
		zext_ln102 : 2
		sub_ln129 : 3
		sext_ln129 : 4
		conv : 5
		sub_ln129_1 : 3
		sext_ln129_1 : 4
		conv1 : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		p_Result_s : 1
		tmp_14 : 1
		tmp_15 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln341 : 2
		add_ln341 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sh_prom_i_i_i_i_i_cast_cast_cast : 6
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 7
		r_V : 8
		r_V_1 : 8
		tmp : 9
		zext_ln662 : 10
		tmp_6 : 9
		val : 11
		result_V_1 : 12
		select_ln59 : 13
		p_Result_1 : 1
		tmp_16 : 1
		tmp_17 : 1
		mantissa_1 : 2
		zext_ln15_1 : 3
		zext_ln341_1 : 2
		add_ln341_1 : 3
		isNeg_1 : 4
		sub_ln1311_1 : 2
		sext_ln1311_1 : 3
		ush_1 : 5
		sh_prom_i_i_i_i_i26_cast_cast_cast : 6
		sh_prom_i_i_i_i_i26_cast_cast_cast_cast : 7
		r_V_2 : 8
		r_V_3 : 8
		tmp_12 : 9
		zext_ln662_1 : 10
		tmp_13 : 9
		val_1 : 11
		result_V_3 : 12
		select_ln59_1 : 13
		add_ln69 : 14
		sub_ln69 : 15
		ret_ln131 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   fmul   |                   grp_fu_125                   |    3    |   128   |    77   |
|          |                   grp_fu_129                   |    3    |   128   |    77   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sub_ln129_fu_220                |    0    |    0    |    32   |
|          |               sub_ln129_1_fu_231               |    0    |    0    |    32   |
|          |                sub_ln1311_fu_299               |    0    |    0    |    15   |
|    sub   |                result_V_1_fu_367               |    0    |    0    |    39   |
|          |               sub_ln1311_1_fu_438              |    0    |    0    |    15   |
|          |                result_V_3_fu_506               |    0    |    0    |    39   |
|          |                 sub_ln69_fu_525                |    0    |    0    |    32   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                radius_i_1_fu_194               |    0    |    0    |    25   |
|          |                radius_k_1_fu_209               |    0    |    0    |    25   |
|          |                   ush_fu_309                   |    0    |    0    |    9    |
|  select  |                   val_fu_359                   |    0    |    0    |    32   |
|          |               select_ln59_fu_373               |    0    |    0    |    32   |
|          |                  ush_1_fu_448                  |    0    |    0    |    9    |
|          |                  val_1_fu_498                  |    0    |    0    |    32   |
|          |              select_ln59_1_fu_512              |    0    |    0    |    32   |
|----------|------------------------------------------------|---------|---------|---------|
|   lshr   |                   r_V_fu_325                   |    0    |    0    |    92   |
|          |                  r_V_2_fu_464                  |    0    |    0    |    92   |
|----------|------------------------------------------------|---------|---------|---------|
|    shl   |                  r_V_1_fu_331                  |    0    |    0    |    92   |
|          |                  r_V_3_fu_470                  |    0    |    0    |    92   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                add_ln110_fu_155                |    0    |    0    |    10   |
|          |                add_ln118_fu_166                |    0    |    0    |    10   |
|    add   |                add_ln126_fu_183                |    0    |    0    |    10   |
|          |                add_ln341_fu_285                |    0    |    0    |    15   |
|          |               add_ln341_1_fu_424               |    0    |    0    |    15   |
|          |                 add_ln69_fu_520                |    0    |    0    |    32   |
|----------|------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln104_fu_149               |    0    |    0    |    8    |
|          |                icmp_ln120_fu_177               |    0    |    0    |    8    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                k_read_read_fu_58               |    0    |    0    |    0    |
|          |                j_read_read_fu_64               |    0    |    0    |    0    |
|   read   |                i_read_read_fu_70               |    0    |    0    |    0    |
|          |               z_j_read_read_fu_76              |    0    |    0    |    0    |
|          |               z_i_read_read_fu_82              |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   fdiv   |                   grp_fu_133                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   grp_fu_137                   |    0    |    0    |    0    |
|  sitofp  |                   grp_fu_140                   |    0    |    0    |    0    |
|          |                   grp_fu_143                   |    0    |    0    |    0    |
|          |                   grp_fu_146                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                zext_ln110_fu_161               |    0    |    0    |    0    |
|          |                zext_ln118_fu_172               |    0    |    0    |    0    |
|          |                zext_ln126_fu_189               |    0    |    0    |    0    |
|          |                zext_ln100_fu_201               |    0    |    0    |    0    |
|          |                zext_ln101_fu_205               |    0    |    0    |    0    |
|          |                zext_ln102_fu_216               |    0    |    0    |    0    |
|   zext   |                zext_ln15_fu_277                |    0    |    0    |    0    |
|          |                zext_ln341_fu_281               |    0    |    0    |    0    |
|          |  sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_321  |    0    |    0    |    0    |
|          |                zext_ln662_fu_345               |    0    |    0    |    0    |
|          |               zext_ln15_1_fu_416               |    0    |    0    |    0    |
|          |               zext_ln341_1_fu_420              |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i26_cast_cast_cast_cast_fu_460 |    0    |    0    |    0    |
|          |               zext_ln662_1_fu_484              |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sext_ln129_fu_226               |    0    |    0    |    0    |
|          |               sext_ln129_1_fu_237              |    0    |    0    |    0    |
|   sext   |               sext_ln1311_fu_305               |    0    |    0    |    0    |
|          |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_317    |    0    |    0    |    0    |
|          |              sext_ln1311_1_fu_444              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i26_cast_cast_cast_fu_456   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                p_Result_s_fu_245               |    0    |    0    |    0    |
|          |                  isNeg_fu_291                  |    0    |    0    |    0    |
| bitselect|                   tmp_fu_337                   |    0    |    0    |    0    |
|          |                p_Result_1_fu_384               |    0    |    0    |    0    |
|          |                 isNeg_1_fu_430                 |    0    |    0    |    0    |
|          |                  tmp_12_fu_476                 |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  tmp_14_fu_253                 |    0    |    0    |    0    |
|partselect|                  tmp_6_fu_349                  |    0    |    0    |    0    |
|          |                  tmp_16_fu_392                 |    0    |    0    |    0    |
|          |                  tmp_13_fu_488                 |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   trunc  |                  tmp_15_fu_263                 |    0    |    0    |    0    |
|          |                  tmp_17_fu_402                 |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|bitconcatenate|                 mantissa_fu_267                |    0    |    0    |    0    |
|          |                mantissa_1_fu_406               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    6    |   256   |   1030  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     conv1_reg_582     |   32   |
|    conv_i1_reg_598    |   32   |
|     conv_i_reg_593    |   32   |
|      conv_reg_577     |   32   |
|      dc_1_reg_608     |   32   |
|       dc_reg_603      |   32   |
|   icmp_ln104_reg_542  |    1   |
|   icmp_ln120_reg_557  |    1   |
|  radii_addr_1_reg_552 |    3   |
|  radii_addr_2_reg_562 |    3   |
|   radii_addr_reg_547  |    3   |
|radii_leverArmF_reg_587|   32   |
|  sext_ln129_1_reg_572 |   32   |
|   sext_ln129_reg_567  |   32   |
|    z_i_read_reg_536   |   32   |
|    z_j_read_reg_531   |   32   |
+-----------------------+--------+
|         Total         |   363  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_95 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_95 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_95 |  p5  |   2  |  25  |   50   ||    9    |
|    grp_fu_137    |  p0  |   2  |  26  |   52   ||    9    |
|    grp_fu_140    |  p0  |   2  |  26  |   52   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   160  ||  1.935  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   256  |  1030  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   363  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   619  |  1075  |
+-----------+--------+--------+--------+--------+
