module muxy2x1(out,in,sel);
input [1:0]in;
input sel;
output out;
wire t0,t1,t2;
not n1(t0,sel);
and a1(t1,in[0],t0);
and a2(t2,in[1],sel);
or o1(out,t1,t2);
endmodule
