
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.568817                       # Number of seconds simulated
sim_ticks                                568817136810                       # Number of ticks simulated
final_tick                               902036490903                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 237542                       # Simulator instruction rate (inst/s)
host_op_rate                                   237542                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45039243                       # Simulator tick rate (ticks/s)
host_mem_usage                                2348264                       # Number of bytes of host memory used
host_seconds                                 12629.37                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst         7744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     28511808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28519552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         7744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22663872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22663872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       445497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              445618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        354123                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             354123                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        13614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     50124735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50138349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        13614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            13614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        39843863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39843863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        39843863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        13614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     50124735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             89982212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      445618                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     354123                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    445618                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   354123                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   28519552                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                22663872                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             28519552                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             22663872                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               28120                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               27774                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               27767                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               28162                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               27805                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               27894                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               27725                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               27462                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               28117                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               27666                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              27656                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              27825                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              28203                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              27769                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              27792                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              27874                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               22275                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               22136                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               22061                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               22198                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               22095                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               22181                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               22074                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               21763                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               22296                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               22061                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              22026                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              22122                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              22383                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              22205                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              22045                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              22202                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  568815227055                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                445618                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               354123                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  441028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   15301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       775224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.022228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.377800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    12.886004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          751863     96.99%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          22896      2.95%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192            255      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             86      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             38      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             29      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             17      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512             11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       775224                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   6171184535                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             26065363285                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2228055000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               17666123750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     13848.82                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  39644.72                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                58493.54                       # Average memory access latency
system.mem_ctrls.avgRdBW                        50.14                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        39.84                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                50.14                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                39.84                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.70                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.05                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.90                       # Average write queue length over time
system.mem_ctrls.readRowHits                    23526                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     969                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.27                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     711249.30                       # Average gap between requests
system.membus.throughput                     89982212                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              417009                       # Transaction distribution
system.membus.trans_dist::ReadResp             417009                       # Transaction distribution
system.membus.trans_dist::Writeback            354123                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28609                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28609                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1245359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1245359                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     51183424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            51183424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               51183424                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1209697425                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1349855176                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       538229914                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    448608869                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     35399176                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    277573813                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       261077840                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.057086                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        25270037                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       333305                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            590247088                       # DTB read hits
system.switch_cpus.dtb.read_misses            2430192                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        592677280                       # DTB read accesses
system.switch_cpus.dtb.write_hits           177292948                       # DTB write hits
system.switch_cpus.dtb.write_misses           1937924                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       179230872                       # DTB write accesses
system.switch_cpus.dtb.data_hits            767540036                       # DTB hits
system.switch_cpus.dtb.data_misses            4368116                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        771908152                       # DTB accesses
system.switch_cpus.itb.fetch_hits           437400478                       # ITB hits
system.switch_cpus.itb.fetch_misses               261                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       437400739                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.switch_cpus.numCycles               1708159570                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    878924863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3005227950                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           538229914                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    286347877                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             569153808                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       137028709                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      111433595                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         1763                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2980                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         437400478                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      19883483                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1659641368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.810769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.902159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1090487560     65.71%     65.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         51141600      3.08%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         52507140      3.16%     71.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         33498965      2.02%     73.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        130773931      7.88%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         30607763      1.84%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         34134466      2.06%     85.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24285704      1.46%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        212204239     12.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1659641368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.315093                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.759337                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        896738679                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     107915063                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         553991375                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2019087                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       98977163                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     51167918                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1178858                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2927882095                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2468665                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       98977163                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        914486061                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        18609097                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     76451719                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         538122621                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      12994706                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2847189163                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         47262                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          11379                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       8243686                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2117482719                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3662444038                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3645412021                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     17032017                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1500908499                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        616574202                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3665981                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          40582085                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    653345839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    192899718                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      9731607                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1025237                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2665278051                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          223                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2415085687                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5155879                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    646679615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    412066731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          148                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1659641368                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.455185                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.658246                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    683707588     41.20%     41.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    298848486     18.01%     59.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    304022437     18.32%     77.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    149273125      8.99%     86.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    120155208      7.24%     93.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     55401675      3.34%     97.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     36004053      2.17%     99.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11110941      0.67%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1117855      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1659641368                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8001164     20.98%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       19010472     49.85%     70.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11123456     29.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      1763554      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1608958413     66.62%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1047917      0.04%     66.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      4408876      0.18%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2645347      0.11%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       881769      0.04%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    612704667     25.37%     92.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    182675142      7.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2415085687                       # Type of FU issued
system.switch_cpus.iq.rate                   1.413853                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            38135092                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015790                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6506114883                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3298530223                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2308368021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     26988828                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     13477220                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     13285655                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2437811491                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13645734                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9623364                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    165364373                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       119864                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        70922                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     34628018                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          125                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          915                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       98977163                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         9632422                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        286402                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2704977589                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     22297632                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     653345839                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    192899718                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          127                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          25589                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         34781                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        70922                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     22354784                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     17056456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     39411240                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2370249764                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     592678543                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     44835921                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              39699315                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            771911825                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        410284658                       # Number of branches executed
system.switch_cpus.iew.exec_stores          179233282                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.387604                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2334925169                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2321653676                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1418212537                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1784275629                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.359155                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.794839                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    639585621                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           75                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     34252012                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1560664205                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.300810                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.129489                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    853026234     54.66%     54.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    311210478     19.94%     74.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    125792914      8.06%     82.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54610047      3.50%     86.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     52566517      3.37%     89.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     44654286      2.86%     92.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     29127228      1.87%     94.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22211989      1.42%     95.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     67464512      4.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1560664205                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030127332                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030127332                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              646253159                       # Number of memory references committed
system.switch_cpus.commit.loads             487981459                       # Number of loads committed
system.switch_cpus.commit.membars                  30                       # Number of memory barriers committed
system.switch_cpus.commit.branches          355694384                       # Number of branches committed
system.switch_cpus.commit.fp_insts           13226860                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1972407282                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16638159                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      67464512                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4143888654                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5438982983                       # The number of ROB writes
system.switch_cpus.timesIdled                  277640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                48518202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.854080                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.854080                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.170851                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.170851                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3078173645                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1752621528                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           8923428                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8817729                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1764011                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         881828                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1162                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008865                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 1084714601                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  544774869                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         286238.819189                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         131039.999999                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          417278.819188                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  10                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  10                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 108471460.100000                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 54477486.900000                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.665678                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.334322                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            6029.964154                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        11620                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        11620                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      1299100                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      1299100                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    440892                       # number of replacements
system.l2.tags.tagsinuse                 129519.792459                       # Cycle average of tags in use
system.l2.tags.total_refs                      950003                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    570503                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.665202                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11791.835428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    32.958667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 97179.589986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.672909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      20511.735470                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.089965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.741421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.156492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988158                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       193213                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  193213                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           546458                       # number of Writeback hits
system.l2.Writeback_hits::total                546458                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        85202                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 85202                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        278415                       # number of demand (read+write) hits
system.l2.demand_hits::total                   278415                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       278415                       # number of overall hits
system.l2.overall_hits::total                  278415                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          121                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       416888                       # number of ReadReq misses
system.l2.ReadReq_misses::total                417009                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        28609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28609                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       445497                       # number of demand (read+write) misses
system.l2.demand_misses::total                 445618                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          121                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       445497                       # number of overall misses
system.l2.overall_misses::total                445618                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     14536342                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  37510714741                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     37525251083                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1932812072                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1932812072                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     14536342                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  39443526813                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39458063155                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     14536342                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  39443526813                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39458063155                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          121                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       610101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              610222                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       546458                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            546458                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       113811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            113811                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       723912                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               724033                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       723912                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              724033                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.683310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.683373                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.251373                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.251373                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.615402                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.615466                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.615402                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.615466                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 120135.057851                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 89977.919108                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89986.669551                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 67559.581670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67559.581670                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 120135.057851                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88538.254608                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88546.834183                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 120135.057851                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88538.254608                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88546.834183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               354123                       # number of writebacks
system.l2.writebacks::total                    354123                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       416888                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           417009                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        28609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28609                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       445497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            445618                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       445497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           445618                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     13629464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  34434803057                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  34448432521                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1716357106                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1716357106                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     13629464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  36151160163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36164789627                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     13629464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  36151160163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36164789627                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.683310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.683373                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.251373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.251373                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.615402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.615466                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.615402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.615466                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 112640.198347                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 82599.650403                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 82608.367016                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 59993.607117                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59993.607117                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 112640.198347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 81147.931777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81156.482967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 112640.198347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 81147.931777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81156.482967                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   142948267                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             610222                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            610222                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           546458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           113811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          113811                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1994282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1994524                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     81303680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total           81311424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus              81311424                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy          787014531                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            150623                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         857204571                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2708818289                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 26655185.183117                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  26655185.183117                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse          1519.307817                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1438057589                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1544                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          931384.448834                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    96.307817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst         1423                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.023513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.347412                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.370925                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    437400327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       437400327                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    437400327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        437400327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    437400327                       # number of overall hits
system.cpu.icache.overall_hits::total       437400327                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          150                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           150                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          150                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            150                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          150                       # number of overall misses
system.cpu.icache.overall_misses::total           150                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     17638619                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17638619                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     17638619                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17638619                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     17638619                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17638619                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    437400477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    437400477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    437400477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    437400477                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    437400477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    437400477                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 117590.793333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 117590.793333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 117590.793333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 117590.793333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 117590.793333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 117590.793333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1987                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   496.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           29                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           29                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           29                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          121                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          121                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          121                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          121                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          121                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          121                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     14658553                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14658553                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     14658553                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14658553                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     14658553                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14658553                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 121145.066116                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 121145.066116                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 121145.066116                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 121145.066116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 121145.066116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 121145.066116                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1221                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.298096                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1626519078                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           85391018                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 36252864.943780                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 2007619.998100                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  38260484.941880                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          370                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          370                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 4395997.508108                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 230786.535135                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.950119                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.049881                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     224.065699                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        11100                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        11100                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        24759                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       415911                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2       440670                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      1063750                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      1063750                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    66.916216                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements            691454                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2877.241892                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           936822676                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            694329                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1349.248953                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  2670.751367                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   206.490525                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.652039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.050413                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.702452                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    579566907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       579566907                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    157930719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      157930719                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    737497626                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        737497626                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    737497626                       # number of overall hits
system.cpu.dcache.overall_hits::total       737497626                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1056137                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1056137                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       340951                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       340951                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1397088                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1397088                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1397088                       # number of overall misses
system.cpu.dcache.overall_misses::total       1397088                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  63010060968                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  63010060968                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   7048056115                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7048056115                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        90226                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        90226                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  70058117083                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  70058117083                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  70058117083                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  70058117083                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    580623044                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    580623044                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    738894714                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    738894714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    738894714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    738894714                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.001819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001819                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002154                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002154                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.001891                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001891                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.001891                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001891                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 59660.878246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59660.878246                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 20671.756689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20671.756689                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 30075.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 30075.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 50145.815498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50145.815498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 50145.815498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50145.815498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14237                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1560                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               766                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.586162                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          780                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       546458                       # number of writebacks
system.cpu.dcache.writebacks::total            546458                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       446007                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       446007                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       227169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       227169                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       673176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       673176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       673176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       673176                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       610130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       610130                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       113782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       113782                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       723912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       723912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       723912                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       723912                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  38653080833                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38653080833                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   2293029129                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2293029129                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  40946109962                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40946109962                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  40946109962                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40946109962                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000980                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000980                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000980                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000980                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 63352.204994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63352.204994                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 20152.828470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20152.828470                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 56562.275473                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56562.275473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 56562.275473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56562.275473                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
