Timing Analyzer report for VanilaCore
Fri Dec 11 04:43:02 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'clk'
 14. Slow 1200mV 100C Model Hold: 'clk'
 15. Slow 1200mV 100C Model Metastability Summary
 16. Slow 1200mV -40C Model Fmax Summary
 17. Slow 1200mV -40C Model Setup Summary
 18. Slow 1200mV -40C Model Hold Summary
 19. Slow 1200mV -40C Model Recovery Summary
 20. Slow 1200mV -40C Model Removal Summary
 21. Slow 1200mV -40C Model Minimum Pulse Width Summary
 22. Slow 1200mV -40C Model Setup: 'clk'
 23. Slow 1200mV -40C Model Hold: 'clk'
 24. Slow 1200mV -40C Model Metastability Summary
 25. Fast 1200mV -40C Model Setup Summary
 26. Fast 1200mV -40C Model Hold Summary
 27. Fast 1200mV -40C Model Recovery Summary
 28. Fast 1200mV -40C Model Removal Summary
 29. Fast 1200mV -40C Model Minimum Pulse Width Summary
 30. Fast 1200mV -40C Model Setup: 'clk'
 31. Fast 1200mV -40C Model Hold: 'clk'
 32. Fast 1200mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv n40c Model)
 37. Signal Integrity Metrics (Slow 1200mv 100c Model)
 38. Signal Integrity Metrics (Fast 1200mv n40c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; VanilaCore                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F23I7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.4%      ;
;     Processor 3            ;   5.8%      ;
;     Processor 4            ;   5.6%      ;
;     Processors 5-6         ;   5.3%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; VanilaCore.sdc ; OK     ; Fri Dec 11 04:43:01 2020 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                  ;
+------------------------------------------+------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; Clock Name                               ; Type ; Period    ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                      ;
+------------------------------------------+------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; clk                                      ; Base ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                      ;
; debounce:debounce_rst|new_slow_clock[21] ; Base ; 10000.000 ; 0.1 MHz   ; 0.000 ; 5000.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { debounce:debounce_rst|new_slow_clock[21] } ;
+------------------------------------------+------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+


+-------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 46.91 MHz ; 46.91 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 100C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -0.658 ; -0.988              ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV 100C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.405 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                  ;
+------------------------------------------+----------+---------------+
; Clock                                    ; Slack    ; End Point TNS ;
+------------------------------------------+----------+---------------+
; clk                                      ; 9.646    ; 0.000         ;
; debounce:debounce_rst|new_slow_clock[21] ; 4999.781 ; 0.000         ;
+------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk'                                                                                                                                            ;
+--------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.658 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][21] ; clk          ; clk         ; 10.000       ; -0.138     ; 10.518     ;
; -0.240 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][21]  ; clk          ; clk         ; 10.000       ; 0.280      ; 10.518     ;
; -0.059 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[12][30] ; clk          ; clk         ; 10.000       ; -0.171     ; 9.886      ;
; -0.031 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][20] ; clk          ; clk         ; 10.000       ; 0.269      ; 10.298     ;
; 0.144  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][30] ; clk          ; clk         ; 10.000       ; 0.226      ; 10.080     ;
; 0.159  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][30] ; clk          ; clk         ; 10.000       ; 0.239      ; 10.078     ;
; 0.179  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][30] ; clk          ; clk         ; 10.000       ; 0.262      ; 10.081     ;
; 0.180  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][13] ; clk          ; clk         ; 10.000       ; -0.161     ; 9.657      ;
; 0.197  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][30] ; clk          ; clk         ; 10.000       ; 0.267      ; 10.068     ;
; 0.199  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][0]  ; clk          ; clk         ; 10.000       ; -0.163     ; 9.636      ;
; 0.228  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][30] ; clk          ; clk         ; 10.000       ; 0.300      ; 10.070     ;
; 0.238  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][28]  ; clk          ; clk         ; 10.000       ; -0.133     ; 9.627      ;
; 0.241  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][13] ; clk          ; clk         ; 10.000       ; -0.150     ; 9.607      ;
; 0.263  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][13] ; clk          ; clk         ; 10.000       ; -0.155     ; 9.580      ;
; 0.263  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][13] ; clk          ; clk         ; 10.000       ; -0.155     ; 9.580      ;
; 0.272  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][28] ; clk          ; clk         ; 10.000       ; 0.269      ; 9.995      ;
; 0.272  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][22] ; clk          ; clk         ; 10.000       ; -0.157     ; 9.569      ;
; 0.279  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][28]  ; clk          ; clk         ; 10.000       ; -0.142     ; 9.577      ;
; 0.279  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][15]  ; clk          ; clk         ; 10.000       ; -0.119     ; 9.600      ;
; 0.281  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][13]  ; clk          ; clk         ; 10.000       ; -0.133     ; 9.584      ;
; 0.281  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][13]  ; clk          ; clk         ; 10.000       ; -0.133     ; 9.584      ;
; 0.291  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][15] ; clk          ; clk         ; 10.000       ; 0.230      ; 9.937      ;
; 0.297  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][22] ; clk          ; clk         ; 10.000       ; -0.181     ; 9.520      ;
; 0.298  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][15] ; clk          ; clk         ; 10.000       ; 0.244      ; 9.944      ;
; 0.299  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][22] ; clk          ; clk         ; 10.000       ; -0.159     ; 9.540      ;
; 0.299  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][15] ; clk          ; clk         ; 10.000       ; 0.246      ; 9.945      ;
; 0.303  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][22] ; clk          ; clk         ; 10.000       ; -0.192     ; 9.503      ;
; 0.304  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][27] ; clk          ; clk         ; 10.000       ; -0.155     ; 9.539      ;
; 0.306  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][27] ; clk          ; clk         ; 10.000       ; -0.155     ; 9.537      ;
; 0.306  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][28] ; clk          ; clk         ; 10.000       ; 0.302      ; 9.994      ;
; 0.310  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][22]  ; clk          ; clk         ; 10.000       ; -0.171     ; 9.517      ;
; 0.312  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][22]  ; clk          ; clk         ; 10.000       ; -0.171     ; 9.515      ;
; 0.312  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[12][0]  ; clk          ; clk         ; 10.000       ; -0.163     ; 9.523      ;
; 0.313  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][30] ; clk          ; clk         ; 10.000       ; -0.165     ; 9.520      ;
; 0.319  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][13] ; clk          ; clk         ; 10.000       ; -0.152     ; 9.527      ;
; 0.320  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][28]  ; clk          ; clk         ; 10.000       ; -0.120     ; 9.558      ;
; 0.320  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][13] ; clk          ; clk         ; 10.000       ; -0.143     ; 9.535      ;
; 0.321  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][22] ; clk          ; clk         ; 10.000       ; -0.192     ; 9.485      ;
; 0.322  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][13] ; clk          ; clk         ; 10.000       ; -0.143     ; 9.533      ;
; 0.323  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][30] ; clk          ; clk         ; 10.000       ; 0.254      ; 9.929      ;
; 0.323  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][15] ; clk          ; clk         ; 10.000       ; 0.257      ; 9.932      ;
; 0.324  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][18]  ; clk          ; clk         ; 10.000       ; -0.152     ; 9.522      ;
; 0.325  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][20] ; clk          ; clk         ; 10.000       ; -0.157     ; 9.516      ;
; 0.326  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][15] ; clk          ; clk         ; 10.000       ; 0.278      ; 9.950      ;
; 0.330  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][15] ; clk          ; clk         ; 10.000       ; 0.279      ; 9.947      ;
; 0.338  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[12][13] ; clk          ; clk         ; 10.000       ; -0.169     ; 9.491      ;
; 0.339  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][30] ; clk          ; clk         ; 10.000       ; 0.199      ; 9.858      ;
; 0.340  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][15] ; clk          ; clk         ; 10.000       ; 0.276      ; 9.934      ;
; 0.344  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][9]  ; clk          ; clk         ; 10.000       ; -0.151     ; 9.503      ;
; 0.346  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][9]  ; clk          ; clk         ; 10.000       ; -0.151     ; 9.501      ;
; 0.349  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[12][18] ; clk          ; clk         ; 10.000       ; -0.146     ; 9.503      ;
; 0.350  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[14][18] ; clk          ; clk         ; 10.000       ; -0.146     ; 9.502      ;
; 0.358  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][22] ; clk          ; clk         ; 10.000       ; -0.150     ; 9.490      ;
; 0.358  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][30] ; clk          ; clk         ; 10.000       ; 0.287      ; 9.927      ;
; 0.359  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][5]   ; clk          ; clk         ; 10.000       ; -0.119     ; 9.520      ;
; 0.361  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[15][22] ; clk          ; clk         ; 10.000       ; -0.182     ; 9.455      ;
; 0.361  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[13][22] ; clk          ; clk         ; 10.000       ; -0.182     ; 9.455      ;
; 0.361  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][20] ; clk          ; clk         ; 10.000       ; -0.160     ; 9.477      ;
; 0.362  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][21]  ; clk          ; clk         ; 10.000       ; -0.153     ; 9.483      ;
; 0.362  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][21]  ; clk          ; clk         ; 10.000       ; -0.132     ; 9.504      ;
; 0.366  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][30]  ; clk          ; clk         ; 10.000       ; 0.280      ; 9.912      ;
; 0.369  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][30] ; clk          ; clk         ; 10.000       ; 0.232      ; 9.861      ;
; 0.375  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][31] ; clk          ; clk         ; 10.000       ; -0.134     ; 9.489      ;
; 0.375  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][31] ; clk          ; clk         ; 10.000       ; -0.134     ; 9.489      ;
; 0.376  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][0]  ; clk          ; clk         ; 10.000       ; -0.160     ; 9.462      ;
; 0.378  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][3]  ; clk          ; clk         ; 10.000       ; -0.137     ; 9.483      ;
; 0.378  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[15][30] ; clk          ; clk         ; 10.000       ; 0.224      ; 9.844      ;
; 0.379  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][31]  ; clk          ; clk         ; 10.000       ; -0.132     ; 9.487      ;
; 0.381  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][30] ; clk          ; clk         ; 10.000       ; 0.265      ; 9.882      ;
; 0.383  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][21]  ; clk          ; clk         ; 10.000       ; -0.133     ; 9.482      ;
; 0.383  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][21]  ; clk          ; clk         ; 10.000       ; -0.133     ; 9.482      ;
; 0.384  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][29]  ; clk          ; clk         ; 10.000       ; -0.119     ; 9.495      ;
; 0.384  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][16] ; clk          ; clk         ; 10.000       ; -0.132     ; 9.482      ;
; 0.386  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][29]  ; clk          ; clk         ; 10.000       ; -0.119     ; 9.493      ;
; 0.388  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][15] ; clk          ; clk         ; 10.000       ; 0.289      ; 9.899      ;
; 0.389  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][29] ; clk          ; clk         ; 10.000       ; -0.159     ; 9.450      ;
; 0.390  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][29] ; clk          ; clk         ; 10.000       ; -0.121     ; 9.487      ;
; 0.393  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][27] ; clk          ; clk         ; 10.000       ; -0.161     ; 9.444      ;
; 0.394  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][31] ; clk          ; clk         ; 10.000       ; -0.132     ; 9.472      ;
; 0.395  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][0]  ; clk          ; clk         ; 10.000       ; 0.252      ; 9.855      ;
; 0.397  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][30]  ; clk          ; clk         ; 10.000       ; 0.246      ; 9.847      ;
; 0.398  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][30] ; clk          ; clk         ; 10.000       ; 0.244      ; 9.844      ;
; 0.399  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][21]  ; clk          ; clk         ; 10.000       ; -0.153     ; 9.446      ;
; 0.399  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][21] ; clk          ; clk         ; 10.000       ; -0.132     ; 9.467      ;
; 0.400  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][16] ; clk          ; clk         ; 10.000       ; -0.173     ; 9.425      ;
; 0.401  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[12][20] ; clk          ; clk         ; 10.000       ; -0.146     ; 9.451      ;
; 0.402  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[15][18] ; clk          ; clk         ; 10.000       ; -0.148     ; 9.448      ;
; 0.405  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][25] ; clk          ; clk         ; 10.000       ; -0.146     ; 9.447      ;
; 0.406  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][27] ; clk          ; clk         ; 10.000       ; -0.165     ; 9.427      ;
; 0.407  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][29] ; clk          ; clk         ; 10.000       ; -0.157     ; 9.434      ;
; 0.407  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][29] ; clk          ; clk         ; 10.000       ; -0.121     ; 9.470      ;
; 0.407  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][16] ; clk          ; clk         ; 10.000       ; -0.157     ; 9.434      ;
; 0.409  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][27] ; clk          ; clk         ; 10.000       ; -0.146     ; 9.443      ;
; 0.414  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[13][30] ; clk          ; clk         ; 10.000       ; 0.260      ; 9.844      ;
; 0.415  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][29] ; clk          ; clk         ; 10.000       ; 0.232      ; 9.815      ;
; 0.416  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][30] ; clk          ; clk         ; 10.000       ; 0.298      ; 9.880      ;
; 0.419  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][16] ; clk          ; clk         ; 10.000       ; 0.244      ; 9.823      ;
; 0.422  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][15]  ; clk          ; clk         ; 10.000       ; -0.119     ; 9.457      ;
; 0.422  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][11] ; clk          ; clk         ; 10.000       ; -0.150     ; 9.426      ;
; 0.424  ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][28]  ; clk          ; clk         ; 10.000       ; -0.150     ; 9.424      ;
+--------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk'                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.405 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.083      ; 0.674      ;
; 0.405 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.083      ; 0.674      ;
; 0.406 ; console:console_0|current_state.BIT_S                            ; console:console_0|current_state.BIT_S                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; console:console_0|current_state.STOP                             ; console:console_0|current_state.STOP                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; uart_slave:uart_slave_0|wr                                       ; uart_slave:uart_slave_0|wr                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[3]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[3]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[4]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[4]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[5]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[5]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[6]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[6]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[7]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[7]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[8]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[8]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[9]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[9]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[10]                         ; core:CORE_0|fetch_stm:fetch_stm_0|PC[10]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[11]                         ; core:CORE_0|fetch_stm:fetch_stm_0|PC[11]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[12]                         ; core:CORE_0|fetch_stm:fetch_stm_0|PC[12]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[13]                         ; core:CORE_0|fetch_stm:fetch_stm_0|PC[13]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[2]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[2]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|control_unit:control_unit_0|cyc                      ; core:CORE_0|control_unit:control_unit_0|cyc                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.409 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.083      ; 0.678      ;
; 0.410 ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; clk          ; clk         ; 0.000        ; 0.078      ; 0.674      ;
; 0.411 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.678      ;
; 0.411 ; debounce:debounce_rst|new_slow_clock[0]                          ; debounce:debounce_rst|new_slow_clock[0]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.678      ;
; 0.439 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.706      ;
; 0.444 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.083      ; 0.713      ;
; 0.448 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; clk          ; clk         ; 0.000        ; 0.083      ; 0.717      ;
; 0.452 ; ram_wb:MEMORY_RAM|ack_s                                          ; core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.CYC                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.719      ;
; 0.458 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.083      ; 0.727      ;
; 0.468 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_valid             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.736      ;
; 0.475 ; console:console_0|current_state.BIT_S                            ; console:console_0|current_state.STOP                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.743      ;
; 0.592 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[20]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.860      ;
; 0.595 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[26]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.863      ;
; 0.597 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[17]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.865      ;
; 0.601 ; uart_slave:uart_slave_0|data[4]                                  ; uart_slave:uart_slave_0|data[3]                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.869      ;
; 0.601 ; uart_slave:uart_slave_0|data[5]                                  ; uart_slave:uart_slave_0|data[4]                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.869      ;
; 0.601 ; uart_slave:uart_slave_0|current_state.STOP                       ; uart_slave:uart_slave_0|wr                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.869      ;
; 0.603 ; uart_slave:uart_slave_0|data[6]                                  ; uart_slave:uart_slave_0|data[5]                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.871      ;
; 0.604 ; uart_slave:uart_slave_0|data[2]                                  ; uart_slave:uart_slave_0|data[1]                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.872      ;
; 0.612 ; console:console_0|fifo:fifo_0|buff_cnt[4]                        ; console:console_0|rd                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.880      ;
; 0.613 ; core:CORE_0|memory_access:memory_access_0|address_reg[31]        ; core:CORE_0|memory_access:memory_access_0|data_bus.ADR[31]       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.880      ;
; 0.635 ; debounce:debounce_rst|new_slow_clock[10]                         ; debounce:debounce_rst|new_slow_clock[10]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.902      ;
; 0.636 ; debounce:debounce_rst|new_slow_clock[8]                          ; debounce:debounce_rst|new_slow_clock[8]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; debounce:debounce_rst|new_slow_clock[6]                          ; debounce:debounce_rst|new_slow_clock[6]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; debounce:debounce_rst|new_slow_clock[16]                         ; debounce:debounce_rst|new_slow_clock[16]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; debounce:debounce_rst|new_slow_clock[14]                         ; debounce:debounce_rst|new_slow_clock[14]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; debounce:debounce_rst|new_slow_clock[12]                         ; debounce:debounce_rst|new_slow_clock[12]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; debounce:debounce_rst|new_slow_clock[4]                          ; debounce:debounce_rst|new_slow_clock[4]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; debounce:debounce_rst|new_slow_clock[2]                          ; debounce:debounce_rst|new_slow_clock[2]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.905      ;
; 0.639 ; debounce:debounce_rst|new_slow_clock[17]                         ; debounce:debounce_rst|new_slow_clock[17]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; debounce:debounce_rst|new_slow_clock[20]                         ; debounce:debounce_rst|new_slow_clock[20]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; debounce:debounce_rst|new_slow_clock[18]                         ; debounce:debounce_rst|new_slow_clock[18]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; debounce:debounce_rst|new_slow_clock[9]                          ; debounce:debounce_rst|new_slow_clock[9]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; debounce:debounce_rst|new_slow_clock[13]                         ; debounce:debounce_rst|new_slow_clock[13]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; debounce:debounce_rst|new_slow_clock[11]                         ; debounce:debounce_rst|new_slow_clock[11]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; debounce:debounce_rst|new_slow_clock[7]                          ; debounce:debounce_rst|new_slow_clock[7]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; debounce:debounce_rst|new_slow_clock[5]                          ; debounce:debounce_rst|new_slow_clock[5]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; debounce:debounce_rst|new_slow_clock[3]                          ; debounce:debounce_rst|new_slow_clock[3]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; debounce:debounce_rst|new_slow_clock[15]                         ; debounce:debounce_rst|new_slow_clock[15]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; debounce:debounce_rst|new_slow_clock[19]                         ; debounce:debounce_rst|new_slow_clock[19]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.909      ;
; 0.650 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W2 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.919      ;
; 0.651 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[28]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.918      ;
; 0.652 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[3]                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.920      ;
; 0.652 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[4]                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.920      ;
; 0.652 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[27]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.920      ;
; 0.652 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus.WE            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.919      ;
; 0.653 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[1]                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.921      ;
; 0.653 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[28]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.921      ;
; 0.654 ; debounce:debounce_rst|new_slow_clock[1]                          ; debounce:debounce_rst|new_slow_clock[1]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[31]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; console:console_0|fifo:fifo_0|buff_cnt[2]                        ; console:console_0|fifo:fifo_0|buff_cnt[2]                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.922      ;
; 0.655 ; debounce:debounce_rst|new_slow_clock[0]                          ; debounce:debounce_rst|new_slow_clock[1]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[7]                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.923      ;
; 0.655 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[0]                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[6]                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[25]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.924      ;
; 0.657 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.924      ;
; 0.660 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[3]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[3]                  ; clk          ; clk         ; 0.000        ; 0.083      ; 0.929      ;
; 0.661 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[2]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[2]                  ; clk          ; clk         ; 0.000        ; 0.083      ; 0.930      ;
; 0.672 ; console:console_0|fifo:fifo_0|buff_cnt[0]                        ; console:console_0|fifo:fifo_0|buff_cnt[0]                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.940      ;
; 0.678 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.083      ; 0.947      ;
; 0.684 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.951      ;
; 0.687 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[0]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[0]                  ; clk          ; clk         ; 0.000        ; 0.083      ; 0.956      ;
; 0.691 ; console:console_0|fifo:fifo_0|buff_cnt[4]                        ; console:console_0|fifo:fifo_0|buff_cnt[4]                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.959      ;
; 0.693 ; console:console_0|current_state.STOP                             ; console:console_0|current_state.IDDLE                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.961      ;
; 0.698 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.965      ;
; 0.699 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.966      ;
; 0.711 ; core:CORE_0|fetch_stm:fetch_stm_0|state.INC                      ; core:CORE_0|fetch_stm:fetch_stm_0|PC[16]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.977      ;
; 0.712 ; core:CORE_0|fetch_stm:fetch_stm_0|state.INC                      ; core:CORE_0|fetch_stm:fetch_stm_0|PC[14]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.978      ;
; 0.712 ; core:CORE_0|fetch_stm:fetch_stm_0|state.INC                      ; core:CORE_0|fetch_stm:fetch_stm_0|PC[15]                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.978      ;
; 0.740 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[30]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.008      ;
; 0.768 ; uart_slave:uart_slave_0|data[3]                                  ; uart_slave:uart_slave_0|data[2]                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.036      ;
; 0.774 ; uart_slave:uart_slave_0|data[1]                                  ; uart_slave:uart_slave_0|data[0]                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.042      ;
; 0.783 ; core:CORE_0|memory_access:memory_access_0|data_1[31]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[31]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.050      ;
; 0.784 ; core:CORE_0|memory_access:memory_access_0|data_1[23]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[23]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.051      ;
; 0.800 ; core:CORE_0|memory_access:memory_access_0|address_reg[25]        ; core:CORE_0|memory_access:memory_access_0|data_bus.ADR[25]       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.066      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 52.21 MHz ; 52.21 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.424 ; 0.000                ;
+-------+-------+----------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.334 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                  ;
+------------------------------------------+----------+---------------+
; Clock                                    ; Slack    ; End Point TNS ;
+------------------------------------------+----------+---------------+
; clk                                      ; 9.656    ; 0.000         ;
; debounce:debounce_rst|new_slow_clock[21] ; 4999.789 ; 0.000         ;
+------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk'                                                                                                                                           ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.424 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][21] ; clk          ; clk         ; 10.000       ; -0.086     ; 9.490      ;
; 0.796 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][21]  ; clk          ; clk         ; 10.000       ; 0.286      ; 9.490      ;
; 0.924 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[12][30] ; clk          ; clk         ; 10.000       ; -0.116     ; 8.960      ;
; 0.985 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][20] ; clk          ; clk         ; 10.000       ; 0.272      ; 9.287      ;
; 1.090 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][30] ; clk          ; clk         ; 10.000       ; 0.235      ; 9.145      ;
; 1.101 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][30] ; clk          ; clk         ; 10.000       ; 0.246      ; 9.145      ;
; 1.126 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][30] ; clk          ; clk         ; 10.000       ; 0.271      ; 9.145      ;
; 1.141 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][30] ; clk          ; clk         ; 10.000       ; 0.270      ; 9.129      ;
; 1.172 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][30] ; clk          ; clk         ; 10.000       ; 0.303      ; 9.131      ;
; 1.204 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][13] ; clk          ; clk         ; 10.000       ; -0.108     ; 8.688      ;
; 1.219 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][28]  ; clk          ; clk         ; 10.000       ; -0.082     ; 8.699      ;
; 1.236 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][28] ; clk          ; clk         ; 10.000       ; 0.272      ; 9.036      ;
; 1.239 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][15] ; clk          ; clk         ; 10.000       ; 0.238      ; 8.999      ;
; 1.246 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][15]  ; clk          ; clk         ; 10.000       ; -0.066     ; 8.688      ;
; 1.254 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][30] ; clk          ; clk         ; 10.000       ; 0.259      ; 9.005      ;
; 1.257 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][13] ; clk          ; clk         ; 10.000       ; -0.097     ; 8.646      ;
; 1.258 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][30] ; clk          ; clk         ; 10.000       ; -0.114     ; 8.628      ;
; 1.260 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][28]  ; clk          ; clk         ; 10.000       ; -0.087     ; 8.653      ;
; 1.262 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][30] ; clk          ; clk         ; 10.000       ; 0.204      ; 8.942      ;
; 1.270 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][28] ; clk          ; clk         ; 10.000       ; 0.305      ; 9.035      ;
; 1.273 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][13] ; clk          ; clk         ; 10.000       ; -0.102     ; 8.625      ;
; 1.273 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][13] ; clk          ; clk         ; 10.000       ; -0.102     ; 8.625      ;
; 1.276 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][15] ; clk          ; clk         ; 10.000       ; 0.263      ; 8.987      ;
; 1.280 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][18]  ; clk          ; clk         ; 10.000       ; -0.101     ; 8.619      ;
; 1.287 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][13]  ; clk          ; clk         ; 10.000       ; -0.081     ; 8.632      ;
; 1.288 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][13]  ; clk          ; clk         ; 10.000       ; -0.081     ; 8.631      ;
; 1.289 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][30] ; clk          ; clk         ; 10.000       ; 0.292      ; 9.003      ;
; 1.290 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][15] ; clk          ; clk         ; 10.000       ; 0.281      ; 8.991      ;
; 1.292 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][30] ; clk          ; clk         ; 10.000       ; 0.237      ; 8.945      ;
; 1.296 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][30]  ; clk          ; clk         ; 10.000       ; 0.286      ; 8.990      ;
; 1.297 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[12][18] ; clk          ; clk         ; 10.000       ; -0.095     ; 8.608      ;
; 1.298 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][27] ; clk          ; clk         ; 10.000       ; -0.102     ; 8.600      ;
; 1.299 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[14][18] ; clk          ; clk         ; 10.000       ; -0.095     ; 8.606      ;
; 1.300 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][27] ; clk          ; clk         ; 10.000       ; -0.102     ; 8.598      ;
; 1.300 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[15][22] ; clk          ; clk         ; 10.000       ; -0.130     ; 8.570      ;
; 1.300 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[13][22] ; clk          ; clk         ; 10.000       ; -0.130     ; 8.570      ;
; 1.300 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][15] ; clk          ; clk         ; 10.000       ; 0.250      ; 8.950      ;
; 1.301 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][15] ; clk          ; clk         ; 10.000       ; 0.252      ; 8.951      ;
; 1.308 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[15][30] ; clk          ; clk         ; 10.000       ; 0.229      ; 8.921      ;
; 1.310 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][28]  ; clk          ; clk         ; 10.000       ; -0.068     ; 8.622      ;
; 1.313 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][30] ; clk          ; clk         ; 10.000       ; 0.268      ; 8.955      ;
; 1.319 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][13] ; clk          ; clk         ; 10.000       ; -0.092     ; 8.589      ;
; 1.321 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][22] ; clk          ; clk         ; 10.000       ; -0.103     ; 8.576      ;
; 1.321 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][13] ; clk          ; clk         ; 10.000       ; -0.092     ; 8.587      ;
; 1.324 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][3]  ; clk          ; clk         ; 10.000       ; -0.083     ; 8.593      ;
; 1.326 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][30]  ; clk          ; clk         ; 10.000       ; 0.256      ; 8.930      ;
; 1.326 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][13] ; clk          ; clk         ; 10.000       ; -0.097     ; 8.577      ;
; 1.327 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][15] ; clk          ; clk         ; 10.000       ; 0.283      ; 8.956      ;
; 1.332 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][15] ; clk          ; clk         ; 10.000       ; 0.295      ; 8.963      ;
; 1.333 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][30] ; clk          ; clk         ; 10.000       ; 0.254      ; 8.921      ;
; 1.333 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][20] ; clk          ; clk         ; 10.000       ; -0.103     ; 8.564      ;
; 1.333 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][15] ; clk          ; clk         ; 10.000       ; 0.285      ; 8.952      ;
; 1.340 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][22] ; clk          ; clk         ; 10.000       ; -0.141     ; 8.519      ;
; 1.342 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[15][18] ; clk          ; clk         ; 10.000       ; -0.097     ; 8.561      ;
; 1.342 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][22] ; clk          ; clk         ; 10.000       ; -0.129     ; 8.529      ;
; 1.343 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[13][30] ; clk          ; clk         ; 10.000       ; 0.265      ; 8.922      ;
; 1.346 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[12][13] ; clk          ; clk         ; 10.000       ; -0.114     ; 8.540      ;
; 1.347 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][22]  ; clk          ; clk         ; 10.000       ; -0.120     ; 8.533      ;
; 1.347 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][30] ; clk          ; clk         ; 10.000       ; 0.301      ; 8.954      ;
; 1.348 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][22]  ; clk          ; clk         ; 10.000       ; -0.120     ; 8.532      ;
; 1.348 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][14] ; clk          ; clk         ; 10.000       ; -0.102     ; 8.550      ;
; 1.348 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][14] ; clk          ; clk         ; 10.000       ; -0.102     ; 8.550      ;
; 1.351 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][22] ; clk          ; clk         ; 10.000       ; -0.105     ; 8.544      ;
; 1.351 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[14][30] ; clk          ; clk         ; 10.000       ; -0.107     ; 8.542      ;
; 1.352 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][5]   ; clk          ; clk         ; 10.000       ; -0.066     ; 8.582      ;
; 1.353 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][21]  ; clk          ; clk         ; 10.000       ; -0.099     ; 8.548      ;
; 1.356 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][21]  ; clk          ; clk         ; 10.000       ; -0.080     ; 8.564      ;
; 1.362 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][16] ; clk          ; clk         ; 10.000       ; -0.080     ; 8.558      ;
; 1.367 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][22] ; clk          ; clk         ; 10.000       ; -0.141     ; 8.492      ;
; 1.367 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][20] ; clk          ; clk         ; 10.000       ; -0.108     ; 8.525      ;
; 1.368 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][21]  ; clk          ; clk         ; 10.000       ; -0.081     ; 8.551      ;
; 1.369 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][21]  ; clk          ; clk         ; 10.000       ; -0.081     ; 8.550      ;
; 1.371 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][27] ; clk          ; clk         ; 10.000       ; -0.107     ; 8.522      ;
; 1.373 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][9]  ; clk          ; clk         ; 10.000       ; -0.097     ; 8.530      ;
; 1.376 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][9]  ; clk          ; clk         ; 10.000       ; -0.097     ; 8.527      ;
; 1.377 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][16] ; clk          ; clk         ; 10.000       ; -0.118     ; 8.505      ;
; 1.377 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][16] ; clk          ; clk         ; 10.000       ; -0.104     ; 8.519      ;
; 1.380 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][21]  ; clk          ; clk         ; 10.000       ; -0.099     ; 8.521      ;
; 1.383 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][16] ; clk          ; clk         ; 10.000       ; 0.250      ; 8.867      ;
; 1.384 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][21] ; clk          ; clk         ; 10.000       ; -0.080     ; 8.536      ;
; 1.388 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][15]  ; clk          ; clk         ; 10.000       ; -0.066     ; 8.546      ;
; 1.389 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][3]   ; clk          ; clk         ; 10.000       ; -0.083     ; 8.528      ;
; 1.389 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][22] ; clk          ; clk         ; 10.000       ; -0.098     ; 8.513      ;
; 1.393 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][28] ; clk          ; clk         ; 10.000       ; -0.092     ; 8.515      ;
; 1.394 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[12][20] ; clk          ; clk         ; 10.000       ; -0.095     ; 8.511      ;
; 1.397 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][0]  ; clk          ; clk         ; 10.000       ; -0.112     ; 8.491      ;
; 1.399 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][16] ; clk          ; clk         ; 10.000       ; 0.257      ; 8.858      ;
; 1.400 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][18]  ; clk          ; clk         ; 10.000       ; -0.108     ; 8.492      ;
; 1.400 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][18] ; clk          ; clk         ; 10.000       ; 0.257      ; 8.857      ;
; 1.402 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][18]  ; clk          ; clk         ; 10.000       ; -0.108     ; 8.490      ;
; 1.402 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][16] ; clk          ; clk         ; 10.000       ; -0.104     ; 8.494      ;
; 1.405 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][30] ; clk          ; clk         ; 10.000       ; 0.242      ; 8.837      ;
; 1.406 ; core:CORE_0|control_unit:control_unit_0|imm_t      ; core:CORE_0|regfile:regfile_0|REGS[11][21] ; clk          ; clk         ; 10.000       ; -0.109     ; 8.485      ;
; 1.407 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][5]   ; clk          ; clk         ; 10.000       ; -0.081     ; 8.512      ;
; 1.407 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][5]   ; clk          ; clk         ; 10.000       ; -0.081     ; 8.512      ;
; 1.408 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][15]  ; clk          ; clk         ; 10.000       ; -0.079     ; 8.513      ;
; 1.412 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[15][5]  ; clk          ; clk         ; 10.000       ; -0.097     ; 8.491      ;
; 1.414 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][15] ; clk          ; clk         ; 10.000       ; -0.082     ; 8.504      ;
; 1.416 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][28]  ; clk          ; clk         ; 10.000       ; -0.096     ; 8.488      ;
; 1.416 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][16] ; clk          ; clk         ; 10.000       ; 0.283      ; 8.867      ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; console:console_0|current_state.BIT_S                            ; console:console_0|current_state.BIT_S                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; console:console_0|current_state.STOP                             ; console:console_0|current_state.STOP                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; uart_slave:uart_slave_0|wr                                       ; uart_slave:uart_slave_0|wr                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.574      ;
; 0.335 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[3]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[3]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[4]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[4]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[5]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[5]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[6]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[6]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[7]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[7]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[8]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[8]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[9]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[9]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[10]                         ; core:CORE_0|fetch_stm:fetch_stm_0|PC[10]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[11]                         ; core:CORE_0|fetch_stm:fetch_stm_0|PC[11]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[12]                         ; core:CORE_0|fetch_stm:fetch_stm_0|PC[12]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[13]                         ; core:CORE_0|fetch_stm:fetch_stm_0|PC[13]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[2]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[2]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.337 ; core:CORE_0|control_unit:control_unit_0|cyc                      ; core:CORE_0|control_unit:control_unit_0|cyc                      ; clk          ; clk         ; 0.000        ; 0.069      ; 0.574      ;
; 0.339 ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.574      ;
; 0.348 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.588      ;
; 0.349 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.588      ;
; 0.349 ; debounce:debounce_rst|new_slow_clock[0]                          ; debounce:debounce_rst|new_slow_clock[0]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.588      ;
; 0.385 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.624      ;
; 0.388 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.628      ;
; 0.391 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.631      ;
; 0.393 ; ram_wb:MEMORY_RAM|ack_s                                          ; core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.CYC                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.633      ;
; 0.402 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.642      ;
; 0.422 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_valid             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.661      ;
; 0.424 ; console:console_0|current_state.BIT_S                            ; console:console_0|current_state.STOP                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.664      ;
; 0.526 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[20]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.766      ;
; 0.529 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[26]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.769      ;
; 0.531 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[17]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.771      ;
; 0.532 ; uart_slave:uart_slave_0|current_state.STOP                       ; uart_slave:uart_slave_0|wr                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.772      ;
; 0.533 ; uart_slave:uart_slave_0|data[4]                                  ; uart_slave:uart_slave_0|data[3]                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.774      ;
; 0.533 ; uart_slave:uart_slave_0|data[5]                                  ; uart_slave:uart_slave_0|data[4]                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.774      ;
; 0.535 ; uart_slave:uart_slave_0|data[6]                                  ; uart_slave:uart_slave_0|data[5]                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.776      ;
; 0.536 ; uart_slave:uart_slave_0|data[2]                                  ; uart_slave:uart_slave_0|data[1]                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.777      ;
; 0.546 ; console:console_0|fifo:fifo_0|buff_cnt[4]                        ; console:console_0|rd                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.787      ;
; 0.546 ; core:CORE_0|memory_access:memory_access_0|address_reg[31]        ; core:CORE_0|memory_access:memory_access_0|data_bus.ADR[31]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.785      ;
; 0.562 ; debounce:debounce_rst|new_slow_clock[10]                         ; debounce:debounce_rst|new_slow_clock[10]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.801      ;
; 0.563 ; debounce:debounce_rst|new_slow_clock[16]                         ; debounce:debounce_rst|new_slow_clock[16]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.802      ;
; 0.563 ; debounce:debounce_rst|new_slow_clock[14]                         ; debounce:debounce_rst|new_slow_clock[14]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.802      ;
; 0.563 ; debounce:debounce_rst|new_slow_clock[8]                          ; debounce:debounce_rst|new_slow_clock[8]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.802      ;
; 0.563 ; debounce:debounce_rst|new_slow_clock[6]                          ; debounce:debounce_rst|new_slow_clock[6]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.802      ;
; 0.566 ; debounce:debounce_rst|new_slow_clock[12]                         ; debounce:debounce_rst|new_slow_clock[12]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.805      ;
; 0.567 ; debounce:debounce_rst|new_slow_clock[20]                         ; debounce:debounce_rst|new_slow_clock[20]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.806      ;
; 0.567 ; debounce:debounce_rst|new_slow_clock[17]                         ; debounce:debounce_rst|new_slow_clock[17]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.806      ;
; 0.567 ; debounce:debounce_rst|new_slow_clock[4]                          ; debounce:debounce_rst|new_slow_clock[4]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.806      ;
; 0.567 ; debounce:debounce_rst|new_slow_clock[2]                          ; debounce:debounce_rst|new_slow_clock[2]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.806      ;
; 0.568 ; debounce:debounce_rst|new_slow_clock[18]                         ; debounce:debounce_rst|new_slow_clock[18]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.807      ;
; 0.568 ; debounce:debounce_rst|new_slow_clock[13]                         ; debounce:debounce_rst|new_slow_clock[13]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.807      ;
; 0.568 ; debounce:debounce_rst|new_slow_clock[11]                         ; debounce:debounce_rst|new_slow_clock[11]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.807      ;
; 0.568 ; debounce:debounce_rst|new_slow_clock[9]                          ; debounce:debounce_rst|new_slow_clock[9]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.807      ;
; 0.569 ; debounce:debounce_rst|new_slow_clock[15]                         ; debounce:debounce_rst|new_slow_clock[15]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.808      ;
; 0.569 ; debounce:debounce_rst|new_slow_clock[7]                          ; debounce:debounce_rst|new_slow_clock[7]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.808      ;
; 0.569 ; debounce:debounce_rst|new_slow_clock[5]                          ; debounce:debounce_rst|new_slow_clock[5]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.808      ;
; 0.569 ; debounce:debounce_rst|new_slow_clock[3]                          ; debounce:debounce_rst|new_slow_clock[3]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.808      ;
; 0.570 ; debounce:debounce_rst|new_slow_clock[19]                         ; debounce:debounce_rst|new_slow_clock[19]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.809      ;
; 0.574 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W2 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.814      ;
; 0.579 ; console:console_0|fifo:fifo_0|buff_cnt[2]                        ; console:console_0|fifo:fifo_0|buff_cnt[2]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.820      ;
; 0.581 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[28]     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.819      ;
; 0.582 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[3]                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.822      ;
; 0.582 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[4]                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.822      ;
; 0.582 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus.WE            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.820      ;
; 0.583 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[28]                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.823      ;
; 0.583 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[27]                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.823      ;
; 0.584 ; debounce:debounce_rst|new_slow_clock[0]                          ; debounce:debounce_rst|new_slow_clock[1]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.823      ;
; 0.584 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[1]                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.824      ;
; 0.585 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[31]                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.825      ;
; 0.585 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[0]                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.825      ;
; 0.586 ; debounce:debounce_rst|new_slow_clock[1]                          ; debounce:debounce_rst|new_slow_clock[1]                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.825      ;
; 0.586 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[7]                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.826      ;
; 0.586 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[3]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[3]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.826      ;
; 0.587 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[6]                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.827      ;
; 0.587 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[25]                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.827      ;
; 0.591 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[2]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[2]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.831      ;
; 0.592 ; console:console_0|fifo:fifo_0|buff_cnt[0]                        ; console:console_0|fifo:fifo_0|buff_cnt[0]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.833      ;
; 0.602 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.842      ;
; 0.605 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.844      ;
; 0.608 ; console:console_0|current_state.STOP                             ; console:console_0|current_state.IDDLE                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.608 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[0]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[0]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.609 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.848      ;
; 0.610 ; console:console_0|fifo:fifo_0|buff_cnt[4]                        ; console:console_0|fifo:fifo_0|buff_cnt[4]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.851      ;
; 0.612 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.851      ;
; 0.623 ; core:CORE_0|fetch_stm:fetch_stm_0|state.INC                      ; core:CORE_0|fetch_stm:fetch_stm_0|PC[16]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.862      ;
; 0.624 ; core:CORE_0|fetch_stm:fetch_stm_0|state.INC                      ; core:CORE_0|fetch_stm:fetch_stm_0|PC[14]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.863      ;
; 0.624 ; core:CORE_0|fetch_stm:fetch_stm_0|state.INC                      ; core:CORE_0|fetch_stm:fetch_stm_0|PC[15]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.863      ;
; 0.660 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[30]                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.900      ;
; 0.693 ; uart_slave:uart_slave_0|data[3]                                  ; uart_slave:uart_slave_0|data[2]                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.698 ; uart_slave:uart_slave_0|data[1]                                  ; uart_slave:uart_slave_0|data[0]                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.939      ;
; 0.704 ; core:CORE_0|memory_access:memory_access_0|data_1[31]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[31]     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.943      ;
; 0.708 ; core:CORE_0|memory_access:memory_access_0|data_1[23]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[23]     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.947      ;
; 0.715 ; core:CORE_0|memory_access:memory_access_0|address_reg[17]        ; core:CORE_0|memory_access:memory_access_0|data_bus.ADR[17]       ; clk          ; clk         ; 0.000        ; 0.069      ; 0.952      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 4.469 ; 0.000                ;
+-------+-------+----------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.172 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                  ;
+------------------------------------------+----------+---------------+
; Clock                                    ; Slack    ; End Point TNS ;
+------------------------------------------+----------+---------------+
; clk                                      ; 9.381    ; 0.000         ;
; debounce:debounce_rst|new_slow_clock[21] ; 4999.786 ; 0.000         ;
+------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk'                                                                                                                                               ;
+-------+--------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.469 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[11][21] ; clk          ; clk         ; 10.000       ; -0.396     ; 5.123      ;
; 4.657 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[8][21]  ; clk          ; clk         ; 10.000       ; -0.209     ; 5.122      ;
; 4.803 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[12][30] ; clk          ; clk         ; 10.000       ; -0.418     ; 4.767      ;
; 4.809 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[24][20] ; clk          ; clk         ; 10.000       ; -0.220     ; 4.959      ;
; 4.857 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[24][28] ; clk          ; clk         ; 10.000       ; -0.220     ; 4.911      ;
; 4.871 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[28][28] ; clk          ; clk         ; 10.000       ; -0.207     ; 4.910      ;
; 4.893 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[8][28]  ; clk          ; clk         ; 10.000       ; -0.393     ; 4.702      ;
; 4.896 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[22][30] ; clk          ; clk         ; 10.000       ; -0.241     ; 4.851      ;
; 4.897 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[1][28]  ; clk          ; clk         ; 10.000       ; -0.391     ; 4.700      ;
; 4.906 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[11][30] ; clk          ; clk         ; 10.000       ; -0.236     ; 4.846      ;
; 4.907 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[0][28]  ; clk          ; clk         ; 10.000       ; -0.377     ; 4.704      ;
; 4.914 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[21][15] ; clk          ; clk         ; 10.000       ; -0.223     ; 4.851      ;
; 4.915 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[24][13] ; clk          ; clk         ; 10.000       ; -0.411     ; 4.662      ;
; 4.916 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[29][15] ; clk          ; clk         ; 10.000       ; -0.225     ; 4.847      ;
; 4.920 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[16][15] ; clk          ; clk         ; 10.000       ; -0.234     ; 4.834      ;
; 4.921 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[10][30] ; clk          ; clk         ; 10.000       ; -0.221     ; 4.846      ;
; 4.924 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[17][15] ; clk          ; clk         ; 10.000       ; -0.211     ; 4.853      ;
; 4.926 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[25][15] ; clk          ; clk         ; 10.000       ; -0.209     ; 4.853      ;
; 4.930 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[16][30] ; clk          ; clk         ; 10.000       ; -0.222     ; 4.836      ;
; 4.941 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[24][30] ; clk          ; clk         ; 10.000       ; -0.209     ; 4.838      ;
; 4.943 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[22][22] ; clk          ; clk         ; 10.000       ; -0.428     ; 4.617      ;
; 4.946 ; core:CORE_0|control_unit:control_unit_0|imm_t          ; core:CORE_0|regfile:regfile_0|REGS[11][21] ; clk          ; clk         ; 10.000       ; -0.415     ; 4.627      ;
; 4.953 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[29][22] ; clk          ; clk         ; 10.000       ; -0.405     ; 4.630      ;
; 4.954 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[26][22] ; clk          ; clk         ; 10.000       ; -0.403     ; 4.631      ;
; 4.955 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[27][22] ; clk          ; clk         ; 10.000       ; -0.440     ; 4.593      ;
; 4.957 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[18][28] ; clk          ; clk         ; 10.000       ; -0.398     ; 4.633      ;
; 4.959 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[31][22] ; clk          ; clk         ; 10.000       ; -0.440     ; 4.589      ;
; 4.960 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[17][13] ; clk          ; clk         ; 10.000       ; -0.403     ; 4.625      ;
; 4.964 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[17][30] ; clk          ; clk         ; 10.000       ; -0.265     ; 4.759      ;
; 4.966 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[18][30] ; clk          ; clk         ; 10.000       ; -0.220     ; 4.802      ;
; 4.970 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[31][27] ; clk          ; clk         ; 10.000       ; -0.405     ; 4.613      ;
; 4.970 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[27][15] ; clk          ; clk         ; 10.000       ; -0.212     ; 4.806      ;
; 4.971 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[23][15] ; clk          ; clk         ; 10.000       ; -0.219     ; 4.798      ;
; 4.972 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[23][27] ; clk          ; clk         ; 10.000       ; -0.405     ; 4.611      ;
; 4.974 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[11][3]  ; clk          ; clk         ; 10.000       ; -0.386     ; 4.628      ;
; 4.975 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[25][30] ; clk          ; clk         ; 10.000       ; -0.251     ; 4.762      ;
; 4.976 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[29][16] ; clk          ; clk         ; 10.000       ; -0.225     ; 4.787      ;
; 4.977 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[0][22]  ; clk          ; clk         ; 10.000       ; -0.424     ; 4.587      ;
; 4.977 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[28][15] ; clk          ; clk         ; 10.000       ; -0.206     ; 4.805      ;
; 4.978 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[1][22]  ; clk          ; clk         ; 10.000       ; -0.424     ; 4.586      ;
; 4.982 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[10][0]  ; clk          ; clk         ; 10.000       ; -0.417     ; 4.589      ;
; 4.982 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[26][30] ; clk          ; clk         ; 10.000       ; -0.206     ; 4.800      ;
; 4.982 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[6][13]  ; clk          ; clk         ; 10.000       ; -0.390     ; 4.616      ;
; 4.982 ; core:CORE_0|control_unit:control_unit_0|regfile_src[1] ; core:CORE_0|regfile:regfile_0|REGS[11][21] ; clk          ; clk         ; 10.000       ; -0.437     ; 4.569      ;
; 4.983 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[31][13] ; clk          ; clk         ; 10.000       ; -0.405     ; 4.600      ;
; 4.983 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[23][13] ; clk          ; clk         ; 10.000       ; -0.405     ; 4.600      ;
; 4.983 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[7][13]  ; clk          ; clk         ; 10.000       ; -0.390     ; 4.615      ;
; 4.984 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[3][3]   ; clk          ; clk         ; 10.000       ; -0.385     ; 4.619      ;
; 4.988 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[9][30]  ; clk          ; clk         ; 10.000       ; -0.232     ; 4.768      ;
; 4.988 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[16][13] ; clk          ; clk         ; 10.000       ; -0.403     ; 4.597      ;
; 4.989 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[17][16] ; clk          ; clk         ; 10.000       ; -0.211     ; 4.788      ;
; 4.990 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[9][28]  ; clk          ; clk         ; 10.000       ; -0.401     ; 4.597      ;
; 4.990 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[8][30]  ; clk          ; clk         ; 10.000       ; -0.209     ; 4.789      ;
; 4.994 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[18][16] ; clk          ; clk         ; 10.000       ; -0.218     ; 4.776      ;
; 4.994 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[5][15]  ; clk          ; clk         ; 10.000       ; -0.376     ; 4.618      ;
; 4.996 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[7][18]  ; clk          ; clk         ; 10.000       ; -0.409     ; 4.583      ;
; 4.999 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[22][25] ; clk          ; clk         ; 10.000       ; -0.399     ; 4.590      ;
; 4.999 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[10][16] ; clk          ; clk         ; 10.000       ; -0.390     ; 4.599      ;
; 4.999 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[28][13] ; clk          ; clk         ; 10.000       ; -0.401     ; 4.588      ;
; 5.000 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[20][13] ; clk          ; clk         ; 10.000       ; -0.401     ; 4.587      ;
; 5.001 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[30][0]  ; clk          ; clk         ; 10.000       ; -0.218     ; 4.769      ;
; 5.003 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[2][28]  ; clk          ; clk         ; 10.000       ; -0.397     ; 4.588      ;
; 5.004 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[3][28]  ; clk          ; clk         ; 10.000       ; -0.397     ; 4.587      ;
; 5.006 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[16][22] ; clk          ; clk         ; 10.000       ; -0.403     ; 4.579      ;
; 5.007 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[28][30] ; clk          ; clk         ; 10.000       ; -0.224     ; 4.757      ;
; 5.008 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[12][0]  ; clk          ; clk         ; 10.000       ; -0.417     ; 4.563      ;
; 5.008 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[26][16] ; clk          ; clk         ; 10.000       ; -0.204     ; 4.776      ;
; 5.009 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[2][3]   ; clk          ; clk         ; 10.000       ; -0.389     ; 4.590      ;
; 5.012 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[12][18] ; clk          ; clk         ; 10.000       ; -0.401     ; 4.575      ;
; 5.013 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[14][18] ; clk          ; clk         ; 10.000       ; -0.401     ; 4.574      ;
; 5.013 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[21][27] ; clk          ; clk         ; 10.000       ; -0.418     ; 4.557      ;
; 5.013 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[10][31] ; clk          ; clk         ; 10.000       ; -0.390     ; 4.585      ;
; 5.013 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[21][30] ; clk          ; clk         ; 10.000       ; -0.418     ; 4.557      ;
; 5.014 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[0][3]   ; clk          ; clk         ; 10.000       ; -0.389     ; 4.585      ;
; 5.014 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[22][0]  ; clk          ; clk         ; 10.000       ; -0.204     ; 4.770      ;
; 5.014 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[22][31] ; clk          ; clk         ; 10.000       ; -0.392     ; 4.582      ;
; 5.014 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[30][31] ; clk          ; clk         ; 10.000       ; -0.392     ; 4.582      ;
; 5.014 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[19][30] ; clk          ; clk         ; 10.000       ; -0.233     ; 4.741      ;
; 5.014 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[15][30] ; clk          ; clk         ; 10.000       ; -0.244     ; 4.730      ;
; 5.014 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[27][16] ; clk          ; clk         ; 10.000       ; -0.407     ; 4.567      ;
; 5.018 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[26][20] ; clk          ; clk         ; 10.000       ; -0.403     ; 4.567      ;
; 5.019 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[9][31]  ; clk          ; clk         ; 10.000       ; -0.390     ; 4.579      ;
; 5.020 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[25][16] ; clk          ; clk         ; 10.000       ; -0.407     ; 4.561      ;
; 5.021 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[18][27] ; clk          ; clk         ; 10.000       ; -0.398     ; 4.569      ;
; 5.021 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[20][30] ; clk          ; clk         ; 10.000       ; -0.211     ; 4.756      ;
; 5.022 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[22][27] ; clk          ; clk         ; 10.000       ; -0.399     ; 4.567      ;
; 5.025 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[10][21] ; clk          ; clk         ; 10.000       ; -0.390     ; 4.573      ;
; 5.026 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[25][27] ; clk          ; clk         ; 10.000       ; -0.408     ; 4.554      ;
; 5.027 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[9][21]  ; clk          ; clk         ; 10.000       ; -0.390     ; 4.571      ;
; 5.028 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[15][22] ; clk          ; clk         ; 10.000       ; -0.431     ; 4.529      ;
; 5.028 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[13][22] ; clk          ; clk         ; 10.000       ; -0.431     ; 4.529      ;
; 5.028 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[13][30] ; clk          ; clk         ; 10.000       ; -0.230     ; 4.730      ;
; 5.029 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[5][5]   ; clk          ; clk         ; 10.000       ; -0.376     ; 4.583      ;
; 5.030 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[17][9]  ; clk          ; clk         ; 10.000       ; -0.401     ; 4.557      ;
; 5.031 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[12][13] ; clk          ; clk         ; 10.000       ; -0.416     ; 4.541      ;
; 5.032 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[25][9]  ; clk          ; clk         ; 10.000       ; -0.401     ; 4.555      ;
; 5.034 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[14][30] ; clk          ; clk         ; 10.000       ; -0.412     ; 4.542      ;
; 5.034 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[24][16] ; clk          ; clk         ; 10.000       ; -0.420     ; 4.534      ;
; 5.037 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[15][18] ; clk          ; clk         ; 10.000       ; -0.403     ; 4.548      ;
; 5.037 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0]     ; core:CORE_0|regfile:regfile_0|REGS[4][15]  ; clk          ; clk         ; 10.000       ; -0.375     ; 4.576      ;
+-------+--------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; console:console_0|current_state.BIT_S                            ; console:console_0|current_state.BIT_S                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.296      ;
; 0.172 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.296      ;
; 0.172 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.296      ;
; 0.172 ; console:console_0|current_state.STOP                             ; console:console_0|current_state.STOP                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.296      ;
; 0.172 ; uart_slave:uart_slave_0|wr                                       ; uart_slave:uart_slave_0|wr                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.296      ;
; 0.173 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[3]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[3]                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[4]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[4]                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[5]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[5]                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[6]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[6]                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[7]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[7]                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[8]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[8]                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[9]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[9]                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[10]                         ; core:CORE_0|fetch_stm:fetch_stm_0|PC[10]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[11]                         ; core:CORE_0|fetch_stm:fetch_stm_0|PC[11]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[12]                         ; core:CORE_0|fetch_stm:fetch_stm_0|PC[12]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[13]                         ; core:CORE_0|fetch_stm:fetch_stm_0|PC[13]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|fetch_stm:fetch_stm_0|PC[2]                          ; core:CORE_0|fetch_stm:fetch_stm_0|PC[2]                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.174 ; core:CORE_0|control_unit:control_unit_0|cyc                      ; core:CORE_0|control_unit:control_unit_0|cyc                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.176 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.300      ;
; 0.176 ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.296      ;
; 0.177 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.300      ;
; 0.178 ; debounce:debounce_rst|new_slow_clock[0]                          ; debounce:debounce_rst|new_slow_clock[0]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.300      ;
; 0.188 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.311      ;
; 0.191 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.314      ;
; 0.192 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.316      ;
; 0.196 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.320      ;
; 0.197 ; ram_wb:MEMORY_RAM|ack_s                                          ; core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.CYC                   ; clk          ; clk         ; 0.000        ; 0.041      ; 0.320      ;
; 0.199 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_valid             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.322      ;
; 0.199 ; console:console_0|current_state.BIT_S                            ; console:console_0|current_state.STOP                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.323      ;
; 0.246 ; uart_slave:uart_slave_0|current_state.STOP                       ; uart_slave:uart_slave_0|wr                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.370      ;
; 0.249 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[20]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.372      ;
; 0.250 ; uart_slave:uart_slave_0|data[4]                                  ; uart_slave:uart_slave_0|data[3]                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.374      ;
; 0.250 ; uart_slave:uart_slave_0|data[5]                                  ; uart_slave:uart_slave_0|data[4]                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.374      ;
; 0.252 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[26]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.375      ;
; 0.252 ; uart_slave:uart_slave_0|data[2]                                  ; uart_slave:uart_slave_0|data[1]                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.376      ;
; 0.252 ; uart_slave:uart_slave_0|data[6]                                  ; uart_slave:uart_slave_0|data[5]                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.376      ;
; 0.253 ; core:CORE_0|memory_access:memory_access_0|address_reg[31]        ; core:CORE_0|memory_access:memory_access_0|data_bus.ADR[31]       ; clk          ; clk         ; 0.000        ; 0.041      ; 0.376      ;
; 0.254 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[17]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.377      ;
; 0.262 ; console:console_0|fifo:fifo_0|buff_cnt[4]                        ; console:console_0|rd                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.385      ;
; 0.267 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W2 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.392      ;
; 0.269 ; debounce:debounce_rst|new_slow_clock[10]                         ; debounce:debounce_rst|new_slow_clock[10]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.391      ;
; 0.270 ; debounce:debounce_rst|new_slow_clock[14]                         ; debounce:debounce_rst|new_slow_clock[14]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.392      ;
; 0.270 ; debounce:debounce_rst|new_slow_clock[12]                         ; debounce:debounce_rst|new_slow_clock[12]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.392      ;
; 0.270 ; debounce:debounce_rst|new_slow_clock[8]                          ; debounce:debounce_rst|new_slow_clock[8]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.392      ;
; 0.270 ; debounce:debounce_rst|new_slow_clock[2]                          ; debounce:debounce_rst|new_slow_clock[2]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.392      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[20]                         ; debounce:debounce_rst|new_slow_clock[20]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.393      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[18]                         ; debounce:debounce_rst|new_slow_clock[18]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.393      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[16]                         ; debounce:debounce_rst|new_slow_clock[16]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.393      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[13]                         ; debounce:debounce_rst|new_slow_clock[13]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.393      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[11]                         ; debounce:debounce_rst|new_slow_clock[11]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.393      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[9]                          ; debounce:debounce_rst|new_slow_clock[9]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.393      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[6]                          ; debounce:debounce_rst|new_slow_clock[6]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.393      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[4]                          ; debounce:debounce_rst|new_slow_clock[4]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.393      ;
; 0.272 ; debounce:debounce_rst|new_slow_clock[19]                         ; debounce:debounce_rst|new_slow_clock[19]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.394      ;
; 0.272 ; debounce:debounce_rst|new_slow_clock[17]                         ; debounce:debounce_rst|new_slow_clock[17]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.394      ;
; 0.272 ; debounce:debounce_rst|new_slow_clock[15]                         ; debounce:debounce_rst|new_slow_clock[15]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.394      ;
; 0.272 ; debounce:debounce_rst|new_slow_clock[7]                          ; debounce:debounce_rst|new_slow_clock[7]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.394      ;
; 0.272 ; debounce:debounce_rst|new_slow_clock[5]                          ; debounce:debounce_rst|new_slow_clock[5]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.394      ;
; 0.272 ; debounce:debounce_rst|new_slow_clock[3]                          ; debounce:debounce_rst|new_slow_clock[3]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.394      ;
; 0.274 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus.WE            ; clk          ; clk         ; 0.000        ; 0.040      ; 0.396      ;
; 0.274 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[28]     ; clk          ; clk         ; 0.000        ; 0.040      ; 0.396      ;
; 0.277 ; debounce:debounce_rst|new_slow_clock[1]                          ; debounce:debounce_rst|new_slow_clock[1]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.399      ;
; 0.277 ; debounce:debounce_rst|new_slow_clock[0]                          ; debounce:debounce_rst|new_slow_clock[1]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.399      ;
; 0.278 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[3]                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.402      ;
; 0.278 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[4]                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.402      ;
; 0.278 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[28]                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.402      ;
; 0.278 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[27]                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.402      ;
; 0.279 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[31]                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.403      ;
; 0.279 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[1]                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.403      ;
; 0.280 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[0]                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.404      ;
; 0.280 ; console:console_0|fifo:fifo_0|buff_cnt[2]                        ; console:console_0|fifo:fifo_0|buff_cnt[2]                        ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.281 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.404      ;
; 0.281 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[7]                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.405      ;
; 0.281 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[25]                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.405      ;
; 0.282 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[6]                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.406      ;
; 0.284 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[2]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[2]                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.407      ;
; 0.284 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[3]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[3]                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.407      ;
; 0.287 ; console:console_0|fifo:fifo_0|buff_cnt[0]                        ; console:console_0|fifo:fifo_0|buff_cnt[0]                        ; clk          ; clk         ; 0.000        ; 0.041      ; 0.410      ;
; 0.289 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.413      ;
; 0.291 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.414      ;
; 0.293 ; console:console_0|current_state.STOP                             ; console:console_0|current_state.IDDLE                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.417      ;
; 0.295 ; console:console_0|fifo:fifo_0|buff_cnt[4]                        ; console:console_0|fifo:fifo_0|buff_cnt[4]                        ; clk          ; clk         ; 0.000        ; 0.041      ; 0.418      ;
; 0.295 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[0]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[0]                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.418      ;
; 0.302 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.425      ;
; 0.302 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.425      ;
; 0.305 ; core:CORE_0|fetch_stm:fetch_stm_0|state.INC                      ; core:CORE_0|fetch_stm:fetch_stm_0|PC[16]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.427      ;
; 0.306 ; core:CORE_0|fetch_stm:fetch_stm_0|state.INC                      ; core:CORE_0|fetch_stm:fetch_stm_0|PC[14]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.428      ;
; 0.306 ; core:CORE_0|fetch_stm:fetch_stm_0|state.INC                      ; core:CORE_0|fetch_stm:fetch_stm_0|PC[15]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.428      ;
; 0.315 ; uart_slave:uart_slave_0|data[3]                                  ; uart_slave:uart_slave_0|data[2]                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.439      ;
; 0.317 ; uart_slave:uart_slave_0|data[1]                                  ; uart_slave:uart_slave_0|data[0]                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.441      ;
; 0.320 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[30]                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.444      ;
; 0.327 ; core:CORE_0|memory_access:memory_access_0|data_1[31]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[31]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.450      ;
; 0.329 ; core:CORE_0|memory_access:memory_access_0|data_1[23]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[23]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.452      ;
; 0.336 ; core:CORE_0|memory_access:memory_access_0|address_reg[25]        ; core:CORE_0|memory_access:memory_access_0|data_bus.ADR[25]       ; clk          ; clk         ; 0.000        ; 0.039      ; 0.457      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                          ; -0.658 ; 0.172 ; N/A      ; N/A     ; 9.381               ;
;  clk                                      ; -0.658 ; 0.172 ; N/A      ; N/A     ; 9.381               ;
;  debounce:debounce_rst|new_slow_clock[21] ; N/A    ; N/A   ; N/A      ; N/A     ; 4999.781            ;
; Design-wide TNS                           ; -0.988 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                      ; -0.988 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  debounce:debounce_rst|new_slow_clock[21] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.116 V                              ; 0.051 V                              ; 3.6e-09 s                   ; 3.43e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.116 V                             ; 0.051 V                             ; 3.6e-09 s                  ; 3.43e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                               ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+----------+----------+----------+----------+----------+
; clk                                      ; clk      ; 15451874 ; 162570   ; 4110     ; 8        ;
; debounce:debounce_rst|new_slow_clock[21] ; clk      ; 2857     ; 1        ; 14       ; 0        ;
+------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                               ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+----------+----------+----------+----------+----------+
; clk                                      ; clk      ; 15451874 ; 162570   ; 4110     ; 8        ;
; debounce:debounce_rst|new_slow_clock[21] ; clk      ; 2857     ; 1        ; 14       ; 0        ;
+------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                     ;
+------------------------------------------+------------------------------------------+------+-------------+
; Target                                   ; Clock                                    ; Type ; Status      ;
+------------------------------------------+------------------------------------------+------+-------------+
; clk                                      ; clk                                      ; Base ; Constrained ;
; debounce:debounce_rst|new_slow_clock[21] ; debounce:debounce_rst|new_slow_clock[21] ; Base ; Constrained ;
+------------------------------------------+------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Dec 11 04:42:59 2020
Info: Command: quartus_sta VanilaCore -c VanilaCore
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'VanilaCore.sdc'
Warning (332174): Ignored filter at VanilaCore.sdc(42): new_clock could not be matched with a register File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 42
Warning (332049): Ignored create_clock at VanilaCore.sdc(42): Argument <targets> is an empty collection File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 42
    Info (332050): create_clock -name {new_clock} -period 40.000 -waveform { 0.000 20.000 } [get_registers { new_clock }] File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 42
Warning (332174): Ignored filter at VanilaCore.sdc(45): seven_segment:seven_segment_0|cnt[15] could not be matched with a register File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 45
Warning (332049): Ignored create_clock at VanilaCore.sdc(45): Argument <targets> is an empty collection File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 45
    Info (332050): create_clock -name {seven_segment:seven_segment_0|cnt[15]} -period 1000.000 -waveform { 0.000 0.500 } [get_registers { seven_segment:seven_segment_0|cnt[15] }] File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 45
Warning (332174): Ignored filter at VanilaCore.sdc(72): seven_segment:seven_segment_0|cnt[15] could not be matched with a clock File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 72
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(72): Argument -rise_from with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 72
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {seven_segment:seven_segment_0|cnt[15]}] -rise_to [get_clocks {seven_segment:seven_segment_0|cnt[15]}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 72
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(72): Argument -rise_to with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 72
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(73): Argument -rise_from with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 73
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {seven_segment:seven_segment_0|cnt[15]}] -fall_to [get_clocks {seven_segment:seven_segment_0|cnt[15]}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 73
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(73): Argument -fall_to with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 73
Warning (332174): Ignored filter at VanilaCore.sdc(74): new_clock could not be matched with a clock File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(74): Argument -rise_from with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 74
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {seven_segment:seven_segment_0|cnt[15]}] -rise_to [get_clocks {new_clock}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(74): Argument -rise_to with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(75): Argument -rise_from with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 75
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {seven_segment:seven_segment_0|cnt[15]}] -fall_to [get_clocks {new_clock}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 75
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(75): Argument -fall_to with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 75
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(76): Argument -fall_from with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 76
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {seven_segment:seven_segment_0|cnt[15]}] -rise_to [get_clocks {seven_segment:seven_segment_0|cnt[15]}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 76
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(76): Argument -rise_to with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 76
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(77): Argument -fall_from with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 77
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {seven_segment:seven_segment_0|cnt[15]}] -fall_to [get_clocks {seven_segment:seven_segment_0|cnt[15]}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 77
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(77): Argument -fall_to with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 77
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(78): Argument -fall_from with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 78
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {seven_segment:seven_segment_0|cnt[15]}] -rise_to [get_clocks {new_clock}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 78
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(78): Argument -rise_to with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 78
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(79): Argument -fall_from with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 79
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {seven_segment:seven_segment_0|cnt[15]}] -fall_to [get_clocks {new_clock}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 79
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(79): Argument -fall_to with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 79
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(82): Argument -rise_to with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 82
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {debounce:debounce_rst|new_slow_clock[21]}] -rise_to [get_clocks {new_clock}]  0.010   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(83): Argument -fall_to with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 83
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {debounce:debounce_rst|new_slow_clock[21]}] -fall_to [get_clocks {new_clock}]  0.010   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 83
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(86): Argument -rise_to with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 86
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {debounce:debounce_rst|new_slow_clock[21]}] -rise_to [get_clocks {new_clock}]  0.010   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(87): Argument -fall_to with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 87
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {debounce:debounce_rst|new_slow_clock[21]}] -fall_to [get_clocks {new_clock}]  0.010   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 87
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(88): Argument -rise_from with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 88
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {new_clock}] -rise_to [get_clocks {clk}]  0.030   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(89): Argument -rise_from with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 89
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {new_clock}] -fall_to [get_clocks {clk}]  0.030   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(90): Argument -rise_from with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 90
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {new_clock}] -rise_to [get_clocks {seven_segment:seven_segment_0|cnt[15]}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(90): Argument -rise_to with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(91): Argument -rise_from with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 91
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {new_clock}] -fall_to [get_clocks {seven_segment:seven_segment_0|cnt[15]}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 91
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(91): Argument -fall_to with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 91
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(92): Argument -rise_from with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 92
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {new_clock}] -rise_to [get_clocks {new_clock}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(92): Argument -rise_to with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(93): Argument -rise_from with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 93
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {new_clock}] -fall_to [get_clocks {new_clock}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(93): Argument -fall_to with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(94): Argument -fall_from with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 94
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {new_clock}] -rise_to [get_clocks {clk}]  0.030   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 94
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(95): Argument -fall_from with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 95
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {new_clock}] -fall_to [get_clocks {clk}]  0.030   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(96): Argument -fall_from with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 96
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {new_clock}] -rise_to [get_clocks {seven_segment:seven_segment_0|cnt[15]}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(96): Argument -rise_to with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(97): Argument -fall_from with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 97
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {new_clock}] -fall_to [get_clocks {seven_segment:seven_segment_0|cnt[15]}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(97): Argument -fall_to with value [get_clocks {seven_segment:seven_segment_0|cnt[15]}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(98): Argument -fall_from with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 98
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {new_clock}] -rise_to [get_clocks {new_clock}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(98): Argument -rise_to with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(99): Argument -fall_from with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 99
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {new_clock}] -fall_to [get_clocks {new_clock}]  0.020   File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 99
Warning (332049): Ignored set_clock_uncertainty at VanilaCore.sdc(99): Argument -fall_to with value [get_clocks {new_clock}] contains zero elements File: C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc Line: 99
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From debounce:debounce_rst|new_slow_clock[21] (Rise) to debounce:debounce_rst|new_slow_clock[21] (Rise) (setup and hold)
    Critical Warning (332169): From debounce:debounce_rst|new_slow_clock[21] (Fall) to debounce:debounce_rst|new_slow_clock[21] (Rise) (setup and hold)
    Critical Warning (332169): From debounce:debounce_rst|new_slow_clock[21] (Rise) to debounce:debounce_rst|new_slow_clock[21] (Fall) (setup and hold)
    Critical Warning (332169): From debounce:debounce_rst|new_slow_clock[21] (Fall) to debounce:debounce_rst|new_slow_clock[21] (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.658              -0.988 clk 
Info (332146): Worst-case hold slack is 0.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.405               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.646               0.000 clk 
    Info (332119):  4999.781               0.000 debounce:debounce_rst|new_slow_clock[21] 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From debounce:debounce_rst|new_slow_clock[21] (Rise) to debounce:debounce_rst|new_slow_clock[21] (Rise) (setup and hold)
    Critical Warning (332169): From debounce:debounce_rst|new_slow_clock[21] (Fall) to debounce:debounce_rst|new_slow_clock[21] (Rise) (setup and hold)
    Critical Warning (332169): From debounce:debounce_rst|new_slow_clock[21] (Rise) to debounce:debounce_rst|new_slow_clock[21] (Fall) (setup and hold)
    Critical Warning (332169): From debounce:debounce_rst|new_slow_clock[21] (Fall) to debounce:debounce_rst|new_slow_clock[21] (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 0.424
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.424               0.000 clk 
Info (332146): Worst-case hold slack is 0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.334               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.656
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.656               0.000 clk 
    Info (332119):  4999.789               0.000 debounce:debounce_rst|new_slow_clock[21] 
Info: Analyzing Fast 1200mV -40C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From debounce:debounce_rst|new_slow_clock[21] (Rise) to debounce:debounce_rst|new_slow_clock[21] (Rise) (setup and hold)
    Critical Warning (332169): From debounce:debounce_rst|new_slow_clock[21] (Fall) to debounce:debounce_rst|new_slow_clock[21] (Rise) (setup and hold)
    Critical Warning (332169): From debounce:debounce_rst|new_slow_clock[21] (Rise) to debounce:debounce_rst|new_slow_clock[21] (Fall) (setup and hold)
    Critical Warning (332169): From debounce:debounce_rst|new_slow_clock[21] (Fall) to debounce:debounce_rst|new_slow_clock[21] (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 4.469
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.469               0.000 clk 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.381               0.000 clk 
    Info (332119):  4999.786               0.000 debounce:debounce_rst|new_slow_clock[21] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4923 megabytes
    Info: Processing ended: Fri Dec 11 04:43:02 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


