INFO: [VRFC 10-2263] Analyzing Verilog file "/home/phirasit/Project/san-adapter/san_adapter_fpga/san_adapter_fpga.srcs/sources_1/new/Sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/phirasit/Project/san-adapter/san_adapter_fpga/san_adapter_fpga.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
