\doxysection{Referencia del archivo port/nucleo\+\_\+stm32f446re/include/stm32f4xx\+\_\+hal\+\_\+adc.h}
\hypertarget{stm32f4xx__hal__adc_8h}{}\label{stm32f4xx__hal__adc_8h}\index{port/nucleo\_stm32f446re/include/stm32f4xx\_hal\_adc.h@{port/nucleo\_stm32f446re/include/stm32f4xx\_hal\_adc.h}}


Header file containing functions prototypes of ADC HAL library.  


{\ttfamily \#include \"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\"{}}\newline
{\ttfamily \#include \"{}stm32f4xx\+\_\+ll\+\_\+adc.\+h\"{}}\newline
{\ttfamily \#include \"{}stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h\"{}}\newline
\doxysubsubsection*{Clases}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC and regular group initialization. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC channel for regular group ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Configuration multi-\/mode structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{defines}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+RESET}}~0x00000000U
\begin{DoxyCompactList}\small\item\em HAL ADC state machine\+: ADC states definition (bitfields) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+READY}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+INTERNAL}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+TIMEOUT}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+INTERNAL}}~0x00000010U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga22d43a637ce63e13e33f5a0f1d4564fd}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+CONFIG}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+DMA}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+BUSY}}~0x00000100U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+EOC}}~0x00000200U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+OVR}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+BUSY}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+EOC}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD1}}~0x00010000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gae6e9712c706ca7f2998dfb5cf776b48f}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD2}}~0x00020000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gaa43e91fedb9ce41e36bc78ced4f3912e}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD3}}~0x00040000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga24f867061abe6ee31227ec21289c69db}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+MULTIMODE\+\_\+\+SLAVE}}~0x00100000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE}}~0x00U
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga7182f9ffc028f217db8724c7bc348f2f}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+INTERNAL}}~0x01U
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga30ce24556ebd3c0341558c700a3b9add}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+OVR}}~0x02U
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_gaea82628f53a8e30db3f3426922acf60f}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+DMA}}~0x04U
\item 
\#define {\bfseries ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4}~((uint32\+\_\+t)ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0)
\item 
\#define {\bfseries ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV6}~((uint32\+\_\+t)ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1)
\item 
\#define {\bfseries ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV8}~((uint32\+\_\+t)ADC\+\_\+\+CCR\+\_\+\+ADCPRE)
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+5\+CYCLES}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+6\+CYCLES}~((uint32\+\_\+t)ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0)
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+7\+CYCLES}~((uint32\+\_\+t)ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1)
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+8\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+9\+CYCLES}~((uint32\+\_\+t)ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2)
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+10\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+11\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1))
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+12\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+13\+CYCLES}~((uint32\+\_\+t)ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3)
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+14\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+15\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1))
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+16\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+17\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2))
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+18\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+19\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1))
\item 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+20\+CYCLES}~((uint32\+\_\+t)ADC\+\_\+\+CCR\+\_\+\+DELAY)
\item 
\#define {\bfseries ADC\+\_\+\+RESOLUTION\+\_\+12B}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+RESOLUTION\+\_\+10B}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0)
\item 
\#define {\bfseries ADC\+\_\+\+RESOLUTION\+\_\+8B}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1)
\item 
\#define {\bfseries ADC\+\_\+\+RESOLUTION\+\_\+6B}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+RES)
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+NONE}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISING}~((uint32\+\_\+t)ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0)
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+FALLING}~((uint32\+\_\+t)ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1)
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISINGFALLING}~((uint32\+\_\+t)ADC\+\_\+\+CR2\+\_\+\+EXTEN)
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC1}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC2}~((uint32\+\_\+t)ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0)
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC3}~((uint32\+\_\+t)ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1)
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC2}~((uint32\+\_\+t)(ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC3}~((uint32\+\_\+t)ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2)
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC4}~((uint32\+\_\+t)(ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+TRGO}~((uint32\+\_\+t)(ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+CC1}~((uint32\+\_\+t)(ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+TRGO}~((uint32\+\_\+t)ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3)
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+CC4}~((uint32\+\_\+t)(ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC1}~((uint32\+\_\+t)(ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC2}~((uint32\+\_\+t)(ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC3}~((uint32\+\_\+t)(ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+CC1}~((uint32\+\_\+t)(ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+TRGO}~((uint32\+\_\+t)(ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+Ext\+\_\+\+IT11}~((uint32\+\_\+t)ADC\+\_\+\+CR2\+\_\+\+EXTSEL)
\item 
\#define {\bfseries ADC\+\_\+\+SOFTWARE\+\_\+\+START}~((uint32\+\_\+t)ADC\+\_\+\+CR2\+\_\+\+EXTSEL + 1U)
\item 
\#define {\bfseries ADC\+\_\+\+DATAALIGN\+\_\+\+RIGHT}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+DATAALIGN\+\_\+\+LEFT}~((uint32\+\_\+t)ADC\+\_\+\+CR2\+\_\+\+ALIGN)
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+0}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+1}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0)
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+2}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1)
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+3}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+4}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2)
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+5}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+6}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+7}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+8}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3)
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+9}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+10}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+11}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+12}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+13}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+14}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+15}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+16}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4)
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+17}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+18}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+\+VREFINT}~((uint32\+\_\+t)ADC\+\_\+\+CHANNEL\+\_\+17)
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+\+VBAT}~((uint32\+\_\+t)ADC\+\_\+\+CHANNEL\+\_\+18)
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+3\+CYCLES}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+15\+CYCLES}~((uint32\+\_\+t)ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0)
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+28\+CYCLES}~((uint32\+\_\+t)ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1)
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+56\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+84\+CYCLES}~((uint32\+\_\+t)ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2)
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+112\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0))
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+144\+CYCLES}~((uint32\+\_\+t)(ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2 \texorpdfstring{$\vert$}{|} ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1))
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+480\+CYCLES}~((uint32\+\_\+t)ADC\+\_\+\+SMPR1\+\_\+\+SMP10)
\item 
\#define {\bfseries ADC\+\_\+\+EOC\+\_\+\+SEQ\+\_\+\+CONV}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+EOC\+\_\+\+SINGLE\+\_\+\+CONV}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___a_d_c___e_o_c_selection_ga0cbb4e6ee76ee1bef233212bf947d320}{ADC\+\_\+\+EOC\+\_\+\+SINGLE\+\_\+\+SEQ\+\_\+\+CONV}}~0x00000002U
\item 
\#define {\bfseries ADC\+\_\+\+AWD\+\_\+\+EVENT}~((uint32\+\_\+t)ADC\+\_\+\+FLAG\+\_\+\+AWD)
\item 
\#define {\bfseries ADC\+\_\+\+OVR\+\_\+\+EVENT}~((uint32\+\_\+t)ADC\+\_\+\+FLAG\+\_\+\+OVR)
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REG}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDSGL \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDEN))
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+INJEC}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDSGL \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+JAWDEN))
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REGINJEC}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDSGL \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+AWDEN \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+JAWDEN))
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REG}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+AWDEN)
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+INJEC}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+JAWDEN)
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REGINJEC}~((uint32\+\_\+t)(ADC\+\_\+\+CR1\+\_\+\+AWDEN \texorpdfstring{$\vert$}{|} ADC\+\_\+\+CR1\+\_\+\+JAWDEN))
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+NONE}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+EOC}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+EOCIE)
\item 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+AWD}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+AWDIE)
\item 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+JEOC}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+JEOCIE)
\item 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+OVR}~((uint32\+\_\+t)ADC\+\_\+\+CR1\+\_\+\+OVRIE)
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+AWD}~((uint32\+\_\+t)ADC\+\_\+\+SR\+\_\+\+AWD)
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+EOC}~((uint32\+\_\+t)ADC\+\_\+\+SR\+\_\+\+EOC)
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+JEOC}~((uint32\+\_\+t)ADC\+\_\+\+SR\+\_\+\+JEOC)
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+JSTRT}~((uint32\+\_\+t)ADC\+\_\+\+SR\+\_\+\+JSTRT)
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+STRT}~((uint32\+\_\+t)ADC\+\_\+\+SR\+\_\+\+STRT)
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+OVR}~((uint32\+\_\+t)ADC\+\_\+\+SR\+\_\+\+OVR)
\item 
\#define {\bfseries ADC\+\_\+\+ALL\+\_\+\+CHANNELS}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels__type_gad47a927eded315f3dcb21df51ff778fd}{ADC\+\_\+\+REGULAR\+\_\+\+CHANNELS}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels__type_ga6444b1539e8503ef3a2496ccf7eeb9fd}{ADC\+\_\+\+INJECTED\+\_\+\+CHANNELS}}~0x00000003U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gacb290bae25b972942021331122a3600f}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset ADC handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gaadf16862da7593def189559423c287f4}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \texorpdfstring{$\vert$}{|}=  ADC\+\_\+\+CR2\+\_\+\+ADON)
\begin{DoxyCompactList}\small\item\em Enable the ADC peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_ga8afd5963c41c0a30c5cf1fec5c5710b3}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \&=  \texorpdfstring{$\sim$}{\string~}ADC\+\_\+\+CR2\+\_\+\+ADON)
\begin{DoxyCompactList}\small\item\em Disable the ADC peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_ga650073de508d335d0a1c7bf9b4d07afe}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) \texorpdfstring{$\vert$}{|}= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the ADC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gadcec48b44a2133effd20f41ab227edb9}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) \&= \texorpdfstring{$\sim$}{\string~}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the ADC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gaf29cd943cb451e4ed1f07bd7d4854fb0}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check if the specified ADC interrupt source is enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) = \texorpdfstring{$\sim$}{\string~}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the ADC\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gaff951862689bb92173f803577cf2d447}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Get the selected ADC\textquotesingle{}s flag status. \end{DoxyCompactList}\item 
\#define {\bfseries ADC\+\_\+\+STAB\+\_\+\+DELAY\+\_\+\+US}~3U
\item 
\#define {\bfseries ADC\+\_\+\+TEMPSENSOR\+\_\+\+DELAY\+\_\+\+US}~10U
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gafe3a7a04ff078c62ae98b19403f696c7}{ADC\+\_\+\+IS\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verification of ADC state\+: enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}{ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+REGULAR}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& ADC\+\_\+\+CR2\+\_\+\+EXTEN) == RESET)
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of regular group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa3a1c2197a097b9bb8159b6eb1ac8941}{ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+INJECTED}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& ADC\+\_\+\+CR2\+\_\+\+JEXTEN) == RESET)
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of injected group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET}}~MODIFY\+\_\+\+REG
\begin{DoxyCompactList}\small\item\em Simultaneously clears and sets specific bits of the handle State. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Error\+Code = \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE}})
\begin{DoxyCompactList}\small\item\em Clear ADC error code (set it to error code\+: \"{}no error\"{}) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga519de99233de22e355a7702a7dab2f06}{IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER}}(ADC\+\_\+\+CLOCK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga4dc0ff663bd4283cf1032d7901175c8d}{IS\+\_\+\+ADC\+\_\+\+SAMPLING\+\_\+\+DELAY}}(DELAY)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga346d83dd4af81b36a6dbd78c7bf2ff0a}{IS\+\_\+\+ADC\+\_\+\+RESOLUTION}}(RESOLUTION)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad4e7bd22759d723c50cda223ef2b9b82}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+EDGE}}(EDGE)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gac74e6054adbedd72822cacde69105318}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG}}(REGTRIG)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga2903b620e3c61dc47ed8c0fbf4197801}{IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN}}(ALIGN)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga30e0307fa009e1c383d3047b48e94644}{IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME}}(TIME)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga21bcad36416d9505d3df5027178e1afe}{IS\+\_\+\+ADC\+\_\+\+EOCSelection}}(EOCSelection)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga26fd0ba397566ade5d960ff29bccbc31}{IS\+\_\+\+ADC\+\_\+\+EVENT\+\_\+\+TYPE}}(EVENT)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga53ffa30f756569194342bfba80165544}{IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG}}(WATCHDOG)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae99bc8fcadd5c530885909cb581297c6}{IS\+\_\+\+ADC\+\_\+\+CHANNELS\+\_\+\+TYPE}}(CHANNEL\+\_\+\+TYPE)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+THRESHOLD}(THRESHOLD)~((THRESHOLD) $<$= 0x\+FFFU)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+LENGTH}(LENGTH)~(((LENGTH) $>$= 1U) \&\& ((LENGTH) $<$= 16U))
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK}(RANK)~(((RANK) $>$= 1U) \&\& ((RANK) $<$= (16U)))
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISC\+\_\+\+NUMBER}(NUMBER)~(((NUMBER) $>$= 1U) \&\& ((NUMBER) $<$= 8U))
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gadee1b27b756df7927be40709e96218c0}{IS\+\_\+\+ADC\+\_\+\+RANGE}}(RESOLUTION,  ADC\+\_\+\+VALUE)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga1958741688a480069df9ab5e15be93ca}{ADC\+\_\+\+SQR1}}(\+\_\+\+Nbr\+Of\+Conversion\+\_\+)~(((\+\_\+\+Nbr\+Of\+Conversion\+\_\+) -\/ (uint8\+\_\+t)1U) $<$$<$ 20U)
\begin{DoxyCompactList}\small\item\em Set ADC Regular channel sequence length. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga29f7414128fbbdb81db6ea6ede449f4b}{ADC\+\_\+\+SMPR1}}(\+\_\+\+SAMPLETIME\+\_\+,  \+\_\+\+CHANNELNB\+\_\+)~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3U \texorpdfstring{$\ast$}{*} (((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) -\/ 10U)))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time for channel numbers between 10 and 18. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaeb66714538d978d4d336a4a6ef0d58bc}{ADC\+\_\+\+SMPR2}}(\+\_\+\+SAMPLETIME\+\_\+,  \+\_\+\+CHANNELNB\+\_\+)~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3U \texorpdfstring{$\ast$}{*} ((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+)))))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time for channel numbers between 0 and 9. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga173aa2d3480ddaac12fe6a853bead899}{ADC\+\_\+\+SQR3\+\_\+\+RK}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U \texorpdfstring{$\ast$}{*} ((\+\_\+\+RANKNB\+\_\+) -\/ 1U)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 1 and 6. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad07a38a5b6d28f23ecbe027222f59bd0}{ADC\+\_\+\+SQR2\+\_\+\+RK}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U \texorpdfstring{$\ast$}{*} ((\+\_\+\+RANKNB\+\_\+) -\/ 7U)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 7 and 12. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga89869cd79b14d222a9b235bd150fc512}{ADC\+\_\+\+SQR1\+\_\+\+RK}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U \texorpdfstring{$\ast$}{*} ((\+\_\+\+RANKNB\+\_\+) -\/ 13U)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 13 and 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae92924f248b2fd7693ce648275a8087c}{ADC\+\_\+\+CR2\+\_\+\+CONTINUOUS}}(\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+)~((\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+) $<$$<$ 1U)
\begin{DoxyCompactList}\small\item\em Enable ADC continuous conversion mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga5b8b6fe1d24684616ccf43b8e5e0ef23}{ADC\+\_\+\+CR1\+\_\+\+DISCONTINUOUS}}(\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+)~(((\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+) -\/ 1U) $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Configures the number of discontinuous conversions for the regular group channels. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad46aba92287da828c570fab3599e38c2}{ADC\+\_\+\+CR1\+\_\+\+SCANCONV}}(\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+)~((\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+) $<$$<$ 8U)
\begin{DoxyCompactList}\small\item\em Enable ADC scan mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa6514c197b4d16b3d08938cdad573ef5}{ADC\+\_\+\+CR2\+\_\+\+EOCSelection}}(\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+)~((\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+) $<$$<$ 10U)
\begin{DoxyCompactList}\small\item\em Enable the ADC end of conversion selection. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga93bf2d0e4b9f98b83ee48be918e9c940}{ADC\+\_\+\+CR2\+\_\+\+DMACont\+Req}}(\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+)~((\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+) $<$$<$ 9U)
\begin{DoxyCompactList}\small\item\em Enable the ADC DMA continuous request. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}{ADC\+\_\+\+GET\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) \& ADC\+\_\+\+CR1\+\_\+\+RES)
\begin{DoxyCompactList}\small\item\em Return resolution bits in CR1 register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Funciones}
\begin{DoxyCompactItemize}
\item 
HAL\+\_\+\+Status\+Type\+Def {\bfseries HAL\+\_\+\+ADC\+\_\+\+Init} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
HAL\+\_\+\+Status\+Type\+Def {\bfseries HAL\+\_\+\+ADC\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group1_gaa30863492d5c3103e3e8ce8a63dadd07}{HAL\+\_\+\+ADC\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\begin{DoxyCompactList}\small\item\em ADC MSP Initialization This function configures the hardware resources used in this example. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga39b0f8e80268ab3e660ead921ad4b22f}{HAL\+\_\+\+ADC\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\begin{DoxyCompactList}\small\item\em ADC MSP De-\/\+Initialization This function freeze the hardware resources used in this example. \end{DoxyCompactList}\item 
HAL\+\_\+\+Status\+Type\+Def {\bfseries HAL\+\_\+\+ADC\+\_\+\+Start} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
HAL\+\_\+\+Status\+Type\+Def {\bfseries HAL\+\_\+\+ADC\+\_\+\+Stop} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
HAL\+\_\+\+Status\+Type\+Def {\bfseries HAL\+\_\+\+ADC\+\_\+\+Poll\+For\+Conversion} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc, uint32\+\_\+t Timeout)
\item 
HAL\+\_\+\+Status\+Type\+Def {\bfseries HAL\+\_\+\+ADC\+\_\+\+Poll\+For\+Event} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc, uint32\+\_\+t Event\+Type, uint32\+\_\+t Timeout)
\item 
HAL\+\_\+\+Status\+Type\+Def {\bfseries HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
HAL\+\_\+\+Status\+Type\+Def {\bfseries HAL\+\_\+\+ADC\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
void {\bfseries HAL\+\_\+\+ADC\+\_\+\+IRQHandler} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
HAL\+\_\+\+Status\+Type\+Def {\bfseries HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+DMA} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc, uint32\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint32\+\_\+t Length)
\item 
HAL\+\_\+\+Status\+Type\+Def {\bfseries HAL\+\_\+\+ADC\+\_\+\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+ADC\+\_\+\+Get\+Value} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
void {\bfseries HAL\+\_\+\+ADC\+\_\+\+Conv\+Cplt\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
void {\bfseries HAL\+\_\+\+ADC\+\_\+\+Conv\+Half\+Cplt\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
void {\bfseries HAL\+\_\+\+ADC\+\_\+\+Level\+Out\+Of\+Window\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
void {\bfseries HAL\+\_\+\+ADC\+\_\+\+Error\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
HAL\+\_\+\+Status\+Type\+Def {\bfseries HAL\+\_\+\+ADC\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc, \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}} \texorpdfstring{$\ast$}{*}s\+Config)
\item 
HAL\+\_\+\+Status\+Type\+Def {\bfseries HAL\+\_\+\+ADC\+\_\+\+Analog\+WDGConfig} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc, \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}} \texorpdfstring{$\ast$}{*}Analog\+WDGConfig)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+ADC\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+ADC\+\_\+\+Get\+Error} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hadc)
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
Header file containing functions prototypes of ADC HAL library. 

\begin{DoxyAuthor}{Autor}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Atención}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 