\doxysection{VGA\+\_\+meta\+Data\+\_\+s Struct Reference}
\hypertarget{struct_v_g_a__meta_data__s}{}\label{struct_v_g_a__meta_data__s}\index{VGA\_metaData\_s@{VGA\_metaData\_s}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_v_g_a__meta_data__s_ae6c0bceab75f3ff39ffd505fee85ce30}{line\+Counter}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_v_g_a__meta_data__s_a1388aeda73d80aa21715ba26de54ce9f}{start\+Address\+DMA}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_v_g_a__meta_data__s_a15d4903b72fc39b261cde27180c9b1e8}{dma\+Config\+Register}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_v_g_a__meta_data__s_aa2088670381a63646f9567427112c8dc}{video\+RAM}} \mbox{[}(\mbox{\hyperlink{_v_g_a__io__driver_8h_ace7f348dc91111917772d3e19f8821d3}{VGA\+\_\+\+DISPLAY\+\_\+X}}+1) \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{_v_g_a__io__driver_8h_a9c3e46882b624fe1887d0ec6171d771b}{VGA\+\_\+\+DISPLAY\+\_\+Y}}\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_v_g_a__meta_data__s_a15d4903b72fc39b261cde27180c9b1e8}\label{struct_v_g_a__meta_data__s_a15d4903b72fc39b261cde27180c9b1e8} 
\index{VGA\_metaData\_s@{VGA\_metaData\_s}!dmaConfigRegister@{dmaConfigRegister}}
\index{dmaConfigRegister@{dmaConfigRegister}!VGA\_metaData\_s@{VGA\_metaData\_s}}
\doxysubsubsection{\texorpdfstring{dmaConfigRegister}{dmaConfigRegister}}
{\footnotesize\ttfamily uint32\+\_\+t dma\+Config\+Register}

\Hypertarget{struct_v_g_a__meta_data__s_ae6c0bceab75f3ff39ffd505fee85ce30}\label{struct_v_g_a__meta_data__s_ae6c0bceab75f3ff39ffd505fee85ce30} 
\index{VGA\_metaData\_s@{VGA\_metaData\_s}!lineCounter@{lineCounter}}
\index{lineCounter@{lineCounter}!VGA\_metaData\_s@{VGA\_metaData\_s}}
\doxysubsubsection{\texorpdfstring{lineCounter}{lineCounter}}
{\footnotesize\ttfamily uint16\+\_\+t line\+Counter}

\Hypertarget{struct_v_g_a__meta_data__s_a1388aeda73d80aa21715ba26de54ce9f}\label{struct_v_g_a__meta_data__s_a1388aeda73d80aa21715ba26de54ce9f} 
\index{VGA\_metaData\_s@{VGA\_metaData\_s}!startAddressDMA@{startAddressDMA}}
\index{startAddressDMA@{startAddressDMA}!VGA\_metaData\_s@{VGA\_metaData\_s}}
\doxysubsubsection{\texorpdfstring{startAddressDMA}{startAddressDMA}}
{\footnotesize\ttfamily uint32\+\_\+t start\+Address\+DMA}

\Hypertarget{struct_v_g_a__meta_data__s_aa2088670381a63646f9567427112c8dc}\label{struct_v_g_a__meta_data__s_aa2088670381a63646f9567427112c8dc} 
\index{VGA\_metaData\_s@{VGA\_metaData\_s}!videoRAM@{videoRAM}}
\index{videoRAM@{videoRAM}!VGA\_metaData\_s@{VGA\_metaData\_s}}
\doxysubsubsection{\texorpdfstring{videoRAM}{videoRAM}}
{\footnotesize\ttfamily uint8\+\_\+t video\+RAM\mbox{[}(\mbox{\hyperlink{_v_g_a__io__driver_8h_ace7f348dc91111917772d3e19f8821d3}{VGA\+\_\+\+DISPLAY\+\_\+X}}+1) \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{_v_g_a__io__driver_8h_a9c3e46882b624fe1887d0ec6171d771b}{VGA\+\_\+\+DISPLAY\+\_\+Y}}\mbox{]}}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
ub\+\_\+lib/\mbox{\hyperlink{_v_g_a__io__driver_8c}{VGA\+\_\+io\+\_\+driver.\+c}}\end{DoxyCompactItemize}
