// Double write on register in sibling branches
// which results in potentially doubled writes with certain conditions

instruction set architecture RegDualBranch = {

  register REG: Bits<32>

  instruction TEST: TMP = {
    if ONE = 3 then {
      REG := 2
    }

    if TWO = 1 then {
    } else {
      if THREE = 1 then {
          REG := 1
      }
    }
  }

  encoding TEST = { ONE = 1 }
  assembly TEST = ""

  format TMP: Bits<32> =
  { ONE: Bits<16>
  , TWO: Bits<8>
  , THREE: Bits<8>
  }
}