// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vadd_load_meta_data_Pipeline_VITIS_LOOP_206_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_control_AWVALID,
        m_axi_gmem_control_AWREADY,
        m_axi_gmem_control_AWADDR,
        m_axi_gmem_control_AWID,
        m_axi_gmem_control_AWLEN,
        m_axi_gmem_control_AWSIZE,
        m_axi_gmem_control_AWBURST,
        m_axi_gmem_control_AWLOCK,
        m_axi_gmem_control_AWCACHE,
        m_axi_gmem_control_AWPROT,
        m_axi_gmem_control_AWQOS,
        m_axi_gmem_control_AWREGION,
        m_axi_gmem_control_AWUSER,
        m_axi_gmem_control_WVALID,
        m_axi_gmem_control_WREADY,
        m_axi_gmem_control_WDATA,
        m_axi_gmem_control_WSTRB,
        m_axi_gmem_control_WLAST,
        m_axi_gmem_control_WID,
        m_axi_gmem_control_WUSER,
        m_axi_gmem_control_ARVALID,
        m_axi_gmem_control_ARREADY,
        m_axi_gmem_control_ARADDR,
        m_axi_gmem_control_ARID,
        m_axi_gmem_control_ARLEN,
        m_axi_gmem_control_ARSIZE,
        m_axi_gmem_control_ARBURST,
        m_axi_gmem_control_ARLOCK,
        m_axi_gmem_control_ARCACHE,
        m_axi_gmem_control_ARPROT,
        m_axi_gmem_control_ARQOS,
        m_axi_gmem_control_ARREGION,
        m_axi_gmem_control_ARUSER,
        m_axi_gmem_control_RVALID,
        m_axi_gmem_control_RREADY,
        m_axi_gmem_control_RDATA,
        m_axi_gmem_control_RLAST,
        m_axi_gmem_control_RID,
        m_axi_gmem_control_RFIFONUM,
        m_axi_gmem_control_RUSER,
        m_axi_gmem_control_RRESP,
        m_axi_gmem_control_BVALID,
        m_axi_gmem_control_BREADY,
        m_axi_gmem_control_BRESP,
        m_axi_gmem_control_BID,
        m_axi_gmem_control_BUSER,
        s_nlist_PQ_codes_start_addr69_din,
        s_nlist_PQ_codes_start_addr69_num_data_valid,
        s_nlist_PQ_codes_start_addr69_fifo_cap,
        s_nlist_PQ_codes_start_addr69_full_n,
        s_nlist_PQ_codes_start_addr69_write,
        s_nlist_vec_ID_start_addr70_din,
        s_nlist_vec_ID_start_addr70_num_data_valid,
        s_nlist_vec_ID_start_addr70_fifo_cap,
        s_nlist_vec_ID_start_addr70_full_n,
        s_nlist_vec_ID_start_addr70_write,
        s_nlist_num_vecs71_din,
        s_nlist_num_vecs71_num_data_valid,
        s_nlist_num_vecs71_fifo_cap,
        s_nlist_num_vecs71_full_n,
        s_nlist_num_vecs71_write,
        nlist,
        sext_ln206,
        sext_ln206_1,
        sext_ln206_3,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_control_AWVALID;
input   m_axi_gmem_control_AWREADY;
output  [63:0] m_axi_gmem_control_AWADDR;
output  [0:0] m_axi_gmem_control_AWID;
output  [31:0] m_axi_gmem_control_AWLEN;
output  [2:0] m_axi_gmem_control_AWSIZE;
output  [1:0] m_axi_gmem_control_AWBURST;
output  [1:0] m_axi_gmem_control_AWLOCK;
output  [3:0] m_axi_gmem_control_AWCACHE;
output  [2:0] m_axi_gmem_control_AWPROT;
output  [3:0] m_axi_gmem_control_AWQOS;
output  [3:0] m_axi_gmem_control_AWREGION;
output  [0:0] m_axi_gmem_control_AWUSER;
output   m_axi_gmem_control_WVALID;
input   m_axi_gmem_control_WREADY;
output  [31:0] m_axi_gmem_control_WDATA;
output  [3:0] m_axi_gmem_control_WSTRB;
output   m_axi_gmem_control_WLAST;
output  [0:0] m_axi_gmem_control_WID;
output  [0:0] m_axi_gmem_control_WUSER;
output   m_axi_gmem_control_ARVALID;
input   m_axi_gmem_control_ARREADY;
output  [63:0] m_axi_gmem_control_ARADDR;
output  [0:0] m_axi_gmem_control_ARID;
output  [31:0] m_axi_gmem_control_ARLEN;
output  [2:0] m_axi_gmem_control_ARSIZE;
output  [1:0] m_axi_gmem_control_ARBURST;
output  [1:0] m_axi_gmem_control_ARLOCK;
output  [3:0] m_axi_gmem_control_ARCACHE;
output  [2:0] m_axi_gmem_control_ARPROT;
output  [3:0] m_axi_gmem_control_ARQOS;
output  [3:0] m_axi_gmem_control_ARREGION;
output  [0:0] m_axi_gmem_control_ARUSER;
input   m_axi_gmem_control_RVALID;
output   m_axi_gmem_control_RREADY;
input  [31:0] m_axi_gmem_control_RDATA;
input   m_axi_gmem_control_RLAST;
input  [0:0] m_axi_gmem_control_RID;
input  [8:0] m_axi_gmem_control_RFIFONUM;
input  [0:0] m_axi_gmem_control_RUSER;
input  [1:0] m_axi_gmem_control_RRESP;
input   m_axi_gmem_control_BVALID;
output   m_axi_gmem_control_BREADY;
input  [1:0] m_axi_gmem_control_BRESP;
input  [0:0] m_axi_gmem_control_BID;
input  [0:0] m_axi_gmem_control_BUSER;
output  [31:0] s_nlist_PQ_codes_start_addr69_din;
input  [8:0] s_nlist_PQ_codes_start_addr69_num_data_valid;
input  [8:0] s_nlist_PQ_codes_start_addr69_fifo_cap;
input   s_nlist_PQ_codes_start_addr69_full_n;
output   s_nlist_PQ_codes_start_addr69_write;
output  [31:0] s_nlist_vec_ID_start_addr70_din;
input  [8:0] s_nlist_vec_ID_start_addr70_num_data_valid;
input  [8:0] s_nlist_vec_ID_start_addr70_fifo_cap;
input   s_nlist_vec_ID_start_addr70_full_n;
output   s_nlist_vec_ID_start_addr70_write;
output  [31:0] s_nlist_num_vecs71_din;
input  [8:0] s_nlist_num_vecs71_num_data_valid;
input  [8:0] s_nlist_num_vecs71_fifo_cap;
input   s_nlist_num_vecs71_full_n;
output   s_nlist_num_vecs71_write;
input  [31:0] nlist;
input  [61:0] sext_ln206;
input  [61:0] sext_ln206_1;
input  [61:0] sext_ln206_3;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_idle;
reg m_axi_gmem_control_ARVALID;
reg[63:0] m_axi_gmem_control_ARADDR;
reg m_axi_gmem_control_RREADY;
reg s_nlist_PQ_codes_start_addr69_write;
reg s_nlist_vec_ID_start_addr70_write;
reg s_nlist_num_vecs71_write;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
reg   [0:0] icmp_ln206_reg_235;
reg    ap_block_state3_io;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_state15_pp0_stage2_iter4;
wire    ap_block_state18_pp0_stage2_iter5;
wire    ap_block_state21_pp0_stage2_iter6;
wire    ap_block_state24_pp0_stage2_iter7;
wire    ap_block_state27_pp0_stage2_iter8;
wire    ap_block_state30_pp0_stage2_iter9;
wire    ap_block_state33_pp0_stage2_iter10;
wire    ap_block_state36_pp0_stage2_iter11;
wire    ap_block_state39_pp0_stage2_iter12;
wire    ap_block_state42_pp0_stage2_iter13;
wire    ap_block_state45_pp0_stage2_iter14;
wire    ap_block_state48_pp0_stage2_iter15;
wire    ap_block_state51_pp0_stage2_iter16;
wire    ap_block_state54_pp0_stage2_iter17;
wire    ap_block_state57_pp0_stage2_iter18;
wire    ap_block_state60_pp0_stage2_iter19;
wire    ap_block_state63_pp0_stage2_iter20;
wire    ap_block_state66_pp0_stage2_iter21;
wire    ap_block_state69_pp0_stage2_iter22;
reg    ap_block_state72_pp0_stage2_iter23;
reg    ap_block_state75_pp0_stage2_iter24;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_control_blk_n_AR;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    gmem_control_blk_n_R;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage0;
reg    s_nlist_PQ_codes_start_addr69_blk_n;
reg    s_nlist_vec_ID_start_addr70_blk_n;
reg    s_nlist_num_vecs71_blk_n;
wire   [0:0] icmp_ln206_fu_159_p2;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
wire    ap_block_state16_pp0_stage0_iter5;
wire    ap_block_state19_pp0_stage0_iter6;
wire    ap_block_state22_pp0_stage0_iter7;
wire    ap_block_state25_pp0_stage0_iter8;
wire    ap_block_state28_pp0_stage0_iter9;
wire    ap_block_state31_pp0_stage0_iter10;
wire    ap_block_state34_pp0_stage0_iter11;
wire    ap_block_state37_pp0_stage0_iter12;
wire    ap_block_state40_pp0_stage0_iter13;
wire    ap_block_state43_pp0_stage0_iter14;
wire    ap_block_state46_pp0_stage0_iter15;
wire    ap_block_state49_pp0_stage0_iter16;
wire    ap_block_state52_pp0_stage0_iter17;
wire    ap_block_state55_pp0_stage0_iter18;
wire    ap_block_state58_pp0_stage0_iter19;
wire    ap_block_state61_pp0_stage0_iter20;
wire    ap_block_state64_pp0_stage0_iter21;
wire    ap_block_state67_pp0_stage0_iter22;
wire    ap_block_state70_pp0_stage0_iter23;
reg    ap_block_state73_pp0_stage0_iter24;
reg    ap_block_pp0_stage0_11001;
reg   [63:0] gmem_control_addr_reg_239;
reg   [63:0] gmem_control_addr_1_reg_245;
reg   [63:0] gmem_control_addr_2_reg_251;
reg   [31:0] gmem_control_addr_read_reg_257;
reg    ap_block_pp0_stage2_11001;
reg   [31:0] gmem_control_addr_1_read_reg_262;
reg   [31:0] gmem_control_addr_2_read_reg_267;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state2_io;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_state14_pp0_stage1_iter4;
wire    ap_block_state17_pp0_stage1_iter5;
wire    ap_block_state20_pp0_stage1_iter6;
wire    ap_block_state23_pp0_stage1_iter7;
wire    ap_block_state26_pp0_stage1_iter8;
wire    ap_block_state29_pp0_stage1_iter9;
wire    ap_block_state32_pp0_stage1_iter10;
wire    ap_block_state35_pp0_stage1_iter11;
wire    ap_block_state38_pp0_stage1_iter12;
wire    ap_block_state41_pp0_stage1_iter13;
wire    ap_block_state44_pp0_stage1_iter14;
wire    ap_block_state47_pp0_stage1_iter15;
wire    ap_block_state50_pp0_stage1_iter16;
wire    ap_block_state53_pp0_stage1_iter17;
wire    ap_block_state56_pp0_stage1_iter18;
wire    ap_block_state59_pp0_stage1_iter19;
wire    ap_block_state62_pp0_stage1_iter20;
wire    ap_block_state65_pp0_stage1_iter21;
wire    ap_block_state68_pp0_stage1_iter22;
wire    ap_block_state71_pp0_stage1_iter23;
reg    ap_block_state74_pp0_stage1_iter24;
reg    ap_block_pp0_stage1_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire  signed [63:0] sext_ln174_fu_181_p1;
wire  signed [63:0] sext_ln174_1_fu_197_p1;
wire  signed [63:0] sext_ln174_2_fu_213_p1;
reg   [31:0] i_fu_54;
wire   [31:0] add_ln206_fu_165_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_i_7;
reg    ap_block_pp0_stage2_01001;
wire  signed [62:0] sext_ln206_cast_fu_147_p1;
wire   [62:0] zext_ln206_fu_171_p1;
wire   [62:0] add_ln174_fu_175_p2;
wire  signed [62:0] sext_ln206_1_cast_fu_143_p1;
wire   [62:0] add_ln174_1_fu_191_p2;
wire  signed [62:0] sext_ln206_3_cast_fu_139_p1;
wire   [62:0] add_ln174_2_fu_207_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to24;
reg    ap_done_pending_pp0;
reg    ap_block_pp0_stage1_subdone;
wire    ap_ext_blocking_cur_n;
wire    ap_int_blocking_cur_n;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

vadd_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln206_fu_159_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_54 <= add_ln206_fu_165_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_54 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        gmem_control_addr_read_reg_257 <= m_axi_gmem_control_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_control_addr_1_read_reg_262 <= m_axi_gmem_control_RDATA;
        icmp_ln206_reg_235 <= icmp_ln206_fu_159_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln206_fu_159_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_control_addr_1_reg_245 <= sext_ln174_1_fu_197_p1;
        gmem_control_addr_2_reg_251 <= sext_ln174_2_fu_213_p1;
        gmem_control_addr_reg_239 <= sext_ln174_fu_181_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gmem_control_addr_2_read_reg_267 <= m_axi_gmem_control_RDATA;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln206_reg_235 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter23_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter22_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter21_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter20_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter19_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter17_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter16_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter14_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to24 = 1'b1;
    end else begin
        ap_idle_pp0_1to24 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_7 = 32'd0;
    end else begin
        ap_sig_allocacmp_i_7 = i_fu_54;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln206_reg_235 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln206_reg_235 == 1'd0)))) begin
        gmem_control_blk_n_AR = m_axi_gmem_control_ARREADY;
    end else begin
        gmem_control_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        gmem_control_blk_n_R = m_axi_gmem_control_RVALID;
    end else begin
        gmem_control_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_gmem_control_ARADDR = gmem_control_addr_2_reg_251;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln206_reg_235 == 1'd0))) begin
        m_axi_gmem_control_ARADDR = gmem_control_addr_1_reg_245;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln206_reg_235 == 1'd0))) begin
        m_axi_gmem_control_ARADDR = gmem_control_addr_reg_239;
    end else begin
        m_axi_gmem_control_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln206_reg_235 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln206_reg_235 == 1'd0)))) begin
        m_axi_gmem_control_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_control_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        m_axi_gmem_control_RREADY = 1'b1;
    end else begin
        m_axi_gmem_control_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        s_nlist_PQ_codes_start_addr69_blk_n = s_nlist_PQ_codes_start_addr69_full_n;
    end else begin
        s_nlist_PQ_codes_start_addr69_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        s_nlist_PQ_codes_start_addr69_write = 1'b1;
    end else begin
        s_nlist_PQ_codes_start_addr69_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        s_nlist_num_vecs71_blk_n = s_nlist_num_vecs71_full_n;
    end else begin
        s_nlist_num_vecs71_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        s_nlist_num_vecs71_write = 1'b1;
    end else begin
        s_nlist_num_vecs71_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        s_nlist_vec_ID_start_addr70_blk_n = s_nlist_vec_ID_start_addr70_full_n;
    end else begin
        s_nlist_vec_ID_start_addr70_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        s_nlist_vec_ID_start_addr70_write = 1'b1;
    end else begin
        s_nlist_vec_ID_start_addr70_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to24 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln174_1_fu_191_p2 = ($signed(sext_ln206_1_cast_fu_143_p1) + $signed(zext_ln206_fu_171_p1));

assign add_ln174_2_fu_207_p2 = ($signed(sext_ln206_3_cast_fu_139_p1) + $signed(zext_ln206_fu_171_p1));

assign add_ln174_fu_175_p2 = ($signed(sext_ln206_cast_fu_147_p1) + $signed(zext_ln206_fu_171_p1));

assign add_ln206_fu_165_p2 = (ap_sig_allocacmp_i_7 + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_control_ARREADY == 1'b0)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (m_axi_gmem_control_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_control_ARREADY == 1'b0)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (m_axi_gmem_control_RVALID == 1'b0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter24 == 1'b1) & (m_axi_gmem_control_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter24 == 1'b1) & (m_axi_gmem_control_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((ap_enable_reg_pp0_iter24 == 1'b1) & ((s_nlist_num_vecs71_full_n == 1'b0) | (s_nlist_vec_ID_start_addr70_full_n == 1'b0) | (s_nlist_PQ_codes_start_addr69_full_n == 1'b0))) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (m_axi_gmem_control_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter24 == 1'b1) & ((s_nlist_num_vecs71_full_n == 1'b0) | (s_nlist_vec_ID_start_addr70_full_n == 1'b0) | (s_nlist_PQ_codes_start_addr69_full_n == 1'b0))) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (m_axi_gmem_control_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter24 == 1'b1) & ((s_nlist_num_vecs71_full_n == 1'b0) | (s_nlist_vec_ID_start_addr70_full_n == 1'b0) | (s_nlist_PQ_codes_start_addr69_full_n == 1'b0))) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (m_axi_gmem_control_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = ((icmp_ln206_reg_235 == 1'd0) & (m_axi_gmem_control_ARREADY == 1'b0));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((icmp_ln206_reg_235 == 1'd0) & (m_axi_gmem_control_ARREADY == 1'b0));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage2_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage2_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage2_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage2_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage2_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage2_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage2_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage2_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage1_iter23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state72_pp0_stage2_iter23 = (m_axi_gmem_control_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state73_pp0_stage0_iter24 = (m_axi_gmem_control_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state74_pp0_stage1_iter24 = (m_axi_gmem_control_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state75_pp0_stage2_iter24 = ((s_nlist_num_vecs71_full_n == 1'b0) | (s_nlist_vec_ID_start_addr70_full_n == 1'b0) | (s_nlist_PQ_codes_start_addr69_full_n == 1'b0));
end

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ext_blocking_cur_n = (gmem_control_blk_n_R & gmem_control_blk_n_AR);

assign ap_ext_blocking_n = (ap_ext_blocking_cur_n & 1'b1);

assign ap_int_blocking_cur_n = (s_nlist_vec_ID_start_addr70_blk_n & s_nlist_num_vecs71_blk_n & s_nlist_PQ_codes_start_addr69_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign icmp_ln206_fu_159_p2 = ((ap_sig_allocacmp_i_7 == nlist) ? 1'b1 : 1'b0);

assign m_axi_gmem_control_ARBURST = 2'd0;

assign m_axi_gmem_control_ARCACHE = 4'd0;

assign m_axi_gmem_control_ARID = 1'd0;

assign m_axi_gmem_control_ARLEN = 32'd1;

assign m_axi_gmem_control_ARLOCK = 2'd0;

assign m_axi_gmem_control_ARPROT = 3'd0;

assign m_axi_gmem_control_ARQOS = 4'd0;

assign m_axi_gmem_control_ARREGION = 4'd0;

assign m_axi_gmem_control_ARSIZE = 3'd0;

assign m_axi_gmem_control_ARUSER = 1'd0;

assign m_axi_gmem_control_AWADDR = 64'd0;

assign m_axi_gmem_control_AWBURST = 2'd0;

assign m_axi_gmem_control_AWCACHE = 4'd0;

assign m_axi_gmem_control_AWID = 1'd0;

assign m_axi_gmem_control_AWLEN = 32'd0;

assign m_axi_gmem_control_AWLOCK = 2'd0;

assign m_axi_gmem_control_AWPROT = 3'd0;

assign m_axi_gmem_control_AWQOS = 4'd0;

assign m_axi_gmem_control_AWREGION = 4'd0;

assign m_axi_gmem_control_AWSIZE = 3'd0;

assign m_axi_gmem_control_AWUSER = 1'd0;

assign m_axi_gmem_control_AWVALID = 1'b0;

assign m_axi_gmem_control_BREADY = 1'b0;

assign m_axi_gmem_control_WDATA = 32'd0;

assign m_axi_gmem_control_WID = 1'd0;

assign m_axi_gmem_control_WLAST = 1'b0;

assign m_axi_gmem_control_WSTRB = 4'd0;

assign m_axi_gmem_control_WUSER = 1'd0;

assign m_axi_gmem_control_WVALID = 1'b0;

assign s_nlist_PQ_codes_start_addr69_din = gmem_control_addr_read_reg_257;

assign s_nlist_num_vecs71_din = gmem_control_addr_2_read_reg_267;

assign s_nlist_vec_ID_start_addr70_din = gmem_control_addr_1_read_reg_262;

assign sext_ln174_1_fu_197_p1 = $signed(add_ln174_1_fu_191_p2);

assign sext_ln174_2_fu_213_p1 = $signed(add_ln174_2_fu_207_p2);

assign sext_ln174_fu_181_p1 = $signed(add_ln174_fu_175_p2);

assign sext_ln206_1_cast_fu_143_p1 = $signed(sext_ln206_1);

assign sext_ln206_3_cast_fu_139_p1 = $signed(sext_ln206_3);

assign sext_ln206_cast_fu_147_p1 = $signed(sext_ln206);

assign zext_ln206_fu_171_p1 = ap_sig_allocacmp_i_7;

endmodule //vadd_load_meta_data_Pipeline_VITIS_LOOP_206_1
