<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Administrator\Documents\stopwatch\impl\gwsynthesis\stopwatch.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Administrator\Documents\stopwatch\src\stopwatch.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Administrator\Documents\stopwatch\src\stopwatch.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May 02 12:31:06 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>167</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>159</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>cn_10ms</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cnt_10ms0/cnt_out_s0/Q </td>
</tr>
<tr>
<td>sec_flag_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Sec0/sec_flag_s0/Q </td>
</tr>
<tr>
<td>Mins0/min_flag_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Mins0/min_flag_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_50m</td>
<td>50.000(MHz)</td>
<td>205.432(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cn_10ms</td>
<td>100.000(MHz)</td>
<td>382.438(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>sec_flag_Z</td>
<td>100.000(MHz)</td>
<td>398.819(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>Mins0/min_flag_Z</td>
<td>100.000(MHz)</td>
<td>428.339(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cn_10ms</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cn_10ms</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sec_flag_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sec_flag_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Mins0/min_flag_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Mins0/min_flag_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.048</td>
<td>Mins0/mins_4_s0/Q</td>
<td>seg0/data_disp_3_s1/RESET</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>clk_50m:[R]</td>
<td>10.000</td>
<td>0.752</td>
<td>3.808</td>
</tr>
<tr>
<td>2</td>
<td>5.180</td>
<td>Sec0/sec_4_s0/Q</td>
<td>seg0/data_disp_1_s0/D</td>
<td>sec_flag_Z:[R]</td>
<td>clk_50m:[R]</td>
<td>10.000</td>
<td>0.369</td>
<td>4.428</td>
</tr>
<tr>
<td>3</td>
<td>5.388</td>
<td>Sec0/sec_4_s0/Q</td>
<td>seg0/data_disp_0_s0/D</td>
<td>sec_flag_Z:[R]</td>
<td>clk_50m:[R]</td>
<td>10.000</td>
<td>0.369</td>
<td>4.146</td>
</tr>
<tr>
<td>4</td>
<td>5.471</td>
<td>Sec0/sec_4_s0/Q</td>
<td>seg0/data_disp_2_s0/D</td>
<td>sec_flag_Z:[R]</td>
<td>clk_50m:[R]</td>
<td>10.000</td>
<td>0.369</td>
<td>4.063</td>
</tr>
<tr>
<td>5</td>
<td>7.385</td>
<td>Sec0/sec_cnt_4_s0/Q</td>
<td>Sec0/sec_cnt_6_s0/RESET</td>
<td>cn_10ms:[R]</td>
<td>cn_10ms:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.257</td>
</tr>
<tr>
<td>6</td>
<td>7.385</td>
<td>Sec0/sec_cnt_4_s0/Q</td>
<td>Sec0/sec_cnt_1_s0/RESET</td>
<td>cn_10ms:[R]</td>
<td>cn_10ms:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.257</td>
</tr>
<tr>
<td>7</td>
<td>7.385</td>
<td>Sec0/sec_cnt_4_s0/Q</td>
<td>Sec0/sec_cnt_2_s0/RESET</td>
<td>cn_10ms:[R]</td>
<td>cn_10ms:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.257</td>
</tr>
<tr>
<td>8</td>
<td>7.385</td>
<td>Sec0/sec_cnt_4_s0/Q</td>
<td>Sec0/sec_cnt_3_s0/RESET</td>
<td>cn_10ms:[R]</td>
<td>cn_10ms:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.257</td>
</tr>
<tr>
<td>9</td>
<td>7.385</td>
<td>Sec0/sec_cnt_4_s0/Q</td>
<td>Sec0/sec_cnt_4_s0/RESET</td>
<td>cn_10ms:[R]</td>
<td>cn_10ms:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.257</td>
</tr>
<tr>
<td>10</td>
<td>7.385</td>
<td>Sec0/sec_cnt_4_s0/Q</td>
<td>Sec0/sec_cnt_5_s0/RESET</td>
<td>cn_10ms:[R]</td>
<td>cn_10ms:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.257</td>
</tr>
<tr>
<td>11</td>
<td>7.431</td>
<td>Sec0/sec_cnt_4_s0/Q</td>
<td>Sec0/sec_cnt_0_s0/RESET</td>
<td>cn_10ms:[R]</td>
<td>cn_10ms:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.202</td>
</tr>
<tr>
<td>12</td>
<td>7.476</td>
<td>Sec0/sec_cnt_4_s0/Q</td>
<td>Sec0/sec_flag_s0/D</td>
<td>cn_10ms:[R]</td>
<td>cn_10ms:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.454</td>
</tr>
<tr>
<td>13</td>
<td>7.493</td>
<td>Mins0/min_cnt_4_s0/Q</td>
<td>Mins0/min_cnt_0_s0/RESET</td>
<td>sec_flag_Z:[R]</td>
<td>sec_flag_Z:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.141</td>
</tr>
<tr>
<td>14</td>
<td>7.665</td>
<td>Sec0/sec_4_s0/Q</td>
<td>Sec0/sec_0_s0/RESET</td>
<td>sec_flag_Z:[R]</td>
<td>sec_flag_Z:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>1.968</td>
</tr>
<tr>
<td>15</td>
<td>7.665</td>
<td>Mins0/mins_4_s0/Q</td>
<td>Mins0/mins_0_s0/RESET</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>1.968</td>
</tr>
<tr>
<td>16</td>
<td>7.852</td>
<td>Mins0/mins_4_s0/Q</td>
<td>Mins0/mins_1_s0/RESET</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.790</td>
</tr>
<tr>
<td>17</td>
<td>7.852</td>
<td>Mins0/mins_4_s0/Q</td>
<td>Mins0/mins_2_s0/RESET</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.790</td>
</tr>
<tr>
<td>18</td>
<td>7.852</td>
<td>Mins0/mins_4_s0/Q</td>
<td>Mins0/mins_3_s0/RESET</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.790</td>
</tr>
<tr>
<td>19</td>
<td>7.852</td>
<td>Mins0/mins_4_s0/Q</td>
<td>Mins0/mins_4_s0/RESET</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.790</td>
</tr>
<tr>
<td>20</td>
<td>7.852</td>
<td>Mins0/mins_4_s0/Q</td>
<td>Mins0/mins_5_s0/RESET</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.790</td>
</tr>
<tr>
<td>21</td>
<td>7.852</td>
<td>Sec0/sec_4_s0/Q</td>
<td>Sec0/sec_1_s0/RESET</td>
<td>sec_flag_Z:[R]</td>
<td>sec_flag_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.790</td>
</tr>
<tr>
<td>22</td>
<td>7.852</td>
<td>Sec0/sec_4_s0/Q</td>
<td>Sec0/sec_2_s0/RESET</td>
<td>sec_flag_Z:[R]</td>
<td>sec_flag_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.790</td>
</tr>
<tr>
<td>23</td>
<td>7.852</td>
<td>Sec0/sec_4_s0/Q</td>
<td>Sec0/sec_3_s0/RESET</td>
<td>sec_flag_Z:[R]</td>
<td>sec_flag_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.790</td>
</tr>
<tr>
<td>24</td>
<td>7.852</td>
<td>Sec0/sec_4_s0/Q</td>
<td>Sec0/sec_4_s0/RESET</td>
<td>sec_flag_Z:[R]</td>
<td>sec_flag_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.790</td>
</tr>
<tr>
<td>25</td>
<td>7.852</td>
<td>Sec0/sec_4_s0/Q</td>
<td>Sec0/sec_5_s0/RESET</td>
<td>sec_flag_Z:[R]</td>
<td>sec_flag_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.790</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.359</td>
<td>Mins0/min_cnt_0_s0/Q</td>
<td>Mins0/min_cnt_0_s0/D</td>
<td>sec_flag_Z:[R]</td>
<td>sec_flag_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>2</td>
<td>0.359</td>
<td>Sec0/sec_cnt_0_s0/Q</td>
<td>Sec0/sec_cnt_0_s0/D</td>
<td>cn_10ms:[R]</td>
<td>cn_10ms:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>3</td>
<td>0.359</td>
<td>seg0/cnt_1ms_0_s0/Q</td>
<td>seg0/cnt_1ms_0_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.362</td>
<td>seg0/cnt_sel_1_s0/Q</td>
<td>seg0/cnt_sel_1_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>5</td>
<td>0.491</td>
<td>seg0/cnt_sel_0_s0/Q</td>
<td>seg0/data_disp_0_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.492</td>
</tr>
<tr>
<td>6</td>
<td>0.511</td>
<td>seg0/cnt_1ms_7_s0/Q</td>
<td>seg0/cnt_1ms_7_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>7</td>
<td>0.511</td>
<td>seg0/cnt_1ms_9_s0/Q</td>
<td>seg0/cnt_1ms_9_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>8</td>
<td>0.511</td>
<td>cnt_10ms0/cnt_7_s0/Q</td>
<td>cnt_10ms0/cnt_7_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>9</td>
<td>0.511</td>
<td>cnt_10ms0/cnt_9_s0/Q</td>
<td>cnt_10ms0/cnt_9_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>10</td>
<td>0.511</td>
<td>seg0/cnt_1ms_15_s0/Q</td>
<td>seg0/cnt_1ms_15_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>11</td>
<td>0.511</td>
<td>seg0/cnt_1ms_3_s0/Q</td>
<td>seg0/cnt_1ms_3_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>12</td>
<td>0.511</td>
<td>seg0/cnt_1ms_13_s0/Q</td>
<td>seg0/cnt_1ms_13_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>13</td>
<td>0.511</td>
<td>Sec0/sec_3_s0/Q</td>
<td>Sec0/sec_3_s0/D</td>
<td>sec_flag_Z:[R]</td>
<td>sec_flag_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>14</td>
<td>0.511</td>
<td>Sec0/sec_cnt_3_s0/Q</td>
<td>Sec0/sec_cnt_3_s0/D</td>
<td>cn_10ms:[R]</td>
<td>cn_10ms:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>15</td>
<td>0.511</td>
<td>cnt_10ms0/cnt_3_s0/Q</td>
<td>cnt_10ms0/cnt_3_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>16</td>
<td>0.511</td>
<td>cnt_10ms0/cnt_13_s0/Q</td>
<td>cnt_10ms0/cnt_13_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>17</td>
<td>0.511</td>
<td>cnt_10ms0/cnt_15_s0/Q</td>
<td>cnt_10ms0/cnt_15_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>18</td>
<td>0.511</td>
<td>Mins0/min_cnt_3_s0/Q</td>
<td>Mins0/min_cnt_3_s0/D</td>
<td>sec_flag_Z:[R]</td>
<td>sec_flag_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>19</td>
<td>0.515</td>
<td>Mins0/mins_3_s0/Q</td>
<td>Mins0/mins_3_s0/D</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.492</td>
</tr>
<tr>
<td>20</td>
<td>0.538</td>
<td>Sec0/sec_0_s0/Q</td>
<td>Sec0/sec_0_s0/D</td>
<td>sec_flag_Z:[R]</td>
<td>sec_flag_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.539</td>
</tr>
<tr>
<td>21</td>
<td>0.539</td>
<td>Mins0/mins_0_s0/Q</td>
<td>Mins0/mins_0_s0/D</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>Mins0/min_flag_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.540</td>
</tr>
<tr>
<td>22</td>
<td>0.548</td>
<td>seg0/cnt_1ms_1_s0/Q</td>
<td>seg0/cnt_1ms_1_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>23</td>
<td>0.548</td>
<td>Mins0/min_cnt_1_s0/Q</td>
<td>Mins0/min_cnt_1_s0/D</td>
<td>sec_flag_Z:[R]</td>
<td>sec_flag_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>24</td>
<td>0.548</td>
<td>Sec0/sec_cnt_1_s0/Q</td>
<td>Sec0/sec_cnt_1_s0/D</td>
<td>cn_10ms:[R]</td>
<td>cn_10ms:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>25</td>
<td>0.548</td>
<td>cnt_10ms0/cnt_1_s0/Q</td>
<td>cnt_10ms0/cnt_1_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.645</td>
<td>3.885</td>
<td>0.240</td>
<td>Low Pulse Width</td>
<td>cn_10ms</td>
<td>Sec0/sec_cnt_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.645</td>
<td>3.885</td>
<td>0.240</td>
<td>Low Pulse Width</td>
<td>cn_10ms</td>
<td>Sec0/sec_cnt_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.645</td>
<td>3.885</td>
<td>0.240</td>
<td>Low Pulse Width</td>
<td>cn_10ms</td>
<td>Sec0/sec_cnt_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.645</td>
<td>3.885</td>
<td>0.240</td>
<td>Low Pulse Width</td>
<td>cn_10ms</td>
<td>Sec0/sec_cnt_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.645</td>
<td>3.885</td>
<td>0.240</td>
<td>Low Pulse Width</td>
<td>cn_10ms</td>
<td>Sec0/sec_cnt_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.645</td>
<td>3.885</td>
<td>0.240</td>
<td>Low Pulse Width</td>
<td>cn_10ms</td>
<td>Sec0/sec_cnt_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.649</td>
<td>3.889</td>
<td>0.240</td>
<td>Low Pulse Width</td>
<td>cn_10ms</td>
<td>Sec0/sec_flag_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.649</td>
<td>3.889</td>
<td>0.240</td>
<td>Low Pulse Width</td>
<td>cn_10ms</td>
<td>Sec0/sec_cnt_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.711</td>
<td>3.951</td>
<td>0.240</td>
<td>High Pulse Width</td>
<td>cn_10ms</td>
<td>Sec0/sec_cnt_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.711</td>
<td>3.951</td>
<td>0.240</td>
<td>High Pulse Width</td>
<td>cn_10ms</td>
<td>Sec0/sec_cnt_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/mins_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/data_disp_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>12.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>Mins0/mins_4_s0/CLK</td>
</tr>
<tr>
<td>12.634</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">Mins0/mins_4_s0/Q</td>
</tr>
<tr>
<td>13.576</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>bcd0/min_unit_1_s4/I3</td>
</tr>
<tr>
<td>14.072</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C39[0][A]</td>
<td style=" background: #97FFFF;">bcd0/min_unit_1_s4/F</td>
</tr>
<tr>
<td>14.228</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>seg0/data_disp_3_s5/I1</td>
</tr>
<tr>
<td>14.733</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">seg0/data_disp_3_s5/F</td>
</tr>
<tr>
<td>15.437</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>seg0/data_disp_3_s3/I1</td>
</tr>
<tr>
<td>15.942</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">seg0/data_disp_3_s3/F</td>
</tr>
<tr>
<td>16.074</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" font-weight:bold;">seg0/data_disp_3_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>seg0/data_disp_3_s1/CLK</td>
</tr>
<tr>
<td>21.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>seg0/data_disp_3_s1</td>
</tr>
<tr>
<td>21.122</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>seg0/data_disp_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.752</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.506, 39.552%; route: 1.934, 50.804%; tC2Q: 0.367, 9.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/data_disp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>11.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>Sec0/sec_4_s0/CLK</td>
</tr>
<tr>
<td>12.286</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_4_s0/Q</td>
</tr>
<tr>
<td>13.751</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>bcd1/sec_unit_1_s4/I3</td>
</tr>
<tr>
<td>14.247</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">bcd1/sec_unit_1_s4/F</td>
</tr>
<tr>
<td>14.384</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td>bcd1/sec_unit_1_s1/I3</td>
</tr>
<tr>
<td>14.889</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">bcd1/sec_unit_1_s1/F</td>
</tr>
<tr>
<td>15.689</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>seg0/n78_s8/I1</td>
</tr>
<tr>
<td>16.056</td>
<td>0.367</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">seg0/n78_s8/F</td>
</tr>
<tr>
<td>16.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>seg0/n78_s6/I0</td>
</tr>
<tr>
<td>16.245</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">seg0/n78_s6/O</td>
</tr>
<tr>
<td>16.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>seg0/n78_s3/I0</td>
</tr>
<tr>
<td>16.342</td>
<td>0.097</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">seg0/n78_s3/O</td>
</tr>
<tr>
<td>16.347</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" font-weight:bold;">seg0/data_disp_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.549</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>seg0/data_disp_1_s0/CLK</td>
</tr>
<tr>
<td>21.514</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>seg0/data_disp_1_s0</td>
</tr>
<tr>
<td>21.526</td>
<td>0.012</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>seg0/data_disp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.654, 37.344%; route: 2.407, 54.363%; tC2Q: 0.367, 8.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.046%; route: 0.867, 55.954%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/data_disp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>11.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>Sec0/sec_4_s0/CLK</td>
</tr>
<tr>
<td>12.286</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_4_s0/Q</td>
</tr>
<tr>
<td>13.751</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>bcd1/sec_unit_1_s4/I3</td>
</tr>
<tr>
<td>14.247</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">bcd1/sec_unit_1_s4/F</td>
</tr>
<tr>
<td>14.384</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td>bcd1/sec_unit_1_s1/I3</td>
</tr>
<tr>
<td>14.889</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">bcd1/sec_unit_1_s1/F</td>
</tr>
<tr>
<td>15.560</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>seg0/n79_s3/I0</td>
</tr>
<tr>
<td>16.065</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">seg0/n79_s3/F</td>
</tr>
<tr>
<td>16.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">seg0/data_disp_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.549</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>seg0/data_disp_0_s0/CLK</td>
</tr>
<tr>
<td>21.514</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>seg0/data_disp_0_s0</td>
</tr>
<tr>
<td>21.453</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>seg0/data_disp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.506, 36.324%; route: 2.273, 54.819%; tC2Q: 0.367, 8.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.046%; route: 0.867, 55.954%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/data_disp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>11.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>Sec0/sec_4_s0/CLK</td>
</tr>
<tr>
<td>12.286</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_4_s0/Q</td>
</tr>
<tr>
<td>13.751</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>bcd1/sec_unit_1_s4/I3</td>
</tr>
<tr>
<td>14.247</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">bcd1/sec_unit_1_s4/F</td>
</tr>
<tr>
<td>15.138</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td>seg0/n77_s4/I0</td>
</tr>
<tr>
<td>15.537</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td style=" background: #97FFFF;">seg0/n77_s4/F</td>
</tr>
<tr>
<td>15.539</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>seg0/n77_s3/I0</td>
</tr>
<tr>
<td>15.982</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td style=" background: #97FFFF;">seg0/n77_s3/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td style=" font-weight:bold;">seg0/data_disp_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.549</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>seg0/data_disp_2_s0/CLK</td>
</tr>
<tr>
<td>21.514</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>seg0/data_disp_2_s0</td>
</tr>
<tr>
<td>21.453</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>seg0/data_disp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.337, 32.900%; route: 2.359, 58.063%; tC2Q: 0.367, 9.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.046%; route: 0.867, 55.954%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>Sec0/sec_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.987</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td>Sec0/n11_s1/I1</td>
</tr>
<tr>
<td>3.487</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td style=" background: #97FFFF;">Sec0/n11_s1/F</td>
</tr>
<tr>
<td>3.619</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>Sec0/n11_s0/I3</td>
</tr>
<tr>
<td>4.018</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n11_s0/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>12.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>Sec0/sec_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>12.108</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>Sec0/sec_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.899, 39.819%; route: 0.991, 43.913%; tC2Q: 0.367, 16.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>Sec0/sec_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.987</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td>Sec0/n11_s1/I1</td>
</tr>
<tr>
<td>3.487</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td style=" background: #97FFFF;">Sec0/n11_s1/F</td>
</tr>
<tr>
<td>3.619</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>Sec0/n11_s0/I3</td>
</tr>
<tr>
<td>4.018</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n11_s0/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>12.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>Sec0/sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>12.108</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>Sec0/sec_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.899, 39.819%; route: 0.991, 43.913%; tC2Q: 0.367, 16.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>Sec0/sec_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.987</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td>Sec0/n11_s1/I1</td>
</tr>
<tr>
<td>3.487</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td style=" background: #97FFFF;">Sec0/n11_s1/F</td>
</tr>
<tr>
<td>3.619</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>Sec0/n11_s0/I3</td>
</tr>
<tr>
<td>4.018</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n11_s0/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>12.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>Sec0/sec_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>12.108</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>Sec0/sec_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.899, 39.819%; route: 0.991, 43.913%; tC2Q: 0.367, 16.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>Sec0/sec_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.987</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td>Sec0/n11_s1/I1</td>
</tr>
<tr>
<td>3.487</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td style=" background: #97FFFF;">Sec0/n11_s1/F</td>
</tr>
<tr>
<td>3.619</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>Sec0/n11_s0/I3</td>
</tr>
<tr>
<td>4.018</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n11_s0/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>12.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>Sec0/sec_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>12.108</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>Sec0/sec_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.899, 39.819%; route: 0.991, 43.913%; tC2Q: 0.367, 16.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>Sec0/sec_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.987</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td>Sec0/n11_s1/I1</td>
</tr>
<tr>
<td>3.487</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td style=" background: #97FFFF;">Sec0/n11_s1/F</td>
</tr>
<tr>
<td>3.619</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>Sec0/n11_s0/I3</td>
</tr>
<tr>
<td>4.018</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n11_s0/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>12.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>Sec0/sec_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>12.108</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>Sec0/sec_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.899, 39.819%; route: 0.991, 43.913%; tC2Q: 0.367, 16.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>Sec0/sec_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.987</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td>Sec0/n11_s1/I1</td>
</tr>
<tr>
<td>3.487</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td style=" background: #97FFFF;">Sec0/n11_s1/F</td>
</tr>
<tr>
<td>3.619</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>Sec0/n11_s0/I3</td>
</tr>
<tr>
<td>4.018</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n11_s0/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>12.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>Sec0/sec_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>12.108</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>Sec0/sec_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.899, 39.819%; route: 0.991, 43.913%; tC2Q: 0.367, 16.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>Sec0/sec_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.987</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td>Sec0/n11_s1/I1</td>
</tr>
<tr>
<td>3.487</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td style=" background: #97FFFF;">Sec0/n11_s1/F</td>
</tr>
<tr>
<td>3.619</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>Sec0/n11_s0/I3</td>
</tr>
<tr>
<td>4.018</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n11_s0/F</td>
</tr>
<tr>
<td>4.668</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>12.457</td>
<td>2.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>Sec0/sec_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>12.099</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>Sec0/sec_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.899, 40.817%; route: 0.936, 42.507%; tC2Q: 0.367, 16.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.457, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>Sec0/sec_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.987</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td>Sec0/n11_s1/I1</td>
</tr>
<tr>
<td>3.487</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][B]</td>
<td style=" background: #97FFFF;">Sec0/n11_s1/F</td>
</tr>
<tr>
<td>3.619</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>Sec0/n11_s0/I3</td>
</tr>
<tr>
<td>4.018</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n11_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td style=" font-weight:bold;">Sec0/sec_flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>12.457</td>
<td>2.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/CLK</td>
</tr>
<tr>
<td>12.396</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.899, 36.626%; route: 1.188, 48.411%; tC2Q: 0.367, 14.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.457, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/min_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mins0/min_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.907</td>
<td>1.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>Mins0/min_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.275</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C36[1][B]</td>
<td style=" font-weight:bold;">Mins0/min_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.428</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[3][A]</td>
<td>Mins0/n12_s1/I1</td>
</tr>
<tr>
<td>2.929</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C36[3][A]</td>
<td style=" background: #97FFFF;">Mins0/n12_s1/F</td>
</tr>
<tr>
<td>3.061</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>Mins0/n12_s0/I3</td>
</tr>
<tr>
<td>3.556</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">Mins0/n12_s0/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td style=" font-weight:bold;">Mins0/min_cnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>11.898</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>Mins0/min_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>11.541</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>Mins0/min_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.907, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 46.525%; route: 0.778, 36.323%; tC2Q: 0.367, 17.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.898, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>Sec0/sec_4_s0/CLK</td>
</tr>
<tr>
<td>2.286</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_4_s0/Q</td>
</tr>
<tr>
<td>2.442</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>Sec0/n44_s3/I1</td>
</tr>
<tr>
<td>2.942</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n44_s3/F</td>
</tr>
<tr>
<td>3.074</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>Sec0/n44_s2/I3</td>
</tr>
<tr>
<td>3.570</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">Sec0/n44_s2/F</td>
</tr>
<tr>
<td>3.887</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">Sec0/sec_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>Sec0/sec_0_s0/CLK</td>
</tr>
<tr>
<td>11.552</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>Sec0/sec_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 50.610%; route: 0.605, 30.732%; tC2Q: 0.367, 18.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/mins_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mins0/mins_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>2.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>Mins0/mins_4_s0/CLK</td>
</tr>
<tr>
<td>2.634</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">Mins0/mins_4_s0/Q</td>
</tr>
<tr>
<td>2.790</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>Mins0/n42_s3/I1</td>
</tr>
<tr>
<td>3.290</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">Mins0/n42_s3/F</td>
</tr>
<tr>
<td>3.422</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>Mins0/n42_s2/I3</td>
</tr>
<tr>
<td>3.918</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">Mins0/n42_s2/F</td>
</tr>
<tr>
<td>4.235</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">Mins0/mins_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>12.258</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>Mins0/mins_0_s0/CLK</td>
</tr>
<tr>
<td>11.900</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>Mins0/mins_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 50.610%; route: 0.605, 30.732%; tC2Q: 0.367, 18.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.258, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/mins_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mins0/mins_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>2.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>Mins0/mins_4_s0/CLK</td>
</tr>
<tr>
<td>2.634</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">Mins0/mins_4_s0/Q</td>
</tr>
<tr>
<td>2.790</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>Mins0/n42_s3/I1</td>
</tr>
<tr>
<td>3.290</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">Mins0/n42_s3/F</td>
</tr>
<tr>
<td>3.422</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>Mins0/n42_s2/I3</td>
</tr>
<tr>
<td>3.918</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">Mins0/n42_s2/F</td>
</tr>
<tr>
<td>4.057</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">Mins0/mins_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>12.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>Mins0/mins_1_s0/CLK</td>
</tr>
<tr>
<td>11.909</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>Mins0/mins_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 55.630%; route: 0.427, 23.861%; tC2Q: 0.367, 20.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/mins_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mins0/mins_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>2.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>Mins0/mins_4_s0/CLK</td>
</tr>
<tr>
<td>2.634</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">Mins0/mins_4_s0/Q</td>
</tr>
<tr>
<td>2.790</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>Mins0/n42_s3/I1</td>
</tr>
<tr>
<td>3.290</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">Mins0/n42_s3/F</td>
</tr>
<tr>
<td>3.422</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>Mins0/n42_s2/I3</td>
</tr>
<tr>
<td>3.918</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">Mins0/n42_s2/F</td>
</tr>
<tr>
<td>4.057</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" font-weight:bold;">Mins0/mins_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>12.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>Mins0/mins_2_s0/CLK</td>
</tr>
<tr>
<td>11.909</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>Mins0/mins_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 55.630%; route: 0.427, 23.861%; tC2Q: 0.367, 20.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/mins_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mins0/mins_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>2.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>Mins0/mins_4_s0/CLK</td>
</tr>
<tr>
<td>2.634</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">Mins0/mins_4_s0/Q</td>
</tr>
<tr>
<td>2.790</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>Mins0/n42_s3/I1</td>
</tr>
<tr>
<td>3.290</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">Mins0/n42_s3/F</td>
</tr>
<tr>
<td>3.422</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>Mins0/n42_s2/I3</td>
</tr>
<tr>
<td>3.918</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">Mins0/n42_s2/F</td>
</tr>
<tr>
<td>4.057</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">Mins0/mins_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>12.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>Mins0/mins_3_s0/CLK</td>
</tr>
<tr>
<td>11.909</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>Mins0/mins_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 55.630%; route: 0.427, 23.861%; tC2Q: 0.367, 20.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/mins_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mins0/mins_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>2.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>Mins0/mins_4_s0/CLK</td>
</tr>
<tr>
<td>2.634</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">Mins0/mins_4_s0/Q</td>
</tr>
<tr>
<td>2.790</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>Mins0/n42_s3/I1</td>
</tr>
<tr>
<td>3.290</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">Mins0/n42_s3/F</td>
</tr>
<tr>
<td>3.422</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>Mins0/n42_s2/I3</td>
</tr>
<tr>
<td>3.918</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">Mins0/n42_s2/F</td>
</tr>
<tr>
<td>4.057</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">Mins0/mins_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>12.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>Mins0/mins_4_s0/CLK</td>
</tr>
<tr>
<td>11.909</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>Mins0/mins_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 55.630%; route: 0.427, 23.861%; tC2Q: 0.367, 20.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/mins_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mins0/mins_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>2.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>Mins0/mins_4_s0/CLK</td>
</tr>
<tr>
<td>2.634</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">Mins0/mins_4_s0/Q</td>
</tr>
<tr>
<td>2.790</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>Mins0/n42_s3/I1</td>
</tr>
<tr>
<td>3.290</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">Mins0/n42_s3/F</td>
</tr>
<tr>
<td>3.422</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>Mins0/n42_s2/I3</td>
</tr>
<tr>
<td>3.918</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">Mins0/n42_s2/F</td>
</tr>
<tr>
<td>4.057</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" font-weight:bold;">Mins0/mins_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>12.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>Mins0/mins_5_s0/CLK</td>
</tr>
<tr>
<td>11.909</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>Mins0/mins_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 55.630%; route: 0.427, 23.861%; tC2Q: 0.367, 20.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>Sec0/sec_4_s0/CLK</td>
</tr>
<tr>
<td>2.286</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_4_s0/Q</td>
</tr>
<tr>
<td>2.442</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>Sec0/n44_s3/I1</td>
</tr>
<tr>
<td>2.942</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n44_s3/F</td>
</tr>
<tr>
<td>3.074</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>Sec0/n44_s2/I3</td>
</tr>
<tr>
<td>3.570</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">Sec0/n44_s2/F</td>
</tr>
<tr>
<td>3.709</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">Sec0/sec_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>11.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>Sec0/sec_1_s0/CLK</td>
</tr>
<tr>
<td>11.561</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>Sec0/sec_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 55.630%; route: 0.427, 23.861%; tC2Q: 0.367, 20.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>Sec0/sec_4_s0/CLK</td>
</tr>
<tr>
<td>2.286</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_4_s0/Q</td>
</tr>
<tr>
<td>2.442</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>Sec0/n44_s3/I1</td>
</tr>
<tr>
<td>2.942</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n44_s3/F</td>
</tr>
<tr>
<td>3.074</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>Sec0/n44_s2/I3</td>
</tr>
<tr>
<td>3.570</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">Sec0/n44_s2/F</td>
</tr>
<tr>
<td>3.709</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">Sec0/sec_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>11.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>Sec0/sec_2_s0/CLK</td>
</tr>
<tr>
<td>11.561</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>Sec0/sec_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 55.630%; route: 0.427, 23.861%; tC2Q: 0.367, 20.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>Sec0/sec_4_s0/CLK</td>
</tr>
<tr>
<td>2.286</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_4_s0/Q</td>
</tr>
<tr>
<td>2.442</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>Sec0/n44_s3/I1</td>
</tr>
<tr>
<td>2.942</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n44_s3/F</td>
</tr>
<tr>
<td>3.074</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>Sec0/n44_s2/I3</td>
</tr>
<tr>
<td>3.570</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">Sec0/n44_s2/F</td>
</tr>
<tr>
<td>3.709</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">Sec0/sec_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>11.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>Sec0/sec_3_s0/CLK</td>
</tr>
<tr>
<td>11.561</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>Sec0/sec_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 55.630%; route: 0.427, 23.861%; tC2Q: 0.367, 20.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>Sec0/sec_4_s0/CLK</td>
</tr>
<tr>
<td>2.286</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_4_s0/Q</td>
</tr>
<tr>
<td>2.442</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>Sec0/n44_s3/I1</td>
</tr>
<tr>
<td>2.942</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n44_s3/F</td>
</tr>
<tr>
<td>3.074</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>Sec0/n44_s2/I3</td>
</tr>
<tr>
<td>3.570</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">Sec0/n44_s2/F</td>
</tr>
<tr>
<td>3.709</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>11.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>Sec0/sec_4_s0/CLK</td>
</tr>
<tr>
<td>11.561</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>Sec0/sec_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 55.630%; route: 0.427, 23.861%; tC2Q: 0.367, 20.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>Sec0/sec_4_s0/CLK</td>
</tr>
<tr>
<td>2.286</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">Sec0/sec_4_s0/Q</td>
</tr>
<tr>
<td>2.442</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>Sec0/n44_s3/I1</td>
</tr>
<tr>
<td>2.942</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">Sec0/n44_s3/F</td>
</tr>
<tr>
<td>3.074</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>Sec0/n44_s2/I3</td>
</tr>
<tr>
<td>3.570</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">Sec0/n44_s2/F</td>
</tr>
<tr>
<td>3.709</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">Sec0/sec_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>11.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>Sec0/sec_5_s0/CLK</td>
</tr>
<tr>
<td>11.561</td>
<td>-0.358</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>Sec0/sec_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 55.630%; route: 0.427, 23.861%; tC2Q: 0.367, 20.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/min_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mins0/min_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.013</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>Mins0/min_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.182</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C37[0][A]</td>
<td style=" font-weight:bold;">Mins0/min_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>Mins0/n19_s2/I0</td>
</tr>
<tr>
<td>1.373</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td style=" background: #97FFFF;">Mins0/n19_s2/F</td>
</tr>
<tr>
<td>1.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td style=" font-weight:bold;">Mins0/min_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.013</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>Mins0/min_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>Mins0/min_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 51.000%; route: 0.007, 2.000%; tC2Q: 0.169, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>1.231</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>Sec0/sec_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>Sec0/n19_s2/I0</td>
</tr>
<tr>
<td>1.591</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" background: #97FFFF;">Sec0/n19_s2/F</td>
</tr>
<tr>
<td>1.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>1.231</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>Sec0/sec_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.232</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>Sec0/sec_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 51.000%; route: 0.007, 2.000%; tC2Q: 0.169, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>seg0/cnt_1ms_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/cnt_1ms_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>seg0/cnt_1ms_0_s0/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C40[0][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_0_s0/Q</td>
</tr>
<tr>
<td>1.234</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>seg0/n36_s2/I0</td>
</tr>
<tr>
<td>1.418</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">seg0/n36_s2/F</td>
</tr>
<tr>
<td>1.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>seg0/cnt_1ms_0_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>seg0/cnt_1ms_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.847%; route: 0.383, 36.153%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 51.000%; route: 0.007, 2.000%; tC2Q: 0.169, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.847%; route: 0.383, 36.153%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>seg0/cnt_sel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/cnt_sel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>seg0/cnt_sel_1_s0/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R18C40[0][A]</td>
<td style=" font-weight:bold;">seg0/cnt_sel_1_s0/Q</td>
</tr>
<tr>
<td>1.212</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>seg0/n18_s3/I0</td>
</tr>
<tr>
<td>1.395</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">seg0/n18_s3/F</td>
</tr>
<tr>
<td>1.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" font-weight:bold;">seg0/cnt_sel_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>seg0/cnt_sel_1_s0/CLK</td>
</tr>
<tr>
<td>1.033</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>seg0/cnt_sel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.481%; route: 0.356, 34.519%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.011, 2.970%; tC2Q: 0.169, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.481%; route: 0.356, 34.519%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>seg0/cnt_sel_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/data_disp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>seg0/cnt_sel_0_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R20C40[1][A]</td>
<td style=" font-weight:bold;">seg0/cnt_sel_0_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>seg0/n79_s3/I2</td>
</tr>
<tr>
<td>1.550</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">seg0/n79_s3/F</td>
</tr>
<tr>
<td>1.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">seg0/data_disp_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>seg0/data_disp_0_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>seg0/data_disp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.847%; route: 0.383, 36.153%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 37.317%; route: 0.136, 27.561%; tC2Q: 0.173, 35.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.847%; route: 0.383, 36.153%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>seg0/cnt_1ms_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/cnt_1ms_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>seg0/cnt_1ms_7_s0/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_7_s0/Q</td>
</tr>
<tr>
<td>1.227</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>seg0/n29_s/I1</td>
</tr>
<tr>
<td>1.539</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">seg0/n29_s/SUM</td>
</tr>
<tr>
<td>1.539</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>seg0/cnt_1ms_7_s0/CLK</td>
</tr>
<tr>
<td>1.028</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>seg0/cnt_1ms_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.266%; route: 0.376, 35.734%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.266%; route: 0.376, 35.734%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>seg0/cnt_1ms_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/cnt_1ms_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>seg0/cnt_1ms_9_s0/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_9_s0/Q</td>
</tr>
<tr>
<td>1.227</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>seg0/n27_s/I1</td>
</tr>
<tr>
<td>1.539</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">seg0/n27_s/SUM</td>
</tr>
<tr>
<td>1.539</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>seg0/cnt_1ms_9_s0/CLK</td>
</tr>
<tr>
<td>1.028</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>seg0/cnt_1ms_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.266%; route: 0.376, 35.734%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.266%; route: 0.376, 35.734%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10ms0/cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10ms0/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.025</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>cnt_10ms0/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C35[0][A]</td>
<td style=" font-weight:bold;">cnt_10ms0/cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.202</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][A]</td>
<td>cnt_10ms0/n31_s/I1</td>
</tr>
<tr>
<td>1.514</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">cnt_10ms0/n31_s/SUM</td>
</tr>
<tr>
<td>1.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" font-weight:bold;">cnt_10ms0/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.025</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>cnt_10ms0/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.003</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>cnt_10ms0/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.883%; route: 0.350, 34.117%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.883%; route: 0.350, 34.117%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10ms0/cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10ms0/cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.025</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>cnt_10ms0/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">cnt_10ms0/cnt_9_s0/Q</td>
</tr>
<tr>
<td>1.202</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>cnt_10ms0/n29_s/I1</td>
</tr>
<tr>
<td>1.514</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">cnt_10ms0/n29_s/SUM</td>
</tr>
<tr>
<td>1.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">cnt_10ms0/cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.025</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>cnt_10ms0/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.003</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>cnt_10ms0/cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.883%; route: 0.350, 34.117%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.883%; route: 0.350, 34.117%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>seg0/cnt_1ms_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/cnt_1ms_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>seg0/cnt_1ms_15_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_15_s0/Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>seg0/n21_s/I1</td>
</tr>
<tr>
<td>1.544</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">seg0/n21_s/SUM</td>
</tr>
<tr>
<td>1.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>seg0/cnt_1ms_15_s0/CLK</td>
</tr>
<tr>
<td>1.033</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>seg0/cnt_1ms_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.974%; route: 0.380, 36.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.974%; route: 0.380, 36.026%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>seg0/cnt_1ms_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/cnt_1ms_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>seg0/cnt_1ms_3_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_3_s0/Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>seg0/n33_s/I1</td>
</tr>
<tr>
<td>1.544</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">seg0/n33_s/SUM</td>
</tr>
<tr>
<td>1.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>seg0/cnt_1ms_3_s0/CLK</td>
</tr>
<tr>
<td>1.033</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>seg0/cnt_1ms_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.974%; route: 0.380, 36.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.974%; route: 0.380, 36.026%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>seg0/cnt_1ms_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/cnt_1ms_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>seg0/cnt_1ms_13_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_13_s0/Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C40[0][A]</td>
<td>seg0/n23_s/I1</td>
</tr>
<tr>
<td>1.544</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" background: #97FFFF;">seg0/n23_s/SUM</td>
</tr>
<tr>
<td>1.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>seg0/cnt_1ms_13_s0/CLK</td>
</tr>
<tr>
<td>1.033</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>seg0/cnt_1ms_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.974%; route: 0.380, 36.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.974%; route: 0.380, 36.026%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>Sec0/sec_3_s0/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">Sec0/sec_3_s0/Q</td>
</tr>
<tr>
<td>1.201</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td>Sec0/n48_s/I1</td>
</tr>
<tr>
<td>1.513</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">Sec0/n48_s/SUM</td>
</tr>
<tr>
<td>1.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">Sec0/sec_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>Sec0/sec_3_s0/CLK</td>
</tr>
<tr>
<td>1.002</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>Sec0/sec_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.025, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>Sec0/sec_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.412</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C35[1][A]</td>
<td>Sec0/n16_s/I1</td>
</tr>
<tr>
<td>1.724</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" background: #97FFFF;">Sec0/n16_s/SUM</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>Sec0/sec_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>Sec0/sec_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10ms0/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10ms0/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.030</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>cnt_10ms0/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td style=" font-weight:bold;">cnt_10ms0/cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>cnt_10ms0/n35_s/I1</td>
</tr>
<tr>
<td>1.519</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">cnt_10ms0/n35_s/SUM</td>
</tr>
<tr>
<td>1.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" font-weight:bold;">cnt_10ms0/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.030</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>cnt_10ms0/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.007</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>cnt_10ms0/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.576%; route: 0.355, 34.424%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.576%; route: 0.355, 34.424%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10ms0/cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10ms0/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.030</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>cnt_10ms0/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C36[0][A]</td>
<td style=" font-weight:bold;">cnt_10ms0/cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[0][A]</td>
<td>cnt_10ms0/n25_s/I1</td>
</tr>
<tr>
<td>1.519</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">cnt_10ms0/n25_s/SUM</td>
</tr>
<tr>
<td>1.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" font-weight:bold;">cnt_10ms0/cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.030</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>cnt_10ms0/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.007</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>cnt_10ms0/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.576%; route: 0.355, 34.424%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.576%; route: 0.355, 34.424%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10ms0/cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10ms0/cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.030</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cnt_10ms0/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td style=" font-weight:bold;">cnt_10ms0/cnt_15_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>cnt_10ms0/n23_s/I1</td>
</tr>
<tr>
<td>1.519</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cnt_10ms0/n23_s/SUM</td>
</tr>
<tr>
<td>1.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" font-weight:bold;">cnt_10ms0/cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.030</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cnt_10ms0/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.007</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>cnt_10ms0/cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.576%; route: 0.355, 34.424%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.576%; route: 0.355, 34.424%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/min_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mins0/min_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>Mins0/min_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">Mins0/min_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C36[1][A]</td>
<td>Mins0/n16_s/I1</td>
</tr>
<tr>
<td>1.506</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" background: #97FFFF;">Mins0/n16_s/SUM</td>
</tr>
<tr>
<td>1.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">Mins0/min_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>Mins0/min_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.995</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>Mins0/min_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.882%; route: 0.007, 1.474%; tC2Q: 0.169, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/mins_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mins0/mins_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>1.266</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>Mins0/mins_3_s0/CLK</td>
</tr>
<tr>
<td>1.435</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">Mins0/mins_3_s0/Q</td>
</tr>
<tr>
<td>1.446</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C35[1][A]</td>
<td>Mins0/n46_s/I1</td>
</tr>
<tr>
<td>1.758</td>
<td>0.312</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" background: #97FFFF;">Mins0/n46_s/SUM</td>
</tr>
<tr>
<td>1.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">Mins0/mins_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>1.266</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>Mins0/mins_3_s0/CLK</td>
</tr>
<tr>
<td>1.243</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>Mins0/mins_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.312, 63.415%; route: 0.011, 2.195%; tC2Q: 0.169, 34.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.020</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>Sec0/sec_0_s0/CLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">Sec0/sec_0_s0/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>Sec0/n51_s2/I0</td>
</tr>
<tr>
<td>1.559</td>
<td>0.247</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">Sec0/n51_s2/F</td>
</tr>
<tr>
<td>1.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">Sec0/sec_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.020</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>Sec0/sec_0_s0/CLK</td>
</tr>
<tr>
<td>1.021</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>Sec0/sec_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.247, 45.880%; route: 0.119, 22.049%; tC2Q: 0.173, 32.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/mins_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mins0/mins_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Mins0/min_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>1.261</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>Mins0/mins_0_s0/CLK</td>
</tr>
<tr>
<td>1.434</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">Mins0/mins_0_s0/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>Mins0/n49_s2/I0</td>
</tr>
<tr>
<td>1.801</td>
<td>0.247</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" background: #97FFFF;">Mins0/n49_s2/F</td>
</tr>
<tr>
<td>1.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">Mins0/mins_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mins0/min_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R21C37[1][A]</td>
<td>Mins0/min_flag_s0/Q</td>
</tr>
<tr>
<td>1.261</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>Mins0/mins_0_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>Mins0/mins_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.247, 45.778%; route: 0.120, 22.222%; tC2Q: 0.173, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>seg0/cnt_1ms_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seg0/cnt_1ms_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>seg0/cnt_1ms_1_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_1_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.083</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C38[0][A]</td>
<td>seg0/n35_s/I0</td>
</tr>
<tr>
<td>1.606</td>
<td>0.298</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">seg0/n35_s/SUM</td>
</tr>
<tr>
<td>1.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" font-weight:bold;">seg0/cnt_1ms_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>seg0/cnt_1ms_1_s0/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>seg0/cnt_1ms_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.974%; route: 0.380, 36.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.298, 54.148%; route: 0.083, 15.066%; tC2Q: 0.169, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.974%; route: 0.380, 36.026%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mins0/min_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mins0/min_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sec_flag_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>Mins0/min_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">Mins0/min_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.270</td>
<td>0.083</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C36[0][A]</td>
<td>Mins0/n18_s/I0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.298</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">Mins0/n18_s/SUM</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">Mins0/min_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sec_flag_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R18C36[1][A]</td>
<td>Sec0/sec_flag_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>Mins0/min_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>Mins0/min_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.298, 54.148%; route: 0.083, 15.066%; tC2Q: 0.169, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>Sec0/sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Sec0/sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cn_10ms:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>Sec0/sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.488</td>
<td>0.083</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C35[0][A]</td>
<td>Sec0/n18_s/I0</td>
</tr>
<tr>
<td>1.785</td>
<td>0.298</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" background: #97FFFF;">Sec0/n18_s/SUM</td>
</tr>
<tr>
<td>1.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">Sec0/sec_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C35[1][A]</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>Sec0/sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.237</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>Sec0/sec_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.298, 54.148%; route: 0.083, 15.066%; tC2Q: 0.169, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10ms0/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10ms0/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.030</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cnt_10ms0/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">cnt_10ms0/cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.282</td>
<td>0.083</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][A]</td>
<td>cnt_10ms0/n37_s/I0</td>
</tr>
<tr>
<td>1.580</td>
<td>0.298</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">cnt_10ms0/n37_s/SUM</td>
</tr>
<tr>
<td>1.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">cnt_10ms0/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.030</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cnt_10ms0/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.031</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cnt_10ms0/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.576%; route: 0.355, 34.424%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.298, 54.148%; route: 0.083, 15.066%; tC2Q: 0.169, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.576%; route: 0.355, 34.424%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.645</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cn_10ms</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Sec0/sec_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>7.351</td>
<td>2.351</td>
<td>tNET</td>
<td>FF</td>
<td>Sec0/sec_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>11.236</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>Sec0/sec_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.645</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cn_10ms</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Sec0/sec_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>7.351</td>
<td>2.351</td>
<td>tNET</td>
<td>FF</td>
<td>Sec0/sec_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>11.236</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>Sec0/sec_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.645</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cn_10ms</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Sec0/sec_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>7.351</td>
<td>2.351</td>
<td>tNET</td>
<td>FF</td>
<td>Sec0/sec_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>11.236</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>Sec0/sec_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.645</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cn_10ms</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Sec0/sec_cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>7.351</td>
<td>2.351</td>
<td>tNET</td>
<td>FF</td>
<td>Sec0/sec_cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>11.236</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>Sec0/sec_cnt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.645</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cn_10ms</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Sec0/sec_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>7.351</td>
<td>2.351</td>
<td>tNET</td>
<td>FF</td>
<td>Sec0/sec_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>11.236</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>Sec0/sec_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.645</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cn_10ms</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Sec0/sec_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>7.351</td>
<td>2.351</td>
<td>tNET</td>
<td>FF</td>
<td>Sec0/sec_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>11.236</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>Sec0/sec_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.649</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cn_10ms</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Sec0/sec_flag_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>7.342</td>
<td>2.342</td>
<td>tNET</td>
<td>FF</td>
<td>Sec0/sec_flag_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>11.231</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>Sec0/sec_flag_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.649</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cn_10ms</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Sec0/sec_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>7.342</td>
<td>2.342</td>
<td>tNET</td>
<td>FF</td>
<td>Sec0/sec_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>11.231</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>Sec0/sec_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.951</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cn_10ms</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Sec0/sec_cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>Sec0/sec_cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>6.417</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>Sec0/sec_cnt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.951</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cn_10ms</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Sec0/sec_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>Sec0/sec_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cn_10ms</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_10ms0/cnt_out_s0/Q</td>
</tr>
<tr>
<td>6.417</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>Sec0/sec_cnt_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>53</td>
<td>clk_d</td>
<td>15.132</td>
<td>0.878</td>
</tr>
<tr>
<td>20</td>
<td>n18_4</td>
<td>16.663</td>
<td>0.733</td>
</tr>
<tr>
<td>18</td>
<td>n16_3</td>
<td>16.995</td>
<td>0.870</td>
</tr>
<tr>
<td>13</td>
<td>sec_flag_Z</td>
<td>5.180</td>
<td>1.919</td>
</tr>
<tr>
<td>12</td>
<td>cnt_sel[0]</td>
<td>15.754</td>
<td>3.523</td>
</tr>
<tr>
<td>9</td>
<td>sec_Z[5]</td>
<td>5.321</td>
<td>1.314</td>
</tr>
<tr>
<td>9</td>
<td>sec_Z[4]</td>
<td>5.180</td>
<td>1.465</td>
</tr>
<tr>
<td>9</td>
<td>min[4]</td>
<td>5.048</td>
<td>0.942</td>
</tr>
<tr>
<td>9</td>
<td>min[5]</td>
<td>5.228</td>
<td>0.815</td>
</tr>
<tr>
<td>8</td>
<td>min[2]</td>
<td>5.681</td>
<td>0.710</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C39</td>
<td>27.78%</td>
</tr>
<tr>
<td>R18C38</td>
<td>26.39%</td>
</tr>
<tr>
<td>R21C38</td>
<td>26.39%</td>
</tr>
<tr>
<td>R17C35</td>
<td>25.00%</td>
</tr>
<tr>
<td>R20C39</td>
<td>23.61%</td>
</tr>
<tr>
<td>R21C35</td>
<td>23.61%</td>
</tr>
<tr>
<td>R20C35</td>
<td>23.61%</td>
</tr>
<tr>
<td>R21C36</td>
<td>22.22%</td>
</tr>
<tr>
<td>R20C38</td>
<td>22.22%</td>
</tr>
<tr>
<td>R17C36</td>
<td>19.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_50m -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
