- 👋 Hii, I'm Divyasri
- 👀 I’m interested in very large scal integration(VLSI)-Physical design/RTL Designing/system on chip.
- 🌱 I’m currently learning verilog,system verilog,UVM
- 💞️ I’m looking to collaborate on projects which are intrested to do on VLSI designing.
- 📫 How to reach me - Linkedin:Divyasri pudi
- 😄 Pronouns: ...
- ⚡ Fun fact: ...

<!---
divyasripudi/divyasripudi is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
