{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757302021901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757302021901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 07 21:27:01 2025 " "Processing started: Sun Sep 07 21:27:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757302021901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1757302021901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arithmetic_Logic_Unit -c Arithmetic_Logic_Unit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arithmetic_Logic_Unit -c Arithmetic_Logic_Unit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1757302021901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1757302022240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1757302022240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binto7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file binto7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinTo7Seg " "Found entity 1: BinTo7Seg" {  } { { "BinTo7Seg.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/BinTo7Seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757302028405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757302028405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1757302028406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757302028407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757302028407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_adder " "Found entity 1: nbit_adder" {  } { { "nbit_adder.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/nbit_adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757302028408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757302028408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_subtractor " "Found entity 1: nbit_subtractor" {  } { { "nbit_substractor.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/nbit_substractor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757302028409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757302028409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bit_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file 1bit_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_subtractor " "Found entity 1: bit_subtractor" {  } { { "1bit_subtractor.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/1bit_subtractor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757302028410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757302028410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU_tb.sv(4) " "Verilog HDL Declaration information at ALU_tb.sv(4): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU_tb.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU_tb.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1757302028411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757302028411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757302028411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/full_adder_1bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757302028412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757302028412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bit_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file 1bit_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_multiplier " "Found entity 1: bit_multiplier" {  } { { "1bit_multiplier.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/1bit_multiplier.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757302028413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757302028413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_multiplier " "Found entity 1: nbit_multiplier" {  } { { "nbit_multiplier.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/nbit_multiplier.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757302028415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757302028415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_ALU " "Found entity 1: Top_ALU" {  } { { "Top_ALU.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/Top_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757302028416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757302028416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_sum ALU.sv(21) " "Verilog HDL Implicit Net warning at ALU.sv(21): created implicit net for \"carry_sum\"" {  } { { "ALU.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1757302028416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_ALU " "Elaborating entity \"Top_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1757302028448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:FPGA_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:FPGA_ALU\"" {  } { { "Top_ALU.sv" "FPGA_ALU" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/Top_ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757302028450 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(116) " "Verilog HDL assignment warning at ALU.sv(116): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1757302028453 "|Top_ALU|ALU:FPGA_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_adder ALU:FPGA_ALU\|nbit_adder:SUM_INST " "Elaborating entity \"nbit_adder\" for hierarchy \"ALU:FPGA_ALU\|nbit_adder:SUM_INST\"" {  } { { "ALU.sv" "SUM_INST" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757302028464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit ALU:FPGA_ALU\|nbit_adder:SUM_INST\|full_adder_1bit:adder_loop\[0\].FA_inst " "Elaborating entity \"full_adder_1bit\" for hierarchy \"ALU:FPGA_ALU\|nbit_adder:SUM_INST\|full_adder_1bit:adder_loop\[0\].FA_inst\"" {  } { { "nbit_adder.sv" "adder_loop\[0\].FA_inst" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/nbit_adder.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757302028465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_subtractor ALU:FPGA_ALU\|nbit_subtractor:u_nbit_sub " "Elaborating entity \"nbit_subtractor\" for hierarchy \"ALU:FPGA_ALU\|nbit_subtractor:u_nbit_sub\"" {  } { { "ALU.sv" "u_nbit_sub" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757302028466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_subtractor ALU:FPGA_ALU\|nbit_subtractor:u_nbit_sub\|bit_subtractor:SUB_BITS\[0\].u_bit_sub " "Elaborating entity \"bit_subtractor\" for hierarchy \"ALU:FPGA_ALU\|nbit_subtractor:u_nbit_sub\|bit_subtractor:SUB_BITS\[0\].u_bit_sub\"" {  } { { "nbit_substractor.sv" "SUB_BITS\[0\].u_bit_sub" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/nbit_substractor.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757302028467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_multiplier ALU:FPGA_ALU\|nbit_multiplier:MULT_INST " "Elaborating entity \"nbit_multiplier\" for hierarchy \"ALU:FPGA_ALU\|nbit_multiplier:MULT_INST\"" {  } { { "ALU.sv" "MULT_INST" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757302028469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_multiplier ALU:FPGA_ALU\|nbit_multiplier:MULT_INST\|bit_multiplier:ROWS\[0\].COLS\[0\].u_bit_mul " "Elaborating entity \"bit_multiplier\" for hierarchy \"ALU:FPGA_ALU\|nbit_multiplier:MULT_INST\|bit_multiplier:ROWS\[0\].COLS\[0\].u_bit_mul\"" {  } { { "nbit_multiplier.sv" "ROWS\[0\].COLS\[0\].u_bit_mul" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/nbit_multiplier.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757302028470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinTo7Seg ALU:FPGA_ALU\|BinTo7Seg:display_unidades " "Elaborating entity \"BinTo7Seg\" for hierarchy \"ALU:FPGA_ALU\|BinTo7Seg:display_unidades\"" {  } { { "ALU.sv" "display_unidades" { Text "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757302028474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/output_files/Arithmetic_Logic_Unit.map.smsg " "Generated suppressed messages file C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/output_files/Arithmetic_Logic_Unit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1757302028555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757302028583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 07 21:27:08 2025 " "Processing ended: Sun Sep 07 21:27:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757302028583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757302028583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757302028583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1757302028583 ""}
