{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476391814227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476391814236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 15:50:13 2016 " "Processing started: Thu Oct 13 15:50:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476391814236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476391814236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476391814236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1476391815600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "I:/LAB_6/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "I:/LAB_6/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "I:/LAB_6/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827286 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "I:/LAB_6/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file two_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 two_mux " "Found entity 1: two_mux" {  } { { "two_mux.sv" "" { Text "I:/LAB_6/two_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "I:/LAB_6/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ben BEN slc3.sv(35) " "Verilog HDL Declaration information at slc3.sv(35): object \"ben\" differs only in case from object \"BEN\" in the same scope" {  } { { "slc3.sv" "" { Text "I:/LAB_6/slc3.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476391827335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "I:/LAB_6/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "I:/LAB_6/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffermux.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffermux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffers " "Found entity 1: buffers" {  } { { "buffermux.sv" "" { Text "I:/LAB_6/buffermux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bitreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 16bitreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "16bitreg.sv" "" { Text "I:/LAB_6/16bitreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_1 " "Found entity 1: register_1" {  } { { "register_1.sv" "" { Text "I:/LAB_6/register_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.sv" "" { Text "I:/LAB_6/Reg_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Found entity 1: mux_8" {  } { { "mux_8.sv" "" { Text "I:/LAB_6/mux_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic2.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic2 " "Found entity 1: logic2" {  } { { "logic2.sv" "" { Text "I:/LAB_6/logic2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic1.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic1 " "Found entity 1: logic1" {  } { { "logic1.sv" "" { Text "I:/LAB_6/logic1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "I:/LAB_6/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MARMUX marmux datapath.sv(9) " "Verilog HDL Declaration information at datapath.sv(9): object \"MARMUX\" differs only in case from object \"marmux\" in the same scope" {  } { { "datapath.sv" "" { Text "I:/LAB_6/datapath.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476391827434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar datapath.sv(15) " "Verilog HDL Declaration information at datapath.sv(15): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "datapath.sv" "" { Text "I:/LAB_6/datapath.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476391827435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr datapath.sv(16) " "Verilog HDL Declaration information at datapath.sv(16): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "datapath.sv" "" { Text "I:/LAB_6/datapath.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476391827435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir datapath.sv(17) " "Verilog HDL Declaration information at datapath.sv(17): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "datapath.sv" "" { Text "I:/LAB_6/datapath.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476391827435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcMUX datapath.sv(6) " "Verilog HDL Declaration information at datapath.sv(6): object \"PCMUX\" differs only in case from object \"pcMUX\" in the same scope" {  } { { "datapath.sv" "" { Text "I:/LAB_6/datapath.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476391827435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR2 sr2 datapath.sv(12) " "Verilog HDL Declaration information at datapath.sv(12): object \"SR2\" differs only in case from object \"sr2\" in the same scope" {  } { { "datapath.sv" "" { Text "I:/LAB_6/datapath.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476391827435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUK aluk datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"ALUK\" differs only in case from object \"aluk\" in the same scope" {  } { { "datapath.sv" "" { Text "I:/LAB_6/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476391827441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "I:/LAB_6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluk.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUK " "Found entity 1: ALUK" {  } { { "ALUK.sv" "" { Text "I:/LAB_6/ALUK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to1mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file 4to1mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four_mux " "Found entity 1: four_mux" {  } { { "4to1mux.sv" "" { Text "I:/LAB_6/4to1mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "mux_3.sv" "" { Text "I:/LAB_6/mux_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476391827469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476391827469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476391827667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_drivers\[0\]\"" {  } { { "slc3.sv" "hex_drivers\[0\]" { Text "I:/LAB_6/slc3.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "I:/LAB_6/slc3.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 datapath:d0\|reg16:pc " "Elaborating entity \"reg16\" for hierarchy \"datapath:d0\|reg16:pc\"" {  } { { "datapath.sv" "pc" { Text "I:/LAB_6/datapath.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_mux datapath:d0\|four_mux:pcMUX " "Elaborating entity \"four_mux\" for hierarchy \"datapath:d0\|four_mux:pcMUX\"" {  } { { "datapath.sv" "pcMUX" { Text "I:/LAB_6/datapath.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffers datapath:d0\|buffers:tri_state " "Elaborating entity \"buffers\" for hierarchy \"datapath:d0\|buffers:tri_state\"" {  } { { "datapath.sv" "tri_state" { Text "I:/LAB_6/datapath.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_mux datapath:d0\|two_mux:MIO " "Elaborating entity \"two_mux\" for hierarchy \"datapath:d0\|two_mux:MIO\"" {  } { { "datapath.sv" "MIO" { Text "I:/LAB_6/datapath.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic1 datapath:d0\|logic1:l1 " "Elaborating entity \"logic1\" for hierarchy \"datapath:d0\|logic1:l1\"" {  } { { "datapath.sv" "l1" { Text "I:/LAB_6/datapath.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1 datapath:d0\|register_1:N " "Elaborating entity \"register_1\" for hierarchy \"datapath:d0\|register_1:N\"" {  } { { "datapath.sv" "N" { Text "I:/LAB_6/datapath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic2 datapath:d0\|logic2:l2 " "Elaborating entity \"logic2\" for hierarchy \"datapath:d0\|logic2:l2\"" {  } { { "datapath.sv" "l2" { Text "I:/LAB_6/datapath.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 datapath:d0\|mux_3:sr1 " "Elaborating entity \"mux_3\" for hierarchy \"datapath:d0\|mux_3:sr1\"" {  } { { "datapath.sv" "sr1" { Text "I:/LAB_6/datapath.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File datapath:d0\|Reg_File:RF " "Elaborating entity \"Reg_File\" for hierarchy \"datapath:d0\|Reg_File:RF\"" {  } { { "datapath.sv" "RF" { Text "I:/LAB_6/datapath.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 datapath:d0\|Reg_File:RF\|mux_8:M81 " "Elaborating entity \"mux_8\" for hierarchy \"datapath:d0\|Reg_File:RF\|mux_8:M81\"" {  } { { "Reg_File.sv" "M81" { Text "I:/LAB_6/Reg_File.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUK datapath:d0\|ALUK:aluk " "Elaborating entity \"ALUK\" for hierarchy \"datapath:d0\|ALUK:aluk\"" {  } { { "datapath.sv" "aluk" { Text "I:/LAB_6/datapath.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "I:/LAB_6/slc3.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "I:/LAB_6/slc3.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827791 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(195) " "Verilog HDL Case Statement information at ISDU.sv(195): all case item expressions in this case statement are onehot" {  } { { "ISDU.sv" "" { Text "I:/LAB_6/ISDU.sv" 195 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1476391827794 "|slc3|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "I:/LAB_6/slc3.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:test_mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:test_mem\"" {  } { { "slc3.sv" "test_mem" { Text "I:/LAB_6/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476391827815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(110) " "Verilog HDL assignment warning at SLC3_2.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "SLC3_2.sv" "" { Text "I:/LAB_6/SLC3_2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476391827850 "|slc3|test_memory:test_mem"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "test_memory.sv" "" { Text "I:/LAB_6/test_memory.sv" 240 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1476391837831 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1476391837831 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "I:/LAB_6/slc3.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476391839260 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "I:/LAB_6/slc3.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476391839260 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "I:/LAB_6/slc3.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476391839260 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "I:/LAB_6/slc3.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476391839260 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "I:/LAB_6/slc3.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476391839260 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "I:/LAB_6/slc3.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476391839260 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "I:/LAB_6/slc3.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476391839260 "|slc3|ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drreg\[3\] GND " "Pin \"drreg\[3\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "I:/LAB_6/slc3.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476391839260 "|slc3|drreg[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1476391839260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1476391839610 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1476391843303 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/LAB_6/output_files/Lab6.map.smsg " "Generated suppressed messages file I:/LAB_6/output_files/Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476391843913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1476391845842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476391845842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8128 " "Implemented 8128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476391847848 ""} { "Info" "ICUT_CUT_TM_OPINS" "283 " "Implemented 283 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476391847848 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1476391847848 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7809 " "Implemented 7809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1476391847848 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476391847848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476391848869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 15:50:48 2016 " "Processing ended: Thu Oct 13 15:50:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476391848869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476391848869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476391848869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476391848869 ""}
