{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542723449762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542723449762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 22:17:29 2018 " "Processing started: Tue Nov 20 22:17:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542723449762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542723449762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shumaguan -c shumaguan " "Command: quartus_map --read_settings_files=on --write_settings_files=off shumaguan -c shumaguan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542723449762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1542723450028 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shumaguan.v(10) " "Verilog HDL information at shumaguan.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1542723458413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/shiyan1/shumaguan.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/shiyan1/shumaguan.v" { { "Info" "ISGN_ENTITY_NAME" "1 shumaguan " "Found entity 1: shumaguan" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542723458413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542723458413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shumaguan " "Elaborating entity \"shumaguan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542723458429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shumaguan.v(13) " "Verilog HDL assignment warning at shumaguan.v(13): truncated value with size 8 to match size of target (7)" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542723458429 "|shumaguan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shumaguan.v(14) " "Verilog HDL assignment warning at shumaguan.v(14): truncated value with size 8 to match size of target (7)" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542723458429 "|shumaguan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shumaguan.v(15) " "Verilog HDL assignment warning at shumaguan.v(15): truncated value with size 8 to match size of target (7)" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542723458429 "|shumaguan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shumaguan.v(16) " "Verilog HDL assignment warning at shumaguan.v(16): truncated value with size 8 to match size of target (7)" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542723458429 "|shumaguan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shumaguan.v(17) " "Verilog HDL assignment warning at shumaguan.v(17): truncated value with size 8 to match size of target (7)" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542723458429 "|shumaguan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shumaguan.v(18) " "Verilog HDL assignment warning at shumaguan.v(18): truncated value with size 8 to match size of target (7)" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542723458429 "|shumaguan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shumaguan.v(19) " "Verilog HDL assignment warning at shumaguan.v(19): truncated value with size 8 to match size of target (7)" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542723458429 "|shumaguan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shumaguan.v(20) " "Verilog HDL assignment warning at shumaguan.v(20): truncated value with size 8 to match size of target (7)" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542723458429 "|shumaguan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shumaguan.v(21) " "Verilog HDL assignment warning at shumaguan.v(21): truncated value with size 8 to match size of target (7)" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542723458429 "|shumaguan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shumaguan.v(22) " "Verilog HDL assignment warning at shumaguan.v(22): truncated value with size 8 to match size of target (7)" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542723458429 "|shumaguan"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] VCC " "Pin \"dig\[0\]\" is stuck at VCC" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542723458726 "|shumaguan|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] VCC " "Pin \"dig\[1\]\" is stuck at VCC" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542723458726 "|shumaguan|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] VCC " "Pin \"dig\[2\]\" is stuck at VCC" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542723458726 "|shumaguan|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] VCC " "Pin \"dig\[3\]\" is stuck at VCC" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542723458726 "|shumaguan|dig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[4\] VCC " "Pin \"dig\[4\]\" is stuck at VCC" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542723458726 "|shumaguan|dig[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[5\] VCC " "Pin \"dig\[5\]\" is stuck at VCC" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542723458726 "|shumaguan|dig[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[6\] GND " "Pin \"dig\[6\]\" is stuck at GND" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542723458726 "|shumaguan|dig[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[7\] VCC " "Pin \"dig\[7\]\" is stuck at VCC" {  } { { "../../../FPGA/shiyan1/shumaguan.v" "" { Text "E:/FPGA/shiyan1/shumaguan.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542723458726 "|shumaguan|dig[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542723458726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1542723458792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/cmWork/learn-verilog/shumaguan/output_files/shumaguan.map.smsg " "Generated suppressed messages file E:/cmWork/learn-verilog/shumaguan/output_files/shumaguan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1542723459035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542723459129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542723459129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542723459191 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542723459191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542723459191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542723459191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542723459238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 22:17:39 2018 " "Processing ended: Tue Nov 20 22:17:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542723459238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542723459238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542723459238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542723459238 ""}
