$comment
	File created using the following command:
		vcd file aula16.msim.vcd -direction
$end
$date
	Thu Nov 17 18:25:19 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula16_vhd_vec_tst $end
$var wire 1 ! A [31] $end
$var wire 1 " A [30] $end
$var wire 1 # A [29] $end
$var wire 1 $ A [28] $end
$var wire 1 % A [27] $end
$var wire 1 & A [26] $end
$var wire 1 ' A [25] $end
$var wire 1 ( A [24] $end
$var wire 1 ) A [23] $end
$var wire 1 * A [22] $end
$var wire 1 + A [21] $end
$var wire 1 , A [20] $end
$var wire 1 - A [19] $end
$var wire 1 . A [18] $end
$var wire 1 / A [17] $end
$var wire 1 0 A [16] $end
$var wire 1 1 A [15] $end
$var wire 1 2 A [14] $end
$var wire 1 3 A [13] $end
$var wire 1 4 A [12] $end
$var wire 1 5 A [11] $end
$var wire 1 6 A [10] $end
$var wire 1 7 A [9] $end
$var wire 1 8 A [8] $end
$var wire 1 9 A [7] $end
$var wire 1 : A [6] $end
$var wire 1 ; A [5] $end
$var wire 1 < A [4] $end
$var wire 1 = A [3] $end
$var wire 1 > A [2] $end
$var wire 1 ? A [1] $end
$var wire 1 @ A [0] $end
$var wire 1 A B [31] $end
$var wire 1 B B [30] $end
$var wire 1 C B [29] $end
$var wire 1 D B [28] $end
$var wire 1 E B [27] $end
$var wire 1 F B [26] $end
$var wire 1 G B [25] $end
$var wire 1 H B [24] $end
$var wire 1 I B [23] $end
$var wire 1 J B [22] $end
$var wire 1 K B [21] $end
$var wire 1 L B [20] $end
$var wire 1 M B [19] $end
$var wire 1 N B [18] $end
$var wire 1 O B [17] $end
$var wire 1 P B [16] $end
$var wire 1 Q B [15] $end
$var wire 1 R B [14] $end
$var wire 1 S B [13] $end
$var wire 1 T B [12] $end
$var wire 1 U B [11] $end
$var wire 1 V B [10] $end
$var wire 1 W B [9] $end
$var wire 1 X B [8] $end
$var wire 1 Y B [7] $end
$var wire 1 Z B [6] $end
$var wire 1 [ B [5] $end
$var wire 1 \ B [4] $end
$var wire 1 ] B [3] $end
$var wire 1 ^ B [2] $end
$var wire 1 _ B [1] $end
$var wire 1 ` B [0] $end
$var wire 1 a inverte_B $end
$var wire 1 b overflow $end
$var wire 1 c resultado [31] $end
$var wire 1 d resultado [30] $end
$var wire 1 e resultado [29] $end
$var wire 1 f resultado [28] $end
$var wire 1 g resultado [27] $end
$var wire 1 h resultado [26] $end
$var wire 1 i resultado [25] $end
$var wire 1 j resultado [24] $end
$var wire 1 k resultado [23] $end
$var wire 1 l resultado [22] $end
$var wire 1 m resultado [21] $end
$var wire 1 n resultado [20] $end
$var wire 1 o resultado [19] $end
$var wire 1 p resultado [18] $end
$var wire 1 q resultado [17] $end
$var wire 1 r resultado [16] $end
$var wire 1 s resultado [15] $end
$var wire 1 t resultado [14] $end
$var wire 1 u resultado [13] $end
$var wire 1 v resultado [12] $end
$var wire 1 w resultado [11] $end
$var wire 1 x resultado [10] $end
$var wire 1 y resultado [9] $end
$var wire 1 z resultado [8] $end
$var wire 1 { resultado [7] $end
$var wire 1 | resultado [6] $end
$var wire 1 } resultado [5] $end
$var wire 1 ~ resultado [4] $end
$var wire 1 !! resultado [3] $end
$var wire 1 "! resultado [2] $end
$var wire 1 #! resultado [1] $end
$var wire 1 $! resultado [0] $end
$var wire 1 %! sel [1] $end
$var wire 1 &! sel [0] $end
$var wire 1 '! zero $end

$scope module i1 $end
$var wire 1 (! gnd $end
$var wire 1 )! vcc $end
$var wire 1 *! unknown $end
$var wire 1 +! devoe $end
$var wire 1 ,! devclrn $end
$var wire 1 -! devpor $end
$var wire 1 .! ww_devoe $end
$var wire 1 /! ww_devclrn $end
$var wire 1 0! ww_devpor $end
$var wire 1 1! ww_A [31] $end
$var wire 1 2! ww_A [30] $end
$var wire 1 3! ww_A [29] $end
$var wire 1 4! ww_A [28] $end
$var wire 1 5! ww_A [27] $end
$var wire 1 6! ww_A [26] $end
$var wire 1 7! ww_A [25] $end
$var wire 1 8! ww_A [24] $end
$var wire 1 9! ww_A [23] $end
$var wire 1 :! ww_A [22] $end
$var wire 1 ;! ww_A [21] $end
$var wire 1 <! ww_A [20] $end
$var wire 1 =! ww_A [19] $end
$var wire 1 >! ww_A [18] $end
$var wire 1 ?! ww_A [17] $end
$var wire 1 @! ww_A [16] $end
$var wire 1 A! ww_A [15] $end
$var wire 1 B! ww_A [14] $end
$var wire 1 C! ww_A [13] $end
$var wire 1 D! ww_A [12] $end
$var wire 1 E! ww_A [11] $end
$var wire 1 F! ww_A [10] $end
$var wire 1 G! ww_A [9] $end
$var wire 1 H! ww_A [8] $end
$var wire 1 I! ww_A [7] $end
$var wire 1 J! ww_A [6] $end
$var wire 1 K! ww_A [5] $end
$var wire 1 L! ww_A [4] $end
$var wire 1 M! ww_A [3] $end
$var wire 1 N! ww_A [2] $end
$var wire 1 O! ww_A [1] $end
$var wire 1 P! ww_A [0] $end
$var wire 1 Q! ww_B [31] $end
$var wire 1 R! ww_B [30] $end
$var wire 1 S! ww_B [29] $end
$var wire 1 T! ww_B [28] $end
$var wire 1 U! ww_B [27] $end
$var wire 1 V! ww_B [26] $end
$var wire 1 W! ww_B [25] $end
$var wire 1 X! ww_B [24] $end
$var wire 1 Y! ww_B [23] $end
$var wire 1 Z! ww_B [22] $end
$var wire 1 [! ww_B [21] $end
$var wire 1 \! ww_B [20] $end
$var wire 1 ]! ww_B [19] $end
$var wire 1 ^! ww_B [18] $end
$var wire 1 _! ww_B [17] $end
$var wire 1 `! ww_B [16] $end
$var wire 1 a! ww_B [15] $end
$var wire 1 b! ww_B [14] $end
$var wire 1 c! ww_B [13] $end
$var wire 1 d! ww_B [12] $end
$var wire 1 e! ww_B [11] $end
$var wire 1 f! ww_B [10] $end
$var wire 1 g! ww_B [9] $end
$var wire 1 h! ww_B [8] $end
$var wire 1 i! ww_B [7] $end
$var wire 1 j! ww_B [6] $end
$var wire 1 k! ww_B [5] $end
$var wire 1 l! ww_B [4] $end
$var wire 1 m! ww_B [3] $end
$var wire 1 n! ww_B [2] $end
$var wire 1 o! ww_B [1] $end
$var wire 1 p! ww_B [0] $end
$var wire 1 q! ww_inverte_B $end
$var wire 1 r! ww_sel [1] $end
$var wire 1 s! ww_sel [0] $end
$var wire 1 t! ww_resultado [31] $end
$var wire 1 u! ww_resultado [30] $end
$var wire 1 v! ww_resultado [29] $end
$var wire 1 w! ww_resultado [28] $end
$var wire 1 x! ww_resultado [27] $end
$var wire 1 y! ww_resultado [26] $end
$var wire 1 z! ww_resultado [25] $end
$var wire 1 {! ww_resultado [24] $end
$var wire 1 |! ww_resultado [23] $end
$var wire 1 }! ww_resultado [22] $end
$var wire 1 ~! ww_resultado [21] $end
$var wire 1 !" ww_resultado [20] $end
$var wire 1 "" ww_resultado [19] $end
$var wire 1 #" ww_resultado [18] $end
$var wire 1 $" ww_resultado [17] $end
$var wire 1 %" ww_resultado [16] $end
$var wire 1 &" ww_resultado [15] $end
$var wire 1 '" ww_resultado [14] $end
$var wire 1 (" ww_resultado [13] $end
$var wire 1 )" ww_resultado [12] $end
$var wire 1 *" ww_resultado [11] $end
$var wire 1 +" ww_resultado [10] $end
$var wire 1 ," ww_resultado [9] $end
$var wire 1 -" ww_resultado [8] $end
$var wire 1 ." ww_resultado [7] $end
$var wire 1 /" ww_resultado [6] $end
$var wire 1 0" ww_resultado [5] $end
$var wire 1 1" ww_resultado [4] $end
$var wire 1 2" ww_resultado [3] $end
$var wire 1 3" ww_resultado [2] $end
$var wire 1 4" ww_resultado [1] $end
$var wire 1 5" ww_resultado [0] $end
$var wire 1 6" ww_zero $end
$var wire 1 7" ww_overflow $end
$var wire 1 8" \resultado[0]~output_o\ $end
$var wire 1 9" \resultado[1]~output_o\ $end
$var wire 1 :" \resultado[2]~output_o\ $end
$var wire 1 ;" \resultado[3]~output_o\ $end
$var wire 1 <" \resultado[4]~output_o\ $end
$var wire 1 =" \resultado[5]~output_o\ $end
$var wire 1 >" \resultado[6]~output_o\ $end
$var wire 1 ?" \resultado[7]~output_o\ $end
$var wire 1 @" \resultado[8]~output_o\ $end
$var wire 1 A" \resultado[9]~output_o\ $end
$var wire 1 B" \resultado[10]~output_o\ $end
$var wire 1 C" \resultado[11]~output_o\ $end
$var wire 1 D" \resultado[12]~output_o\ $end
$var wire 1 E" \resultado[13]~output_o\ $end
$var wire 1 F" \resultado[14]~output_o\ $end
$var wire 1 G" \resultado[15]~output_o\ $end
$var wire 1 H" \resultado[16]~output_o\ $end
$var wire 1 I" \resultado[17]~output_o\ $end
$var wire 1 J" \resultado[18]~output_o\ $end
$var wire 1 K" \resultado[19]~output_o\ $end
$var wire 1 L" \resultado[20]~output_o\ $end
$var wire 1 M" \resultado[21]~output_o\ $end
$var wire 1 N" \resultado[22]~output_o\ $end
$var wire 1 O" \resultado[23]~output_o\ $end
$var wire 1 P" \resultado[24]~output_o\ $end
$var wire 1 Q" \resultado[25]~output_o\ $end
$var wire 1 R" \resultado[26]~output_o\ $end
$var wire 1 S" \resultado[27]~output_o\ $end
$var wire 1 T" \resultado[28]~output_o\ $end
$var wire 1 U" \resultado[29]~output_o\ $end
$var wire 1 V" \resultado[30]~output_o\ $end
$var wire 1 W" \resultado[31]~output_o\ $end
$var wire 1 X" \zero~output_o\ $end
$var wire 1 Y" \overflow~output_o\ $end
$var wire 1 Z" \inverte_B~input_o\ $end
$var wire 1 [" \B[0]~input_o\ $end
$var wire 1 \" \A[0]~input_o\ $end
$var wire 1 ]" \sel[0]~input_o\ $end
$var wire 1 ^" \sel[1]~input_o\ $end
$var wire 1 _" \A[31]~input_o\ $end
$var wire 1 `" \B[31]~input_o\ $end
$var wire 1 a" \ULA31|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 b" \A[1]~input_o\ $end
$var wire 1 c" \B[1]~input_o\ $end
$var wire 1 d" \ULA1|somador|carry_out~combout\ $end
$var wire 1 e" \A[2]~input_o\ $end
$var wire 1 f" \B[2]~input_o\ $end
$var wire 1 g" \ULA2|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 h" \A[3]~input_o\ $end
$var wire 1 i" \B[3]~input_o\ $end
$var wire 1 j" \ULA3|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 k" \A[4]~input_o\ $end
$var wire 1 l" \B[4]~input_o\ $end
$var wire 1 m" \ULA4|somador|soma~0_combout\ $end
$var wire 1 n" \ULA4|somador|carry_out~0_combout\ $end
$var wire 1 o" \ULA4|somador|carry_out~1_combout\ $end
$var wire 1 p" \A[5]~input_o\ $end
$var wire 1 q" \B[5]~input_o\ $end
$var wire 1 r" \ULA5|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 s" \A[6]~input_o\ $end
$var wire 1 t" \B[6]~input_o\ $end
$var wire 1 u" \ULA6|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 v" \ULA6|somador|carry_out~combout\ $end
$var wire 1 w" \A[7]~input_o\ $end
$var wire 1 x" \B[7]~input_o\ $end
$var wire 1 y" \ULA7|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 z" \A[8]~input_o\ $end
$var wire 1 {" \B[8]~input_o\ $end
$var wire 1 |" \ULA8|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 }" \A[9]~input_o\ $end
$var wire 1 ~" \B[9]~input_o\ $end
$var wire 1 !# \ULA9|somador|soma~0_combout\ $end
$var wire 1 "# \ULA9|somador|carry_out~0_combout\ $end
$var wire 1 ## \ULA9|somador|carry_out~1_combout\ $end
$var wire 1 $# \A[10]~input_o\ $end
$var wire 1 %# \B[10]~input_o\ $end
$var wire 1 &# \ULA10|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 '# \A[11]~input_o\ $end
$var wire 1 (# \B[11]~input_o\ $end
$var wire 1 )# \ULA11|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 *# \ULA11|somador|carry_out~combout\ $end
$var wire 1 +# \A[12]~input_o\ $end
$var wire 1 ,# \B[12]~input_o\ $end
$var wire 1 -# \ULA12|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 .# \A[13]~input_o\ $end
$var wire 1 /# \B[13]~input_o\ $end
$var wire 1 0# \ULA13|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 1# \A[14]~input_o\ $end
$var wire 1 2# \B[14]~input_o\ $end
$var wire 1 3# \ULA14|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 4# \ULA14|somador|soma~0_combout\ $end
$var wire 1 5# \ULA14|somador|carry_out~0_combout\ $end
$var wire 1 6# \ULA14|somador|carry_out~1_combout\ $end
$var wire 1 7# \A[15]~input_o\ $end
$var wire 1 8# \B[15]~input_o\ $end
$var wire 1 9# \ULA15|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 :# \A[16]~input_o\ $end
$var wire 1 ;# \B[16]~input_o\ $end
$var wire 1 <# \ULA16|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 =# \ULA16|somador|carry_out~combout\ $end
$var wire 1 ># \A[17]~input_o\ $end
$var wire 1 ?# \B[17]~input_o\ $end
$var wire 1 @# \ULA17|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 A# \A[18]~input_o\ $end
$var wire 1 B# \B[18]~input_o\ $end
$var wire 1 C# \ULA18|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 D# \A[19]~input_o\ $end
$var wire 1 E# \B[19]~input_o\ $end
$var wire 1 F# \ULA19|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 G# \ULA19|somador|soma~0_combout\ $end
$var wire 1 H# \ULA19|somador|carry_out~0_combout\ $end
$var wire 1 I# \ULA19|somador|carry_out~1_combout\ $end
$var wire 1 J# \A[20]~input_o\ $end
$var wire 1 K# \B[20]~input_o\ $end
$var wire 1 L# \ULA20|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 M# \A[21]~input_o\ $end
$var wire 1 N# \B[21]~input_o\ $end
$var wire 1 O# \ULA21|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 P# \ULA21|somador|carry_out~combout\ $end
$var wire 1 Q# \A[22]~input_o\ $end
$var wire 1 R# \B[22]~input_o\ $end
$var wire 1 S# \ULA22|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 T# \A[23]~input_o\ $end
$var wire 1 U# \B[23]~input_o\ $end
$var wire 1 V# \ULA23|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 W# \A[24]~input_o\ $end
$var wire 1 X# \B[24]~input_o\ $end
$var wire 1 Y# \ULA24|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 Z# \ULA24|somador|soma~0_combout\ $end
$var wire 1 [# \ULA24|somador|carry_out~0_combout\ $end
$var wire 1 \# \ULA24|somador|carry_out~1_combout\ $end
$var wire 1 ]# \A[25]~input_o\ $end
$var wire 1 ^# \B[25]~input_o\ $end
$var wire 1 _# \ULA25|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 `# \A[26]~input_o\ $end
$var wire 1 a# \B[26]~input_o\ $end
$var wire 1 b# \ULA26|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 c# \ULA26|somador|carry_out~combout\ $end
$var wire 1 d# \A[27]~input_o\ $end
$var wire 1 e# \B[27]~input_o\ $end
$var wire 1 f# \ULA27|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 g# \A[28]~input_o\ $end
$var wire 1 h# \B[28]~input_o\ $end
$var wire 1 i# \ULA28|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 j# \A[29]~input_o\ $end
$var wire 1 k# \B[29]~input_o\ $end
$var wire 1 l# \ULA29|somador|soma~0_combout\ $end
$var wire 1 m# \ULA29|somador|carry_out~0_combout\ $end
$var wire 1 n# \ULA29|somador|carry_out~1_combout\ $end
$var wire 1 o# \A[30]~input_o\ $end
$var wire 1 p# \B[30]~input_o\ $end
$var wire 1 q# \ULA30|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 r# \ULA31|slt_in~combout\ $end
$var wire 1 s# \ULA0|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 t# \ULA0|somador|carry_out~0_combout\ $end
$var wire 1 u# \ULA1|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 v# \ULA2|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 w# \ULA2|somador|carry_out~combout\ $end
$var wire 1 x# \ULA3|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 y# \ULA3|somador|carry_out~combout\ $end
$var wire 1 z# \ULA4|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 {# \ULA5|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 |# \ULA5|somador|carry_out~combout\ $end
$var wire 1 }# \ULA6|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 ~# \ULA7|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 !$ \ULA8|somador|soma~0_combout\ $end
$var wire 1 "$ \ULA2|mux_seletor|saida_MUX~1_combout\ $end
$var wire 1 #$ \ULA8|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 $$ \ULA8|mux_seletor|saida_MUX~1_combout\ $end
$var wire 1 %$ \ULA8|somador|carry_out~combout\ $end
$var wire 1 &$ \ULA9|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 '$ \ULA10|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 ($ \ULA10|somador|carry_out~combout\ $end
$var wire 1 )$ \ULA11|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 *$ \ULA12|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 +$ \ULA13|somador|soma~0_combout\ $end
$var wire 1 ,$ \ULA13|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 -$ \ULA13|mux_seletor|saida_MUX~1_combout\ $end
$var wire 1 .$ \ULA13|somador|carry_out~combout\ $end
$var wire 1 /$ \ULA14|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 0$ \ULA15|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 1$ \ULA15|somador|carry_out~combout\ $end
$var wire 1 2$ \ULA16|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 3$ \ULA17|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 4$ \ULA18|somador|soma~0_combout\ $end
$var wire 1 5$ \ULA18|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 6$ \ULA18|mux_seletor|saida_MUX~1_combout\ $end
$var wire 1 7$ \ULA18|somador|carry_out~combout\ $end
$var wire 1 8$ \ULA19|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 9$ \ULA20|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 :$ \ULA20|somador|carry_out~combout\ $end
$var wire 1 ;$ \ULA21|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 <$ \ULA22|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 =$ \ULA23|somador|soma~0_combout\ $end
$var wire 1 >$ \ULA23|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 ?$ \ULA23|mux_seletor|saida_MUX~1_combout\ $end
$var wire 1 @$ \ULA23|somador|carry_out~combout\ $end
$var wire 1 A$ \ULA24|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 B$ \ULA25|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 C$ \ULA25|somador|carry_out~combout\ $end
$var wire 1 D$ \ULA26|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 E$ \ULA27|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 F$ \ULA28|somador|soma~0_combout\ $end
$var wire 1 G$ \ULA28|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 H$ \ULA28|mux_seletor|saida_MUX~1_combout\ $end
$var wire 1 I$ \ULA28|somador|carry_out~combout\ $end
$var wire 1 J$ \ULA29|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 K$ \ULA30|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 L$ \ULA30|somador|carry_out~combout\ $end
$var wire 1 M$ \ULA31|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 N$ \zero~0_combout\ $end
$var wire 1 O$ \zero~1_combout\ $end
$var wire 1 P$ \zero~2_combout\ $end
$var wire 1 Q$ \zero~3_combout\ $end
$var wire 1 R$ \zero~4_combout\ $end
$var wire 1 S$ \zero~5_combout\ $end
$var wire 1 T$ \zero~6_combout\ $end
$var wire 1 U$ \zero~7_combout\ $end
$var wire 1 V$ \zero~8_combout\ $end
$var wire 1 W$ \ULA31|overflow~combout\ $end
$var wire 1 X$ \ALT_INV_A[18]~input_o\ $end
$var wire 1 Y$ \ALT_INV_B[17]~input_o\ $end
$var wire 1 Z$ \ALT_INV_A[17]~input_o\ $end
$var wire 1 [$ \ALT_INV_B[16]~input_o\ $end
$var wire 1 \$ \ALT_INV_A[16]~input_o\ $end
$var wire 1 ]$ \ALT_INV_B[15]~input_o\ $end
$var wire 1 ^$ \ALT_INV_A[15]~input_o\ $end
$var wire 1 _$ \ALT_INV_B[14]~input_o\ $end
$var wire 1 `$ \ALT_INV_A[14]~input_o\ $end
$var wire 1 a$ \ALT_INV_B[13]~input_o\ $end
$var wire 1 b$ \ALT_INV_A[13]~input_o\ $end
$var wire 1 c$ \ALT_INV_B[12]~input_o\ $end
$var wire 1 d$ \ALT_INV_A[12]~input_o\ $end
$var wire 1 e$ \ALT_INV_B[11]~input_o\ $end
$var wire 1 f$ \ALT_INV_A[11]~input_o\ $end
$var wire 1 g$ \ALT_INV_B[10]~input_o\ $end
$var wire 1 h$ \ALT_INV_A[10]~input_o\ $end
$var wire 1 i$ \ALT_INV_B[9]~input_o\ $end
$var wire 1 j$ \ALT_INV_A[9]~input_o\ $end
$var wire 1 k$ \ALT_INV_B[8]~input_o\ $end
$var wire 1 l$ \ALT_INV_A[8]~input_o\ $end
$var wire 1 m$ \ALT_INV_B[7]~input_o\ $end
$var wire 1 n$ \ALT_INV_A[7]~input_o\ $end
$var wire 1 o$ \ALT_INV_B[6]~input_o\ $end
$var wire 1 p$ \ALT_INV_A[6]~input_o\ $end
$var wire 1 q$ \ALT_INV_B[5]~input_o\ $end
$var wire 1 r$ \ALT_INV_A[5]~input_o\ $end
$var wire 1 s$ \ALT_INV_B[4]~input_o\ $end
$var wire 1 t$ \ALT_INV_A[4]~input_o\ $end
$var wire 1 u$ \ALT_INV_B[3]~input_o\ $end
$var wire 1 v$ \ALT_INV_A[3]~input_o\ $end
$var wire 1 w$ \ALT_INV_B[2]~input_o\ $end
$var wire 1 x$ \ALT_INV_A[2]~input_o\ $end
$var wire 1 y$ \ALT_INV_B[1]~input_o\ $end
$var wire 1 z$ \ALT_INV_A[1]~input_o\ $end
$var wire 1 {$ \ALT_INV_B[31]~input_o\ $end
$var wire 1 |$ \ALT_INV_A[31]~input_o\ $end
$var wire 1 }$ \ALT_INV_sel[1]~input_o\ $end
$var wire 1 ~$ \ALT_INV_sel[0]~input_o\ $end
$var wire 1 !% \ALT_INV_A[0]~input_o\ $end
$var wire 1 "% \ALT_INV_B[0]~input_o\ $end
$var wire 1 #% \ALT_INV_inverte_B~input_o\ $end
$var wire 1 $% \ALT_INV_zero~8_combout\ $end
$var wire 1 %% \ALT_INV_zero~7_combout\ $end
$var wire 1 &% \ALT_INV_zero~6_combout\ $end
$var wire 1 '% \ALT_INV_zero~5_combout\ $end
$var wire 1 (% \ALT_INV_zero~4_combout\ $end
$var wire 1 )% \ALT_INV_zero~3_combout\ $end
$var wire 1 *% \ALT_INV_zero~2_combout\ $end
$var wire 1 +% \ALT_INV_zero~1_combout\ $end
$var wire 1 ,% \ALT_INV_zero~0_combout\ $end
$var wire 1 -% \ULA31|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 .% \ULA30|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 /% \ULA30|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 0% \ULA29|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 1% \ULA28|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 2% \ULA28|mux_seletor|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 3% \ULA28|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 4% \ULA28|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 5% \ULA27|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 6% \ULA26|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 7% \ULA25|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 8% \ULA25|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 9% \ULA24|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 :% \ULA23|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 ;% \ULA23|mux_seletor|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 <% \ULA23|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 =% \ULA23|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 >% \ULA22|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ?% \ULA21|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 @% \ULA20|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 A% \ULA20|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 B% \ULA19|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 C% \ULA18|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 D% \ULA18|mux_seletor|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 E% \ULA18|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 F% \ULA18|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 G% \ULA17|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 H% \ULA16|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 I% \ULA15|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 J% \ULA15|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 K% \ULA14|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 L% \ULA13|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 M% \ULA13|mux_seletor|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 N% \ULA13|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 O% \ULA13|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 P% \ULA12|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Q% \ULA11|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 R% \ULA10|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 S% \ULA10|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 T% \ULA9|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 U% \ULA8|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 V% \ULA8|mux_seletor|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 W% \ULA8|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 X% \ULA2|mux_seletor|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 Y% \ULA8|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 Z% \ULA7|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 [% \ULA6|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 \% \ULA5|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 ]% \ULA3|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ^% \ULA2|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 _% \ULA14|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 `% \ULA5|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 a% \ULA4|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 b% \ULA2|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 c% \ULA13|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 d% \ULA3|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 e% \ULA1|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 f% \ULA14|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 g% \ULA0|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 h% \ULA0|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 i% \ULA19|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 j% \ULA31|ALT_INV_slt_in~combout\ $end
$var wire 1 k% \ULA19|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 l% \ULA18|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 m% \ULA17|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 n% \ULA16|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 o% \ULA30|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 p% \ULA16|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 q% \ULA15|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 r% \ULA12|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 s% \ULA14|somador|ALT_INV_carry_out~1_combout\ $end
$var wire 1 t% \ULA11|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 u% \ULA14|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 v% \ULA11|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 w% \ULA19|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 x% \ULA26|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 y% \ULA26|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 z% \ULA25|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 {% \ULA24|somador|ALT_INV_carry_out~1_combout\ $end
$var wire 1 |% \ULA29|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 }% \ULA24|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 ~% \ULA29|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 !& \ULA24|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 "& \ULA23|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 #& \ULA22|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 $& \ULA21|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 %& \ULA29|somador|ALT_INV_carry_out~1_combout\ $end
$var wire 1 && \ULA28|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 '& \ULA21|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 (& \ULA27|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 )& \ULA20|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 *& \ULA24|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 +& \ULA19|somador|ALT_INV_carry_out~1_combout\ $end
$var wire 1 ,& \ULA10|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 -& \ULA9|somador|ALT_INV_carry_out~1_combout\ $end
$var wire 1 .& \ULA9|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 /& \ULA9|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 0& \ULA8|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 1& \ULA7|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 2& \ULA6|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 3& \ULA6|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 4& \ULA5|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 5& \ULA4|somador|ALT_INV_carry_out~1_combout\ $end
$var wire 1 6& \ULA4|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 7& \ULA4|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 8& \ULA3|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 9& \ULA2|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 :& \ULA1|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 ;& \ULA31|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 <& \ALT_INV_B[30]~input_o\ $end
$var wire 1 =& \ALT_INV_A[30]~input_o\ $end
$var wire 1 >& \ALT_INV_B[29]~input_o\ $end
$var wire 1 ?& \ALT_INV_A[29]~input_o\ $end
$var wire 1 @& \ALT_INV_B[28]~input_o\ $end
$var wire 1 A& \ALT_INV_A[28]~input_o\ $end
$var wire 1 B& \ALT_INV_B[27]~input_o\ $end
$var wire 1 C& \ALT_INV_A[27]~input_o\ $end
$var wire 1 D& \ALT_INV_B[26]~input_o\ $end
$var wire 1 E& \ALT_INV_A[26]~input_o\ $end
$var wire 1 F& \ALT_INV_B[25]~input_o\ $end
$var wire 1 G& \ALT_INV_A[25]~input_o\ $end
$var wire 1 H& \ALT_INV_B[24]~input_o\ $end
$var wire 1 I& \ALT_INV_A[24]~input_o\ $end
$var wire 1 J& \ALT_INV_B[23]~input_o\ $end
$var wire 1 K& \ALT_INV_A[23]~input_o\ $end
$var wire 1 L& \ALT_INV_B[22]~input_o\ $end
$var wire 1 M& \ALT_INV_A[22]~input_o\ $end
$var wire 1 N& \ALT_INV_B[21]~input_o\ $end
$var wire 1 O& \ALT_INV_A[21]~input_o\ $end
$var wire 1 P& \ALT_INV_B[20]~input_o\ $end
$var wire 1 Q& \ALT_INV_A[20]~input_o\ $end
$var wire 1 R& \ALT_INV_B[19]~input_o\ $end
$var wire 1 S& \ALT_INV_A[19]~input_o\ $end
$var wire 1 T& \ALT_INV_B[18]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0a
0b
0'!
0(!
1)!
x*!
1+!
1,!
1-!
1.!
1/!
10!
0q!
06"
07"
18"
19"
1:"
1;"
1<"
0="
1>"
0?"
1@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
1["
0\"
0]"
1^"
0_"
0`"
0a"
0b"
1c"
0d"
1e"
0f"
0g"
1h"
0i"
0j"
0k"
1l"
1m"
0n"
0o"
1p"
1q"
1r"
0s"
0t"
0u"
1v"
0w"
0x"
0y"
1z"
0{"
0|"
0}"
1~"
1!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
1*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
1=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
1P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
1c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
1s#
0t#
1u#
1v#
0w#
1x#
0y#
1z#
0{#
0|#
1}#
0~#
1!$
1"$
0#$
1$$
0%$
1&$
0'$
1($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
11$
02$
03$
04$
05$
06$
07$
08$
09$
1:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
1C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
1L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
1V$
0W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
0i$
1j$
1k$
0l$
1m$
1n$
1o$
1p$
0q$
0r$
0s$
1t$
1u$
0v$
1w$
0x$
0y$
1z$
1{$
1|$
0}$
1~$
1!%
0"%
1#%
0$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
0.%
1/%
10%
11%
12%
13%
14%
15%
16%
07%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
0@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
1H%
0I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
0R%
1S%
0T%
1U%
0V%
1W%
0X%
0Y%
1Z%
0[%
1\%
0]%
1^%
1_%
1`%
0a%
0b%
1c%
1d%
0e%
1f%
1g%
0h%
1i%
1j%
1k%
1l%
1m%
0n%
1o%
1p%
1q%
1r%
1s%
0t%
1u%
1v%
1w%
0x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
0$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
1,&
1-&
1.&
0/&
10&
11&
02&
13&
04&
15&
16&
07&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
18
09
0:
1;
0<
1=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
1[
1\
0]
0^
1_
1`
1%!
0&!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
1H!
0I!
0J!
1K!
0L!
1M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
1k!
1l!
0m!
0n!
1o!
1p!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
1,"
1-"
0."
1/"
00"
11"
12"
13"
14"
15"
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
1y
1z
0{
1|
0}
1~
1!!
1"!
1#!
1$!
$end
#100000
1:
0;
1<
0>
1@
0W
0\
1]
1^
0_
1a
1P!
0N!
1L!
0K!
1J!
0o!
1n!
1m!
0l!
0g!
1q!
1Z"
0~"
0l"
1i"
1f"
0c"
1s"
0p"
1k"
0e"
1\"
0!%
1x$
0t$
1r$
0p$
1y$
0w$
0u$
1s$
1i$
0#%
1a"
0r"
1u"
1y"
1|"
1&#
1)#
1-#
10#
13#
19#
1<#
1@#
1C#
1F#
1L#
1O#
1S#
1V#
1Y#
1_#
1b#
1f#
1i#
1l#
1q#
1J$
0}#
1{#
1|#
0m"
1o"
0z#
0v#
1d"
0s#
1t#
0g%
1h%
0:&
1b%
1a%
05&
17&
0\%
0`%
1[%
00%
0o%
0~%
0&&
0(&
0y%
0z%
0!&
0"&
0#&
0'&
0)&
0k%
0l%
0m%
0p%
0q%
0_%
0c%
0r%
0v%
0,&
00&
01&
03&
14&
0;&
1M$
1~#
1"#
0!$
1%$
1'$
1)$
1*$
1+$
14#
1/$
10$
12$
13$
14$
1G#
18$
19$
1;$
1<$
1=$
1Z#
1A$
1B$
1D$
1E$
1F$
1r#
1K$
0v"
1v#
0u#
1e%
0b%
12&
0/%
0j%
04%
05%
06%
08%
09%
0}%
0=%
0>%
0?%
0A%
0B%
0i%
0F%
0G%
0H%
0J%
0K%
0f%
0O%
0P%
0Q%
0S%
0U%
1Y%
0.&
0Z%
0-%
08"
0:"
0<"
1="
0>"
1U"
0*#
0'$
0($
0&$
1-$
16$
1?$
1H$
0~#
05"
03"
01"
10"
0/"
1v!
1Z%
02%
0;%
0D%
0M%
1T%
1R%
1S%
1t%
0$!
0"!
0~
1}
0|
1e
09"
1:"
1V"
1S"
1R"
1Q"
1P"
1N"
1M"
1L"
1K"
1I"
1H"
1G"
1F"
1D"
1C"
1B"
1?"
1W"
15#
0*$
0-$
1.$
0)$
04"
13"
1u!
1x!
1y!
1z!
1{!
1}!
1~!
1!"
1""
1$"
1%"
1&"
1'"
1)"
1*"
1+"
1."
1t!
1Q%
0L%
1M%
1P%
0u%
0#!
1"!
1{
1x
1w
1v
1t
1s
1r
1q
1o
1n
1m
1l
1j
1i
1h
1g
1d
1c
0?"
1T"
1O"
1J"
1E"
0A"
0B"
0=#
00$
01$
0/$
0."
1w!
1|!
1#"
1("
0,"
0+"
1K%
1I%
1J%
1n%
0{
0y
0x
1u
1p
1k
1f
0C"
0E"
0D"
1H#
03$
06$
17$
02$
0*"
0("
0)"
1H%
0C%
1D%
1G%
0w%
0w
0v
0u
0F"
0G"
0P#
09$
0:$
08$
0'"
0&"
1B%
1@%
1A%
1$&
0t
0s
0H"
0J"
0I"
1[#
0<$
0?$
1@$
0;$
0%"
0#"
0$"
1?%
0:%
1;%
1>%
0*&
0r
0q
0p
0K"
0L"
0c#
0B$
0C$
0A$
0""
0!"
19%
17%
18%
1x%
0o
0n
0M"
0O"
0N"
1m#
0E$
0H$
1I$
0D$
0~!
0|!
0}!
16%
01%
12%
15%
0|%
0m
0l
0k
0P"
0Q"
0r#
0K$
0L$
0J$
0{!
0z!
10%
1.%
1/%
1j%
0j
0i
0R"
0T"
0S"
0M$
0y!
0w!
0x!
1-%
0h
0g
0f
0U"
0V"
0v!
0u!
0e
0d
0W"
0t!
0c
#200000
0:
1;
0<
0@
1\
0]
0a
08
1?
0[
0%!
0P!
1O!
0L!
1K!
0J!
0H!
0m!
1l!
0k!
0q!
0r!
0^"
0Z"
0q"
1l"
0i"
0z"
0s"
1p"
0k"
1b"
0\"
1!%
0z$
1t$
0r$
1p$
1l$
1u$
0s$
1q$
1#%
1}$
0v#
0x#
0"$
0a"
1g"
0u"
0y"
0|"
0!#
0&#
0)#
0-#
00#
03#
09#
0<#
0@#
0C#
0F#
0L#
0O#
0S#
0V#
0Y#
0_#
0b#
0f#
0i#
0l#
0q#
1!$
0{#
0|#
1m"
0o"
0d"
0t#
1g%
1:&
15&
07&
1\%
1`%
0Y%
1o%
1~%
1&&
1(&
1y%
1z%
1!&
1"&
1#&
1'&
1)&
1k%
1l%
1m%
1p%
1q%
1_%
1c%
1r%
1v%
1,&
1/&
10&
11&
13&
09&
1;&
1X%
1]%
1b%
1N$
0!$
0%$
0"#
1($
1*#
05#
0+$
0.$
04#
11$
1=#
0H#
04$
07$
0G#
1:$
1P#
0[#
0=$
0@$
0Z#
1C$
1c#
0F$
0I$
0m#
1L$
0$$
1v"
1|#
0\%
02&
1V%
0.%
1|%
11%
14%
0x%
07%
1}%
1:%
1=%
1*&
0$&
0@%
1i%
1C%
1F%
1w%
0n%
0I%
1f%
1L%
1O%
1u%
0t%
0R%
1.&
1U%
1Y%
0,%
0="
0;"
0:"
1O$
00"
02"
03"
0+%
0"!
0!!
0}
0@"
1P$
0-"
0*%
0z
1Q$
0)%
1R$
0(%
1S$
0'%
1T$
0&%
1U$
0%%
0V$
1$%
1X"
16"
1'!
#310000
1&!
1s!
1]"
0~$
1s#
1u#
1v#
1x#
1z#
1{#
0`%
0a%
0]%
0b%
0e%
0h%
1V$
0N$
0O$
1+%
1,%
0$%
1="
1<"
1;"
1:"
19"
18"
0P$
10"
11"
12"
13"
14"
15"
1*%
1$!
1#!
1"!
1!!
1~
1}
0X"
0Q$
1)%
06"
0'!
0R$
1(%
0S$
1'%
0T$
1&%
0U$
1%%
#410000
0;
0\
1a
0?
1%!
0^
1_
0O!
0K!
1o!
0n!
0l!
1q!
1r!
1^"
1Z"
0l"
0f"
1c"
0p"
0b"
1z$
1r$
0y$
1w$
1s$
0#%
0}$
0v#
0x#
1a"
1j"
1r"
1u"
1y"
1|"
1!#
1&#
1)#
1-#
10#
13#
19#
1<#
1@#
1C#
1F#
1L#
1O#
1S#
1V#
1Y#
1_#
1b#
1f#
1i#
1l#
1q#
0s#
0z#
0{#
0u#
1e%
1`%
1a%
1h%
0o%
0~%
0&&
0(&
0y%
0z%
0!&
0"&
0#&
0'&
0)&
0k%
0l%
0m%
0p%
0q%
0_%
0c%
0r%
0v%
0,&
0/&
00&
01&
03&
04&
08&
0;&
1]%
1b%
1n"
1y#
1!$
1+$
14#
14$
1G#
1=$
1Z#
1F$
1r#
1N$
0,%
0j%
04%
0}%
0=%
0i%
0F%
0f%
0O%
0Y%
0d%
06&
09"
0="
0<"
08"
0;"
0:"
0v"
0|#
1s#
1O$
04"
00"
01"
05"
02"
03"
0+%
0h%
1\%
12&
0$!
0#!
0"!
0!!
0~
0}
1"#
1%$
1P$
0*%
0U%
0.&
18"
0*#
0($
1Q$
15"
0)%
1R%
1t%
1$!
15#
1.$
1R$
0(%
0L%
0u%
0=#
01$
1S$
0'%
1I%
1n%
1H#
17$
1T$
0&%
0C%
0w%
0P#
0:$
1U$
0%%
1@%
1$&
1[#
1@$
0:%
0*&
0c#
0C$
17%
1x%
1m#
1I$
01%
0|%
0r#
0L$
1.%
1j%
0s#
1h%
0V$
1$%
08"
05"
0$!
1X"
16"
1'!
#510000
1?
0_
1@
1]
0=
0`
1P!
1O!
0M!
0p!
0o!
1m!
1i"
0c"
0["
0h"
1b"
1\"
0!%
0z$
1v$
1"%
1y$
0u$
0j"
0n"
0y#
1d"
1t#
0g%
0:&
1d%
16&
18&
1v"
1|#
1w#
0^%
0\%
02&
0"#
0%$
1U%
1.&
1*#
1($
0R%
0t%
05#
0.$
1L%
1u%
1=#
11$
0I%
0n%
0H#
07$
1C%
1w%
1P#
1:$
0@%
0$&
0[#
0@$
1:%
1*&
1c#
1C$
07%
0x%
0m#
0I$
11%
1|%
1r#
1L$
0.%
0j%
1s#
0h%
1V$
0$%
18"
15"
1$!
0X"
06"
0'!
#600000
1_
1=
1`
1;
1\
1^
1:
1<
18
1[
1>
1W
1"
1#
1$
1%
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
10
11
12
13
14
15
16
17
19
1A
1B
1C
1D
1E
1F
1G
1H
1I
1J
1K
1L
1M
1N
1O
1P
1Q
1R
1S
1T
1U
1V
1X
1Y
1Z
1p!
1o!
1n!
1l!
1k!
1j!
1i!
1h!
1g!
1f!
1e!
1d!
1c!
1b!
1a!
1`!
1_!
1^!
1]!
1\!
1[!
1Z!
1Y!
1X!
1W!
1V!
1U!
1T!
1S!
1R!
1Q!
1N!
1M!
1L!
1K!
1J!
1I!
1H!
1G!
1F!
1E!
1D!
1C!
1B!
1A!
1@!
1?!
1>!
1=!
1<!
1;!
1:!
19!
18!
17!
16!
15!
14!
13!
12!
1o#
1j#
1g#
1d#
1`#
1]#
1W#
1T#
1Q#
1M#
1J#
1D#
1A#
1>#
1:#
17#
11#
1.#
1+#
1'#
1$#
1}"
1z"
1w"
1s"
1p"
1k"
1h"
1e"
1`"
1p#
1k#
1h#
1e#
1a#
1^#
1X#
1U#
1R#
1N#
1K#
1E#
1B#
1?#
1;#
18#
12#
1/#
1,#
1(#
1%#
1~"
1{"
1x"
1t"
1q"
1l"
1f"
1c"
1["
0"%
0y$
0w$
0s$
0q$
0o$
0m$
0k$
0i$
0g$
0e$
0c$
0a$
0_$
0]$
0[$
0Y$
0T&
0R&
0P&
0N&
0L&
0J&
0H&
0F&
0D&
0B&
0@&
0>&
0<&
0{$
0x$
0v$
0t$
0r$
0p$
0n$
0l$
0j$
0h$
0f$
0d$
0b$
0`$
0^$
0\$
0Z$
0X$
0S&
0Q&
0O&
0M&
0K&
0I&
0G&
0E&
0C&
0A&
0?&
0=&
0r#
0L$
0F$
1m#
1I$
0c#
0C$
0Z#
1\#
0=$
1[#
1@$
0P#
0:$
0G#
1I#
04$
1H#
17$
0=#
01$
04#
16#
0+$
15#
1.$
0*#
0($
0!$
1"#
1%$
0v"
0|#
1n"
1y#
0a"
0q#
0i#
0f#
0b#
0_#
0Y#
0V#
0S#
0O#
0L#
0F#
0C#
0@#
0<#
09#
03#
00#
0-#
0)#
0&#
0|"
0y"
0u"
0r"
0g"
19&
14&
13&
11&
10&
1,&
1v%
1r%
1c%
1_%
1q%
1p%
1m%
1l%
1k%
1)&
1'&
1#&
1"&
1!&
1z%
1y%
1(&
1&&
1o%
1;&
0d%
06&
1\%
12&
0U%
0.&
1Y%
1R%
1t%
0L%
0u%
1O%
0s%
1f%
1I%
1n%
0C%
0w%
1F%
0+&
1i%
1@%
1$&
0:%
0*&
1=%
0{%
1}%
17%
1x%
01%
0|%
14%
1.%
1j%
0s#
1W$
1F$
1Z#
0\#
1=$
0[#
1G#
0I#
14$
0H#
14#
06#
1+$
05#
1!$
0Y%
1u%
0O%
1s%
0f%
1w%
0F%
1+&
0i%
1*&
0=%
1{%
0}%
04%
1h%
0V$
1[#
1c#
1C$
1H#
1P#
1:$
15#
1=#
11$
0I%
0n%
0u%
0@%
0$&
0w%
07%
0x%
0*&
1$%
1Y"
08"
0c#
0C$
0m#
0I$
0P#
0:$
0[#
0@$
0=#
01$
0H#
07$
17"
05"
1C%
1w%
1I%
1n%
1:%
1*&
1@%
1$&
11%
1|%
17%
1x%
1b
0$!
1X"
1m#
1I$
1L$
0W$
1[#
1@$
1c#
1C$
1H#
17$
1P#
1:$
0@%
0$&
0C%
0w%
07%
0x%
0:%
0*&
0.%
01%
0|%
16"
1'!
0L$
1W$
0c#
0C$
0m#
0I$
0P#
0:$
0[#
0@$
1:%
1*&
1@%
1$&
11%
1|%
17%
1x%
1.%
0Y"
1m#
1I$
1L$
0W$
1[#
1@$
1c#
1C$
07"
07%
0x%
0:%
0*&
0.%
01%
0|%
0b
1Y"
0L$
1W$
0c#
0C$
0m#
0I$
17"
11%
1|%
17%
1x%
1.%
1b
0Y"
1m#
1I$
1L$
0W$
07"
0.%
01%
0|%
0b
1Y"
0L$
1W$
17"
1.%
1b
0Y"
07"
0b
1Y"
17"
1b
#660000
0_
0=
0`
0;
0\
0^
0:
0<
08
0[
0>
0W
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
09
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0X
0Y
0Z
0?
0@
0]
0a
0%!
0&!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
0q!
0s!
0r!
0^"
0]"
0Z"
0o#
0j#
0g#
0d#
0`#
0]#
0W#
0T#
0Q#
0M#
0J#
0D#
0A#
0>#
0:#
07#
01#
0.#
0+#
0'#
0$#
0}"
0z"
0w"
0s"
0p"
0k"
0h"
0e"
0b"
0\"
0`"
0p#
0k#
0h#
0e#
0a#
0^#
0X#
0U#
0R#
0N#
0K#
0E#
0B#
0?#
0;#
08#
02#
0/#
0,#
0(#
0%#
0~"
0{"
0x"
0t"
0q"
0l"
0i"
0f"
0c"
0["
1"%
1y$
1w$
1u$
1s$
1q$
1o$
1m$
1k$
1i$
1g$
1e$
1c$
1a$
1_$
1]$
1[$
1Y$
1T&
1R&
1P&
1N&
1L&
1J&
1H&
1F&
1D&
1B&
1@&
1>&
1<&
1{$
1!%
1z$
1x$
1v$
1t$
1r$
1p$
1n$
1l$
1j$
1h$
1f$
1d$
1b$
1`$
1^$
1\$
1Z$
1X$
1S&
1Q&
1O&
1M&
1K&
1I&
1G&
1E&
1C&
1A&
1?&
1=&
1#%
1~$
1}$
1L$
0W$
0F$
0m#
0I$
1c#
1C$
0Z#
0=$
0[#
0@$
1P#
1:$
0G#
04$
0H#
07$
1=#
11$
04#
0+$
05#
0.$
1*#
1($
0!$
0"#
0%$
1v"
1|#
0n"
0w#
0y#
0l#
0!#
0m"
0d"
0t#
1g%
1:&
17&
1/&
1~%
1d%
1^%
16&
0\%
02&
1U%
1.&
1Y%
0R%
0t%
1L%
1u%
1O%
1f%
0I%
0n%
1C%
1w%
1F%
1i%
0@%
0$&
1:%
1*&
1=%
1}%
07%
0x%
11%
1|%
14%
0.%
0Y"
07"
0b
#1000000
