--- # ALPS Formula File version WW07.1 2013

 # R : R * C Residency
 # C : R * C Cdyn weight

CrClocks: R
FPS: R
GT_BW_GBPS : R
GT_RD_BW_GBPS : R
GT_WR_BW_GBPS : R
GT_PTL_WR_BW_GBPS : R
GT_RCZ_RD_BW_GBPS : R
GT_RCZ_WR_BW_GBPS : R
GT_HIZ_RD_BW_GBPS : R
GT_HIZ_WR_BW_GBPS : R
GT_STC_RD_BW_GBPS : R
GT_STC_WR_BW_GBPS : R
GT_RCC_RD_BW_GBPS : R
GT_RCC_WR_BW_GBPS : R
GT_MT_RD_BW_GBPS : R
GT_VERTEX_RD_BW_GBPS : R
GT_DC_RD_BW_GBPS : R
GT_DC_WR_BW_GBPS : R
GT_CS_RD_BW_GBPS : R
GT_CS_WR_BW_GBPS : R
GT_GAM_RD_BW_GBPS : R
GT_OTHER_RD_BW_GBPS : R
GT_OTHER_WR_BW_GBPS : R
LLC_LOOKUP_BW_GBPS : R
LLC_HIT_BW_GBPS : R
LLC_MISS_BW_GBPS : R
LLC_RD_LOOKUP_BW_GBPS : R
LLC_RD_HIT_BW_GBPS : R
LLC_RD_MISS_BW_GBPS : R
LLC_UC_RD_LOOKUP_BW_GBPS : R
LLC_UC_RD_MISS_BW_GBPS : R
LLC_LOAD_LOOKUP_BW_GBPS : R
LLC_LOAD_HIT_BW_GBPS : R
LLC_LOAD_MISS_BW_GBPS : R
LLC_DLOAD_LOOKUP_BW_GBPS : R
LLC_DLOAD_HIT_BW_GBPS : R
LLC_DLOAD_MISS_BW_GBPS : R
LLC_C_WR_LOOKUP_BW_GBPS : R
LLC_C_WR_HIT_BW_GBPS : R
LLC_C_WR_MISS_BW_GBPS : R
LLC_UC_WR_LOOKUP_BW_GBPS : R
LLC_UC_WR_MISS_BW_GBPS : R
DRAM_RD_BW_GBPS : R
DRAM_WR_BW_GBPS : R
DRAM_BW_GBPS : R


EU:
  TC:
    PS0_TC: R * C
    PS1_TC: R * C
    PS2_TC_1Dispatch: R * C
    PS2_TC_2Dispatch: R * C
    PS2_TC_3Dispatch: R * C
    PS2_TC_4Dispatch: R * C

  GRF:
     PS2_GRF_READ: R * C
     PS2_GRF_WRITE: R * C
     PS2_GRF_SEND_PATH: R * C

  Accumulator:
     PS2_Accumulator_READ: R * C
     PS2_Accumulator_WRITE: R * C

  FPU0:
     PS0_EU_FPU0: R * C
     PS1_EU_FPU0: R * C
     PS2_EU_FPU0:
      FPU0_mad_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_pln_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_int16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_int32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_int64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_pln_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_pln_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sad_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_intbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_DP4A_exec: R[PS2_EU_FPU0] * R * C 
      FPU0_DP4A_bypass: R[PS2_EU_FPU0] * R * C 
      FPU0_mad_mul_sw: R * C 
      FPU0_mad_add_sw: R * C 
      FPU0_dtype_sw: R * C 
      FPU0_raw_mov: R[PS2_EU_FPU0] * R * C 
  
  FPU1:
    PS0_EU_FPU1: R * C
    PS1_EU_FPU1: R * C
    PS2_EU_FPU1:
      FPU1_mad_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_fp16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_pln_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_fp32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_fp64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_int64: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_pln_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_floatbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_pln_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sad_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_intbypass: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
  
  EM:
      EM_transc_fp32: R[PS2_EU_EM] * R * LINEST[C,R[FPU1_toggle_rate]]
      EM_transc_int32: R[PS2_EU_EM] * R * LINEST[C,R[FPU1_toggle_rate]]
  ExtraPipe:
      ExtraPipe_DPAS_Float: R * C
      ExtraPipe_DPAS_Int: R * C
      ExtraPipe_DPASW_Float: R * C
      ExtraPipe_DPASW_Int: R * C
  GA:
    PS0_GA: R * C
    PS1_GA: R * C
    PS2_GA:
      PS2_GA_EM1Src_SinglePipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_SinglePipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_SinglePipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_SinglePipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_SinglePipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_SinglePipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_FPU1Src_SinglePipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_FPU2Src_SinglePipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_FPU3Src_SinglePipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_FPU1Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_FPU2Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_FPU3Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_FPU1Src_SinglePipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_FPU2Src_SinglePipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_FPU3Src_SinglePipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_FPU1Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_FPU2Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM1Src_FPU3Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_FPU1Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_FPU2Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_FPU3Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_FPU1Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_FPU2Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_FPU3Src_DualPipe: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_FPU1Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_FPU2Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM2Src_FPU3Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_FPU1Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_FPU2Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_EM3Src_FPU3Src_DualPipe_Acc: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_SRC0_Swizzle: R * C
      PS2_GA_SRC0_Scalar: R * C
      PS2_GA_SRC1_Swizzle: R * C
      PS2_GA_SRC1_Scalar: R * C
      PS2_GA_SRC2_Swizzle: R * C
      PS2_GA_SRC2_Scalar: R * C
      PS2_GA_ExtraPipe: R * C
  DOP:
    PS0_EU_DOP: R * C
    PS1_EU_DOP: R * C
    PS2_EU_DOP: R * C
  SMALL:
    PS0_EU_SMALL_DOP : R * C
    PS0_EU_SMALL : R * C
    PS1_EU_SMALL : R * C
    PS2_EU_SMALL : R * C
  CPunit:
    PS0_EU_CPunit : R * C
    PS2_EU_CPunit : R * C
  Assign:
    PS0_EU_Assign_DOP : R * C
    PS0_EU_Assign : R * C
    PS2_EU_Assign : R * C
  Repeater:
    PS0_EU_Repeater_DOP : R * C
    PS0_EU_Repeater : R * C
    PS1_EU_Repeater : R * C
    PS2_EU_Repeater : R * C
  CLKGLUE:
    PS0_EU_CLKGLUE_DOP: R * C
    PS0_EU_CLKGLUE: R * C
    PS2_EU_CLKGLUE: R * C
  NONCLKGLUE:
    PS0_EU_NONCLKGLUE_DOP: R * C
    PS0_EU_NONCLKGLUE: R * C
    PS1_EU_NONCLKGLUE: R * C
    PS2_EU_NONCLKGLUE: R * C
  DFX:
    PS0_EU_DFX: R * C
    PS2_EU_DFX: R * C
EU_Utilization: R
EU_IPC: R
GA_toggle_rate: R
FPU1_toggle_rate: R
FPU0_toggle_rate: R

L3_Bank:
   L3Node_Ring:
    PS2_L3Node_Ring: R * C
   Foveros:
    Foveros_compute: R * C
    Foveros_rambo: R * C
   LTCD_EBB:
    PS0_LTCD_EBB: R * C
    PS1_LTCD_EBB: R * C
    PS2_LTCD_EBB:
     PS2_LTCD_EBB_Read: R * C
     PS2_LTCD_EBB_Write: R * C
     PS2_LTCD_EBB_HB_Read: R * C
     PS2_LTCD_EBB_HB_Write: R * C 
     PS2_LTCD_EBB_URB_32B_Read: R * C                                          
     PS2_LTCD_EBB_URB_32B_Write: R * C                                         
     PS2_LTCD_EBB_URB_64B_Read: R * C                                          
     PS2_LTCD_EBB_URB_64B_Write: R * C  
   LTCD_Data:
    PS0_LTCD_DATA: R * C
    PS1_LTCD_DATA: R * C
    PS2_LTCD_Data:
     PS2_LTCD_DATA_READ: R * C
     PS2_LTCD_DATA_WRITE: R * C
     PS2_LTCD_DATA_EVICTION: R * C
     PS2_LTCD_ATOMIC_WRITE_HIT: R * C
     PS2_LTCD_ATOMIC_WRITE_MISS: R * C
     PS2_LTCD_ATOMIC_READ: R * C
     PS2_LTCD_COAMA_ATOMICS_HIT: R * C
     PS2_LTCD_DATA_WRITE_CC_128: R * C
     PS2_LTCD_DATA_EVICT_CC_128_128B_FILL: R * C
     PS2_LTCD_DATA_EVICT_CC_128_64B_FILL: R * C
     PS2_LTCD_URB_READ_32b: R * C
     PS2_LTCD_URB_READ_64b: R * C
     PS2_LTCD_URB_WRITE_64b: R * C
     PS2_LTCD_URB_WRITE_32b: R * C
     PS2_LTCD_URB_partial_write: R * C
     PS2_LTCD_DATA_Else: R * C
   LTCD_Tag:
    PS0_LTCD_TAG: R * C
    PS2_LTCD_Tag: 
     PS2_LTCD_TAG_READ: R * C
     PS2_LTCD_TAG_WRITE: R * C
     PS2_LTCD_TAG_WRITE_FILL_HIT: R * C
     PS2_LTCD_TAG_EVICTION_1_SUBSEC: R * C
     PS2_LTCD_TAG_EVICTION_2_SUBSEC: R * C
     PS2_LTCD_TAG_WRITE_CC_128: R * C
     PS2_LTCD_TAG_Else: R * C
   LSQD:
    PS0_LSQD: R * C
    PS1_LSQD: R * C
    PS2_LSQD:
     PS2_LSQD_WRITE: R * C
     PS2_LSQD_READ_RF: R * C
     PS2_LSQD_LNE_HIT_DATA_RETURN: R * C
     PS2_LSQD_WRITE_CC_128: R * C
     PS2_LSQD_Else: R * C
   LSQC:
    PS0_LSQC: R * C
    PS1_LSQC: R * C
    PS1_LSQC_PW_STALL: R * C
    PS2_LSQC: R * LINEST[C,R[LSQC_activeslots_per_clock]]
   LTCC:
    PS0_LTCC: R * C
    PS1_LTCC: R * C
    PS2_LTCC:
     PS2_LTCC_LKUP: R * C
     PS2_LTCC_FILL: R * C
     PS2_LTCC_DCH: R * C
   LBI:
    PS0_LBI: R * C
    PS1_LBI: R * C
    PS2_LBI:
     PS2_LBI_BANK_READ : R * C
     PS2_LBI_BANK_WRITE : R * C
     PS2_LBI_MEFFILL: R * C
     PS2_LBI_BANK_READ_URB: R * C
     PS2_LBI_BANK_WRITE_URB: R * C
     PS2_LBI_Else: R * C
   L3BankOther:
    PS0_L3BankOther: R * C
    PS1_L3BankOther: R * C
    PS2_L3BankOther: R * C
   DOP:
    PS0_L3_Bank_DOP: R * C
    PS2_L3_Bank_DOP: R * C
   DFX:
    PS0_L3_Bank_DFX: R * C
    PS2_L3_Bank_DFX: R * C
   SMALL:
    PS0_L3_Bank_SMALL: R * C
    PS1_L3_Bank_SMALL: R * C
    PS2_L3_Bank_SMALL: R * C
   CPunit:
    PS0_L3_Bank_CPunit: R * C
    PS2_L3_Bank_CPunit: R * C
   Assign:
    PS0_L3_Bank_Assign: R * C
    PS2_L3_Bank_Assign: R * C
   Repeater:
    PS0_L3_Bank_Repeater: R * C
    PS1_L3_Bank_Repeater: R * C
    PS2_L3_Bank_Repeater: R * C
   CLKGLUE:
    PS0_L3_Bank_CLKGLUE: R * C
    PS2_L3_Bank_CLKGLUE: R * C
   NONCLKGLUE:
    PS0_L3_Bank_NONCLKGLUE: R * C
    PS1_L3_Bank_NONCLKGLUE: R * C
    PS2_L3_Bank_NONCLKGLUE: R * C
L3Node:
   LTCD_EBB:
    PS0_LTCD_EBB: 0.588 * R * C
    PS1_LTCD_EBB: 0.588 * R * C
    PS2_LTCD_EBB:
     PS2_LTCD_EBB_Read: 0.588 * R * C
     PS2_LTCD_EBB_Write: 0.588 * R * C
     PS2_LTCD_EBB_HB_Read: 0.588 * R * C
     PS2_LTCD_EBB_HB_Write: 0.588 * R * C 
     PS2_LTCD_EBB_URB_32B_Read: 0.588 * R * C                                          
     PS2_LTCD_EBB_URB_32B_Write: 0.588 * R * C                                         
     PS2_LTCD_EBB_URB_64B_Read: 0.588 * R * C                                          
     PS2_LTCD_EBB_URB_64B_Write: 0.588 * R * C  
   LTCD_Data:
    PS0_LTCD_DATA: 0.588 * R * C
    PS1_LTCD_DATA: 0.588 * R * C
    PS2_LTCD_Data:
     PS2_LTCD_DATA_READ: 0.588 * R * C
     PS2_LTCD_DATA_WRITE: 0.588 * R * C
     PS2_LTCD_DATA_EVICTION: 0.588 * R * C
     PS2_LTCD_ATOMIC_WRITE_HIT: 0.588 * R * C
     PS2_LTCD_ATOMIC_WRITE_MISS: 0.588 * R * C
     PS2_LTCD_ATOMIC_READ: 0.588 * R * C
     PS2_LTCD_COAMA_ATOMICS_HIT: 0.588 * R * C
     PS2_LTCD_DATA_WRITE_CC_128: 0.588 * R * C
     PS2_LTCD_DATA_EVICT_CC_128_128B_FILL: 0.588 * R * C
     PS2_LTCD_DATA_EVICT_CC_128_64B_FILL: 0.588 * R * C
     PS2_LTCD_URB_READ_32b: 0.588 * R * C
     PS2_LTCD_URB_READ_64b: 0.588 * R * C
     PS2_LTCD_URB_WRITE_64b: 0.588 * R * C
     PS2_LTCD_URB_WRITE_32b: 0.588 * R * C
     PS2_LTCD_URB_partial_write: 0.588 * R * C
     PS2_LTCD_DATA_Else: 0.588 * R * C
   LTCD_Tag:
    PS0_LTCD_TAG: 0.588 * R * C
    PS2_LTCD_Tag: 
     PS2_LTCD_TAG_READ: 0.588 * R * C
     PS2_LTCD_TAG_WRITE: 0.588 * R * C
     PS2_LTCD_TAG_WRITE_FILL_HIT: 0.588 * R * C
     PS2_LTCD_TAG_EVICTION_1_SUBSEC: 0.588 * R * C
     PS2_LTCD_TAG_EVICTION_2_SUBSEC: 0.588 * R * C
     PS2_LTCD_TAG_WRITE_CC_128: 0.588 * R * C
     PS2_LTCD_TAG_Else: 0.588 * R * C
   LSQD:
    PS0_LSQD: 0.588 * R * C
    PS1_LSQD: 0.588 * R * C
    PS2_LSQD:
     PS2_LSQD_WRITE: 0.588 * R * C
     PS2_LSQD_READ_RF: 0.588 * R * C
     PS2_LSQD_LNE_HIT_DATA_RETURN: 0.588 * R * C
     PS2_LSQD_WRITE_CC_128: 0.588 * R * C
     PS2_LSQD_Else: 0.588 * R * C
   LSQC:
    PS0_LSQC: 0.588 * R * C
    PS1_LSQC: 0.588 * R * C
    PS1_LSQC_PW_STALL: 0.588 * R * C
    PS2_LSQC: 0.588 * R * LINEST[C,R[LSQC_activeslots_per_clock]]
   LTCC:
    PS0_LTCC: 0.588 * R * C
    PS1_LTCC: 0.588 * R * C
    PS2_LTCC:
     PS2_LTCC_LKUP: 0.588 * R * C
     PS2_LTCC_FILL: 0.588 * R * C
     PS2_LTCC_DCH: 0.588 * R * C
   LBI:
    PS0_LBI: 0.588 * R * C
    PS1_LBI: 0.588 * R * C
    PS2_LBI:
     PS2_LBI_BANK_READ : 0.588 * R * C
     PS2_LBI_BANK_WRITE : 0.588 * R * C
     PS2_LBI_MEFFILL: 0.588 * R * C
     PS2_LBI_BANK_READ_URB: 0.588 * R * C
     PS2_LBI_BANK_WRITE_URB: 0.588 * R * C
     PS2_LBI_Else: 0.588 * R * C
   L3BankOther:
    PS0_L3BankOther: 0.588 * R * C
    PS1_L3BankOther: 0.588 * R * C
    PS2_L3BankOther: 0.588 * R * C
   DOP:
    PS0_L3_Bank_DOP: 0.588 * R * C
    PS2_L3_Bank_DOP: 0.588 * R * C
   DFX:
    PS0_L3_Bank_DFX: 0.588 * R * C
    PS2_L3_Bank_DFX: 0.588 * R * C
   SMALL:
    PS0_L3_Bank_SMALL: 0.588 * R * C
    PS1_L3_Bank_SMALL: 0.588 * R * C
    PS2_L3_Bank_SMALL: 0.588 * R * C
   CPunit:
    PS0_L3_Bank_CPunit: 0.588 * R * C
    PS2_L3_Bank_CPunit: 0.588 * R * C
   Assign:
    PS0_L3_Bank_Assign: 0.588 * R * C
    PS2_L3_Bank_Assign: 0.588 * R * C
   Repeater:
    PS0_L3_Bank_Repeater: 0.588 * R * C
    PS1_L3_Bank_Repeater: 0.588 * R * C
    PS2_L3_Bank_Repeater: 0.588 * R * C
   CLKGLUE:
    PS0_L3_Bank_CLKGLUE: 0.588 * R * C
    PS2_L3_Bank_CLKGLUE: 0.588 * R * C
   NONCLKGLUE:
    PS0_L3_Bank_NONCLKGLUE: 0.588 * R * C
    PS1_L3_Bank_NONCLKGLUE: 0.588 * R * C
    PS2_L3_Bank_NONCLKGLUE: 0.588 * R * C

Sampler:
   FL:
    PS0_FL_DOP: R * C
    PS0_FL: R * C
    PS1_FL: R * C
    PS2_FL:
     PS2_FL_FastBilinear_no_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Bilinear_Unorm_Alpha_no_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Bilinear_Unorm_NoAlpha_no_data_dep_bypass: R *  LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Bilinear_NoUnorm_no_data_dep_bypass: R *  LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_FastAniso_gt2W_no_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_FastAniso_2W_no_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_LinearFastAniso_no_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_NonLinearFastAniso_no_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_FastLinear_no_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Trilinear_Eff_no_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Trilinear_no_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Nearest_no_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_LinearAnisotropic_no_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_NonLinearAnisotropic_no_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_FastBilinear_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Bilinear_Unorm_Alpha_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Bilinear_Unorm_NoAlpha_data_dep_bypass: R *  LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Bilinear_NoUnorm_data_dep_bypass: R *  LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_FastAniso_gt2W_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_FastAniso_2W_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_LinearFastAniso_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_NonLinearFastAniso_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_FastLinear_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Trilinear_Eff_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Trilinear_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Nearest_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_LinearAnisotropic_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_NonLinearAnisotropic_data_dep_bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Aniso: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Trilinear: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Trilinear_Unorm: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_Bypass: R * LINEST[C,R[FL_Toggle_Rate]]
     PS2_FL_else: R * LINEST[C,R[FL_Toggle_Rate]]
    
   PL:
    PS0_PL_DOP: R * C
    PS0_PL: R * C
    PS1_PL: R * C
    PS2_PL:
     PS2_PL_sample_l: R * LINEST[C,R[PL_Toggle_Rate]]
     PS2_PL_LD: R * LINEST[C,R[PL_Toggle_Rate]]
     PS2_PL_vol_bilinear: R * LINEST[C,R[PL_Toggle_Rate]]
     PS2_PL_vol_trilinear:  R * LINEST[C,R[PL_Toggle_Rate]]
     PS2_PL_vol_nearest:  R * LINEST[C,R[PL_Toggle_Rate]]
     PS2_PL_else: R * LINEST[C,R[PL_Toggle_Rate]]
     PS2_PL_aniso: R * LINEST[C,R[PL_Toggle_Rate]]
     PS2_PL_bilinear: R * LINEST[C,R[PL_Toggle_Rate]]
     PS2_PL_trilinear: R * LINEST[C,R[PL_Toggle_Rate]]
     PS2_PL_nearest: R * LINEST[C,R[PL_Toggle_Rate]]

   SMALL_PL:
     PS0_SMALL_PL_DOP: R * C
     PS0_SMALL_PL: R * C 
     PS1_SMALL_PL: R * C 
     PS2_SMALL_PL:
      PS2_SMALL_PL_LOD: R * C
      PS2_SMALL_PL_NOLOD: R * C
    
   SC:
    PS0_SC_DOP: R * C
    PS0_SC: R * C
    PS1_SC: R * C
    PS2_SC:
     PS2_SC_sample_8x8: R * C
     PS2_SC_Nearest_32BPT_SRGB: R * C
     PS2_SC_Nearest_32BPT_NoSRGB: R * C
     PS2_SC_Nearest_64BPT_SRGB: R * C
     PS2_SC_Nearest_64BPT_NoSRGB: R * C
     PS2_SC_Nearest_128BPT_SRGB: R * C
     PS2_SC_Nearest_128BPT_NoSRGB: R * C
     PS2_SC_FastLinear_SC_SRGB: R * C
     PS2_SC_FastLinear_SC_NoSRGB: R * C
     PS2_SC_FastAniso_SRGB: R * C
     PS2_SC_FastAniso_NoSRGB: R * C
     PS2_SC_Aniso_SRGB: R * C
     PS2_SC_Aniso_NoSRGB: R * C
     PS2_SC_Bilinear_Else_SRGB: R * C
     PS2_SC_Bilinear_Else_NoSRGB: R * C
     PS2_SC_Other: R * C
     PS2_SC_Media_Sample8x8: R * C
   SC_Cache:
     PS2_SC_DataRam:
      PS2_SC_DataRam_READ_1PORT: R * C
      PS2_SC_DataRam_READ_2PORT: R * C
      PS2_SC_DataRam_WRITE: R * C
     PS2_SC_LatFifo:      
      PS2_SC_LatFifo_READ: R * C
      PS2_SC_LatFifo_WRITE: R * C
   ST:
    PS0_ST_DOP: R * C
    PS0_ST: R * C
    PS1_ST: R * C
    PS2_ST:
     PS2_ST_Bank0_Access0 : R * C
     PS2_ST_Bank1_Access1 : R * C
     PS2_ST_Bank1_Access2 : R * C
     PS2_ST_Bank2_Access2 : R * C
     PS2_ST_Bank2_Access3 : R * C
     PS2_ST_Bank2_Access4 : R * C
     PS2_ST_Bank3_Access3 : R * C
     PS2_ST_Bank3_Access4 : R * C
     PS2_ST_Bank3_Access5 : R * C
     PS2_ST_Bank3_Access6 : R * C
     PS2_ST_Bank4_Access4 : R * C
     PS2_ST_Bank4_Access5 : R * C
     PS2_ST_Bank4_Access6 : R * C
     PS2_ST_Bank4_Access7 : R * C
     PS2_ST_Bank4_Access8 : R * C

   DG:
    PS0_DG_DOP: R * C
    PS0_DG: R * C
    PS1_DG: R * C
    PS0_SMALL_DG: R * C
    PS1_SMALL_DG: R * C
    PS2_SMALL_DG_EN: R * C
    PS2_DG:
     PS2_DG_point_nearest_linear_32bpt: R * C
     PS2_DG_point_nearest_linear_not32bpt: R * C
     PS2_DG_aniso_2way: R * C
     PS2_DG_aniso_gt_2way: R * C
     PS2_DG_volumetric_point: R * C
     PS2_DG_volumetric_linear: R * C
     PS2_DG_babydg: R * C
     PS2_DG_else: R * C

   SI:
    PS0_SI: R * C
    PS1_SI: R * C
    PS2_SI:
     PS2_SI_sample_1_2: R * C
     PS2_SI_sample_3: R * C
     PS2_SI_sample_4: R * C
     PS2_SI_sample_8x8: R * C
     PS2_SI_ldmode: R * C
     PS2_SI_sampleg: R * C
     PS2_SI_ld2dms: R * C
     PS2_SI_media: R * C
     PS2_SI_else: R * C
   SO:
    PS0_SO_DOP: R * C
    PS0_SO: R * C
    PS1_SO: R * C
    PS2_SO_ANYPIXELMODE: R * C
    PS2_SO_FLSOBYPASS: R * C
   DM:
    PS0_DM_DOP: R * C
    PS0_DM: R * C
    PS1_DM: R * C
    PS2_DM_BDM:
     PS2_DM_BC1: R * C
     PS2_DM_BC2_5: R * C
     PS2_DM_BC6_7: R * C
     PS2_DM_ETC: R * C
     PS2_DM_ETC2: R * C
     PS2_DM_ETC_EAC: R * C
     PS2_DM_ELSE: R * C
     PS2_DM_Expanded: R * C

   DM_PALRAM:
     PS2_DM_PALRAM_READ: R * C
     PS2_DM_PALRAM_WRITE: R * C
   FT:
    PS0_FT_DOP: R * C
    PS0_FT: R * C
    PS1_FT: R * C
    PS2_FT: R * C
   MT:
    PS0_MT_DOP: R * C
    PS0_MT: R * C
    PS1_MT: R * C
    PS2_MT:
     PS2_MT_bypass: R * C
     PS2_MT_bypass_paired: R * C
     PS2_MT_tile_y: R * C
     PS2_MT_tile_y_paired: R * C
     PS2_MT_tile_else: R * C
   MT_Cache:
    PS0_MT_LatFifo: R * C
    PS0_MT_DataRam: R * C
    PS2_MT_LatFifo:
     PS2_MT_LatFifo_READ: R * C
     PS2_MT_LatFifo_WRITE: R * C
     PS2_MT_LatFifo_READ&WRITE: R * C
    PS2_MT_DataRam:
     PS2_MT_DataRam_READ: R * C
     PS2_MT_DataRam_WRITE: R * C
     PS2_MT_DataRam_READ&WRITE: R * C
   SVSM:
    PS0_SVSM: R * C
    PS1_SVSM: R * C
    PS2_SVSM: R * C
   AVS:
    PS0_AVS_DOP: R * C        
    PS0_AVS: R * C        
    PS1_AVS: R * C        
    PS2_AVS:      
     PS2_AVS_Scalar: R * C
     PS2_AVS_Convolution: R * C
     PS2_AVS_CorrelationSearch: R * C
     PS2_AVS_Centroid: R * C
     PS2_AVS_MinMax: R * C
     PS2_AVS_MinMaxFilter: R * C
     PS2_AVS_Erode: R * C
     PS2_AVS_Dilate: R * C
     PS2_AVS_BoolCentroid: R * C

   IEF:
    PS0_IEF_DOP: R * C        
    PS0_IEF: R * C        
    PS1_IEF: R * C        
    PS2_IEF:      
     PS2_IEF_NoBypass: R * C
     PS2_IEF_Bypass: R * C
   CRE:
    PS0_CRE_DOP: R * C        
    PS0_CRE: R * C        
    PS1_CRE: R * C        
    PS2_CRE:      
     PS2_CRE_FRONT_ACTIVE: R * C
     PS2_CRE_INTRA: R * C
     PS2_CRE_INTRA_SKIP: R * C
     PS2_CRE_FBR: R * C
   IME:
    PS0_IME_DOP: R * C        
    PS0_IME: R * C        
    PS1_IME_BACK: R * C
    PS1_IME_FRONT: R * C
    PS2_IME:      
     PS2_IME_BACK_ACTIVE: R * C
     PS2_IME_FRONT_ACTIVE: R * C
   MEDIASMP_SMALL:
    PS0_MEDIASMP_SMALL_DOP: R * C
    PS0_MEDIASMP_SMALL: R * C
    PS1_MEDIASMP_SMALL: R * C
    PS2_MEDIASMP_SMALL: R * C
   MEDIASMP_CPunit:
    PS0_MEDIASMP_CPunit_DOP: R * C
    PS0_MEDIASMP_CPunit: R * C
    PS2_MEDIASMP_CPunit: R * C
   MEDIASMP_Assign:
    PS0_MEDIASMP_Assign_DOP: R * C
    PS0_MEDIASMP_Assign: R * C
    PS2_MEDIASMP_Assign: R * C
   MEDIASMP_Repeater:
    PS0_MEDIASMP_Repeater_DOP: R * C
    PS0_MEDIASMP_Repeater: R * C
    PS1_MEDIASMP_Repeater: R * C
    PS2_MEDIASMP_Repeater: R * C
   MEDIASMP_DFX:
    PS0_MEDIASMP_DFX_DOP: R * C
    PS0_MEDIASMP_DFX: R * C
    PS2_MEDIASMP_DFX: R * C
   MEDIASMP_CLKGLUE:
    PS0_MEDIASMP_CLKGLUE_DOP: R * C
    PS0_MEDIASMP_CLKGLUE: R * C
    PS2_MEDIASMP_CLKGLUE: R * C
   MEDIASMP_NONCLKGLUE:
    PS0_MEDIASMP_NONCLKGLUE_DOP: R * C
    PS0_MEDIASMP_NONCLKGLUE: R * C
    PS1_MEDIASMP_NONCLKGLUE: R * C
    PS2_MEDIASMP_NONCLKGLUE: R * C
   MEDIASMP_DOP:
    PS0_MEDIASMP_DOP: R * C
    PS2_MEDIASMP_DOP: R * C
   DFRSMP_SMALL:
    PS0_DFRSMP_SMALL_DOP: R * C
    PS0_DFRSMP_SMALL: R * C
    PS1_DFRSMP_SMALL: R * C
    PS2_DFRSMP_SMALL: R * C
   DFRSMP_CPunit:
    PS0_DFRSMP_CPunit_DOP: R * C
    PS0_DFRSMP_CPunit: R * C
    PS2_DFRSMP_CPunit: R * C
   DFRSMP_Assign:
    PS0_DFRSMP_Assign_DOP: R * C
    PS0_DFRSMP_Assign: R * C
    PS2_DFRSMP_Assign: R * C
   DFRSMP_Repeater:
    PS0_DFRSMP_Repeater_DOP: R * C
    PS0_DFRSMP_Repeater: R * C
    PS1_DFRSMP_Repeater: R * C
    PS2_DFRSMP_Repeater: R * C
   DFRSMP_DFX:
    PS0_DFRSMP_DFX_DOP: R * C
    PS0_DFRSMP_DFX: R * C
    PS2_DFRSMP_DFX: R * C
   DFRSMP_CLKGLUE:
    PS0_DFRSMP_CLKGLUE_DOP: R * C
    PS0_DFRSMP_CLKGLUE: R * C
    PS2_DFRSMP_CLKGLUE: R * C
   DFRSMP_NONCLKGLUE:
    PS0_DFRSMP_NONCLKGLUE_DOP: R * C
    PS0_DFRSMP_NONCLKGLUE: R * C
    PS1_DFRSMP_NONCLKGLUE: R * C
    PS2_DFRSMP_NONCLKGLUE: R * C
   DFRSMP_DOP:
    PS0_DFRSMP_DOP: R * C
    PS2_DFRSMP_DOP: R * C
   DFRSMP_DOP:
    PS0_DFRSMP_DOP: R * C
    PS2_DFRSMP_DOP: R * C    
FL_Toggle_Rate : R
PL_Toggle_Rate : R

DSSC:
   SLMFE:
    PS0_SLMFE: R * C
    PS1_SLMFE: R * C
    PS2_SLMFE_Atomic_Read: R * C
    PS2_SLMFE_Atomic_Write: R * C
    PS2_SLMFE_Read: R * C
    PS2_SLMFE_Write: R * C
   SLMBE:
    PS0_SLMBE: R * C
    PS1_SLMBE: R * C
    PS2_SLMBE_Atomic_Read: R * C
    PS2_SLMBE_Atomic_Write: R * C
    PS2_SLMBE_Read: R * C
    PS2_SLMBE_Write: R * C
   BC:
    PS0_BC: R * C
    PS0_BC_DOP: R * C
    PS1_BC: R * C
    PS2_BC:
     PS2_BC_COMPUTE: R * C
     PS2_BC_FLOWTHROUGH: R * C
     PS2_BC_BARYRAM_READ: R * C
     PS2_BC_BARYRAM_WRITE: R * C
   PSD:
    PS0_PSD: R * C
    PS0_PSD_DOP: R * C
    PS1_PSD: R * C
    PS2_PSD:
     PS2_PSD_THREADDISPATCH: R * C
     PS2_PSD_NOTHREADDISPATCH: R * C
     PS2_PSD_WAITINGONFLUSH: R * C
   PSD_Scoreboard:
    PS0_PSD_SCOREBOARD: R * C
    PS2_PSD_SCOREBOARD:
     PS2_PSD_SCOREBOARD_READ: R * C
     PS2_PSD_SCOREBOARD_WRITE: R * C
   PSD_BaryPayloadRAM:
    PS0_PSD_BARYPAYLDASMRAM: R * C
    PS2_PSD_BARYPAYLDASMRAM:
     PS2_PSD_BARYPAYLDASMRAM_READ: R * C
     PS2_PSD_BARYPAYLDASMRAM_WRITE: R * C
   DAPRSS:
    PS0_DAPRSS: R * C
    PS0_DAPRSS_DOP: R * C
    PS1_DAPRSS: R * C
    PS2_DAPRSS:
     PS2_DAPRSS_WRITEFLUSH: R * C
     PS2_DAPRSS_RTW_ALPHA_2PPC: R * C
     PS2_DAPRSS_RTW_ALPHA_4PPC: R * C
     PS2_DAPRSS_RTW_NOALPHA_2PPC: R * C
     PS2_DAPRSS_RTW_NOALPHA_4PPC: R * C
     PS2_DAPRSS_RTW_Z_ALPHA_2PPC: R * C
     PS2_DAPRSS_RTW_Z_NOALPHA_2PPC: R * C
     PS2_DAPRSS_CLEARRESOLVE: R * C
     PS2_DAPRSS_RENDERTARGETREAD: R * C
     PS2_DAPRSS_ELSE: R * C
     PS2_DAPRSS_REPCOL_2PPC: R * C
     PS2_DAPRSS_REPCOL_4PPC: R * C
   DAPRSS_BypassRAM:
    PS0_DAPRSS_BYPASSRAM: R * C
    PS2_DAPRSS_BYPASSRAM:
     PS2_DAPRSS_BYPASSRAM_READ: R * C
     PS2_DAPRSS_BYPASSRAM_WRITE: R * C
   GWL:
    PS0_GWL: R * C
    PS1_GWL: R * C
    PS2_GWL: R * C
   CPSS:
    PS0_CPSS: R * C
    PS1_CPSS: R * C
    PS2_CPSS_CPSdisstr: R * C
    PS2_CPSS_CPSenDap: R * C
    PS2_CPSS_CPSenPullstr: R * C
    PS2_CPSS_CPSenstr: R * C
   CPunit:
    PS0_DSSC_CPunit_DOP: R * C
    PS0_DSSC_CPunit: R * C
    PS2_DSSC_CPunit: R * C
   Assign:
    PS0_DSSC_Assign_DOP: R * C
    PS0_DSSC_Assign: R * C
    PS2_DSSC_Assign: R * C
   Repeater:
    PS0_DSSC_Repeater_DOP: R * C
    PS0_DSSC_Repeater: R * C
    PS1_DSSC_Repeater: R * C
    PS2_DSSC_Repeater: R * C
   CLKGLUE:
    PS0_DSSC_CLKGLUE_DOP: R * C
    PS0_DSSC_CLKGLUE: R * C
    PS2_DSSC_CLKGLUE: R * C
   NONCLKGLUE:
    PS0_DSSC_NONCLKGLUE_DOP: R * C
    PS0_DSSC_NONCLKGLUE: R * C
    PS1_DSSC_NONCLKGLUE: R * C
    PS2_DSSC_NONCLKGLUE: R * C
   SMALL:
    PS0_DSSC_SMALL_DOP: R * C
    PS0_DSSC_SMALL: R * C
    PS1_DSSC_SMALL: R * C
    PS2_DSSC_SMALL: R * C
   DFX:
    PS0_DSSC_DFX_DOP: R * C
    PS0_DSSC_DFX: R * C
    PS2_DSSC_DFX: R * C
   DOP:
    PS0_DSSC_DOP: R * C
    PS2_DSSC_DOP: R * C

ROSS:
   MA_IN:
    PS0_MA_IN: R * C
    PS1_MA_IN: R * C
    PS2_MA_IN: R * C
   MA_OUT:
    PS0_MA_OUT: R * C
    PS1_MA_OUT: R * C
    PS2_MA_OUT: R * C
   TDL:
    PS0_TDL: R * C
    PS1_TDL: R * C
    PS2_TDL:
     PS2_TDL_PSDDISPATCH: R * C
     PS2_TDL_NONPSDDISPATCH: R * C
   IC:
    PS0_IC: R * C
    PS1_IC: R * C
    PS2_IC: R * C
   IC_DataRAM:
    PS0_IC_DATARAM: R * C
    PS2_IC_DATARAM: 
     PS2_IC_DATARAM_READ: R * C
     PS2_IC_DATARAM_FRONTBUFFER_READ: R * C
     PS2_IC_DATARAM_WRITE: R * C
   SMALL:
    PS0_ROSS_SMALL_DOP: R * C
    PS0_ROSS_SMALL: R * C
    PS1_ROSS_SMALL: R * C
    PS2_ROSS_SMALL: R * C
   CPunit:
    PS0_ROSS_CPunit_DOP: R * C
    PS0_ROSS_CPunit: R * C
    PS2_ROSS_CPunit: R * C
   Assign:
    PS0_ROSS_Assign_DOP: R * C
    PS0_ROSS_Assign: R * C
    PS2_ROSS_Assign: R * C
   Repeater:
    PS0_ROSS_Repeater_DOP: R * C
    PS0_ROSS_Repeater: R * C
    PS1_ROSS_Repeater: R * C
    PS2_ROSS_Repeater: R * C
   CLKGLUE: 
    PS0_ROSS_CLKGLUE_DOP: R * C
    PS0_ROSS_CLKGLUE: R * C
    PS2_ROSS_CLKGLUE: R * C
   NONCLKGLUE: 
    PS0_ROSS_NONCLKGLUE_DOP: R * C
    PS0_ROSS_NONCLKGLUE: R * C
    PS1_ROSS_NONCLKGLUE: R * C
    PS2_ROSS_NONCLKGLUE: R * C
   DFX:
    PS0_ROSS_DFX_DOP: R * C
    PS0_ROSS_DFX: R * C
    PS2_ROSS_DFX: R * C
   DOP:
    PS0_ROSS_DOP: R * C
    PS2_ROSS_DOP: R * C
    
HDC:
   #HDCREQCMD1:
   # PS0_HDC_ReqCmd1_DOP: R * C
   # PS0_HDC_ReqCmd1: R * C
   # PS1_HDC_ReqCmd1: R * C
   # PS2_HDC_ReqCmd1:
   #  PS2_HDC_ReqCmd1_Sequenced_Typed_Read: R * C
   #  PS2_HDC_ReqCmd1_Sequenced_Typed_Write: R * C
   #  PS2_HDC_ReqCmd1_Sequenced_Else_Data_Read: R * C
   #  PS2_HDC_ReqCmd1_Sequenced_Else_Data_Write: R * C
   #  PS2_HDC_ReqCmd1_NonSequenced_Read: R * C
   #  PS2_HDC_ReqCmd1_NonSequenced_Write: R * C
   #  PS2_HDC_ReqCmd1_Other_GW_CPSS: R * C
   #HDCREQCMD2:
   # PS0_HDC_ReqCmd2_DOP: R * C
   # PS0_HDC_ReqCmd2: R * C
   # PS1_HDC_ReqCmd2: R * C
   # PS2_HDC_ReqCmd2:
   #   PS2_HDC_ReqCmd2_Sequenced_Typed_Read: R * C
   #   PS2_HDC_ReqCmd2_Sequenced_Typed_Write: R * C
   #   PS2_HDC_ReqCmd2_Sequenced_Else_Data_Read: R * C
   #   PS2_HDC_ReqCmd2_Sequenced_Else_Data_Write: R * C
   #   PS2_HDC_ReqCmd2_NonSequenced_Read: R * C
   #   PS2_HDC_ReqCmd2_NonSequenced_Write: R * C
   HDCREQCMD:
    PS0_HDCREQCMD: R * C
    PS1_HDCREQCMD: R * C
    PS2_HDCREQCMD_SIMD8_READ: R * C
    PS2_HDCREQCMD_SIMD8_WRITE: R * C
    PS2_HDCREQCMD_SIMD16_READ: R * C
    PS2_HDCREQCMD_SIMD16_WRITE: R * C
   HDCREQDATA:
    PS0_HDC_ReqData_DOP: R * C
    PS0_HDC_ReqData: R * C
    PS1_HDC_ReqData: R * C
    PS2_HDC_ReqData:
      PS2_HDC_ReqData_Sequenced_Typed_Write: R * C
      PS2_HDC_ReqData_Sequenced_Else_Data_Write: R * C
      PS2_HDC_ReqData_NonSequenced_Write: R * C
   HDCRET1:
    PS0_HDC_Ret1_DOP: R * C
    PS0_HDC_Ret1: R * C
    PS1_HDC_Ret1: R * C
    PS2_HDC_Ret1:
      PS2_HDC_Ret1_Message: R * C
      PS2_HDC_Ret1_MediaBlock: R * C
   HDCRET2:
    PS0_HDC_Ret2_DOP: R * C
    PS0_HDC_Ret2: R * C
    PS1_HDC_Ret2: R * C
    PS2_HDC_Ret2:
      PS2_HDC_Ret2_Message: R * C
      PS2_HDC_Ret2_MediaBlock: R * C
      PS2_HDC_Ret2_Other_GW: R * C
   HDCTLB:
    PS0_HDCTLB_DOP: R * C
    PS0_HDCTLB: R * C
    PS1_HDCTLB: R * C
    PS2_HDCTLB:
     PS2_HDCTLB_Read_Hit: R * C
     PS2_HDCTLB_Read_Miss: R * C
     PS2_HDCTLB_Write_Hit: R * C
     PS2_HDCTLB_Write_Miss: R * C
   HDCL1:
     PS0_HDCL1_DOP: R * C
     PS0_HDCL1: R * C
     PS1_HDCL1: R * C
     PS2_HDCL1:
       PS2_HDCL1_Read_Hit: R * C
       PS2_HDCL1_Read_Miss: R * C
       PS2_HDCL1_Write_Invalidate: R * C
       PS2_HDCL1_Bypass: R * C 
   HDCL1_CACHE:
     PS2_HDCL1_CACHE_READS: R * C
     PS2_HDCL1_CACHE_WRITES: R * C
   SMALL:
    PS0_HDC_SMALL_DOP: R * C
    PS0_HDC_SMALL: R * C
    PS1_HDC_SMALL: R * C
    PS2_HDC_SMALL: R * C
   CPunit:
    PS0_HDC_CPunit_DOP: R * C
    PS0_HDC_CPunit: R * C
    PS2_HDC_CPunit: R * C
   Assign:
    PS0_HDC_Assign_DOP: R * C
    PS0_HDC_Assign: R * C
    PS2_HDC_Assign: R * C
   Repeater:
    PS0_HDC_Repeater_DOP: R * C
    PS0_HDC_Repeater: R * C
    PS1_HDC_Repeater: R * C
    PS2_HDC_Repeater: R * C
   CLKGLUE:
    PS0_HDC_CLKGLUE_DOP: R * C
    PS0_HDC_CLKGLUE: R * C
    PS2_HDC_CLKGLUE: R * C
   NONCLKGLUE:
    PS0_HDC_NONCLKGLUE_DOP: R * C
    PS0_HDC_NONCLKGLUE: R * C
    PS1_HDC_NONCLKGLUE: R * C
    PS2_HDC_NONCLKGLUE: R * C
   DOP:
    PS0_HDC_DOP: R * C
    PS2_HDC_DOP: R * C
   DFX:
    PS0_HDC_DFX_DOP: R * C
    PS0_HDC_DFX: R * C
    PS2_HDC_DFX: R * C  
GAM:
   GAMFTLB:
    PS2_GAM_App: R * C
    PS2_GTI_App: R * C
    PS2_SQIDI_App: R * C
    PS2_Uncore_App: R * C
   DOP:
    PS0_GAM_DOP: R * C
    PS2_GAM_DOP: R * C
   SMALL:
    PS0_GAM_SMALL: R * C
    PS1_GAM_SMALL: R * C
    PS2_GAM_SMALL: R * C
   CPunit:
    PS0_GAM_CPunit: R * C
    PS2_GAM_CPunit: R * C
   Assign:
    PS0_GAM_Assign: R * C
    PS2_GAM_Assign: R * C
   Repeater:
    PS0_GAM_Repeater: R * C
    PS1_GAM_Repeater: R * C
    PS2_GAM_Repeater: R * C
   CLKGLUE:
    PS0_GAM_CLKGLUE: R * C
    PS2_GAM_CLKGLUE: R * C
   NONCLKGLUE:
    PS0_GAM_NONCLKGLUE: R * C
    PS1_GAM_NONCLKGLUE: R * C
    PS2_GAM_NONCLKGLUE: R * C
   DFX:
    PS0_GAM_DFX: R * C
    PS2_GAM_DFX: R * C
Other:
   Infra:
    PS2_BGF: R * C
    PS2_GA_SQIDI_RPT: R * C
    PS2_Media_Channel: R * C
    PS2_GTINFNORTH: R * C
    PS2_RASTER_Crossbar: R * C
    PS2_MidSlice_FF: R * C
    PS2_MDFI_GAM: R * C
   NODE:
    PS2_NODE: R*C
   URB:
    PS2_URB: R*C
   CCD:
    PS2_CCD: R*C
   GTP24C:
    PS0_GTP24C_DOP: R * C
    PS0_GTP24C: R * C
   ClockSpine:
    PS2_ClockSpine:
     PS2_ClockSpine_Slice: R * C
     PS2_ClockSpine_UnSlice: R * C
     PS2_ClockSpine_RC: R * C
   WIDI:
    PS0_WIDI_DOP: R * C
    PS0_WIDI: R * C
   Blitter:
    PS0_Blitter: R * C

Fabric:
   LTCD_EBB:
    PS0_LTCD_EBB: 0.20 * R * C
    PS1_LTCD_EBB: 0.20 * R * C
    PS2_LTCD_EBB:
     PS2_LTCD_EBB_Read: 0.20 * R * C
     PS2_LTCD_EBB_Write: 0.20 * R * C
     PS2_LTCD_EBB_HB_Read: 0.20 * R * C
     PS2_LTCD_EBB_HB_Write: 0.20 * R * C 
     PS2_LTCD_EBB_URB_32B_Read: 0.20 * R * C                                          
     PS2_LTCD_EBB_URB_32B_Write: 0.20 * R * C                                         
     PS2_LTCD_EBB_URB_64B_Read: 0.20 * R * C                                          
     PS2_LTCD_EBB_URB_64B_Write: 0.20 * R * C  
   LTCD_Data:
    PS0_LTCD_DATA: 0.20 * R * C
    PS1_LTCD_DATA: 0.20 * R * C
    PS2_LTCD_Data:
     PS2_LTCD_DATA_READ: 0.20 * R * C
     PS2_LTCD_DATA_WRITE: 0.20 * R * C
     PS2_LTCD_DATA_EVICTION: 0.20 * R * C
     PS2_LTCD_ATOMIC_WRITE_HIT: 0.20 * R * C
     PS2_LTCD_ATOMIC_WRITE_MISS: 0.20 * R * C
     PS2_LTCD_ATOMIC_READ: 0.20 * R * C
     PS2_LTCD_COAMA_ATOMICS_HIT: 0.20 * R * C
     PS2_LTCD_DATA_WRITE_CC_128: 0.20 * R * C
     PS2_LTCD_DATA_EVICT_CC_128_128B_FILL: 0.20 * R * C
     PS2_LTCD_DATA_EVICT_CC_128_64B_FILL: 0.20 * R * C
     PS2_LTCD_URB_READ_32b: 0.20 * R * C
     PS2_LTCD_URB_READ_64b: 0.20 * R * C
     PS2_LTCD_URB_WRITE_64b: 0.20 * R * C
     PS2_LTCD_URB_WRITE_32b: 0.20 * R * C
     PS2_LTCD_URB_partial_write: 0.20 * R * C
     PS2_LTCD_DATA_Else: 0.20 * R * C
   LTCD_Tag:
    PS0_LTCD_TAG: 0.20 * R * C
    PS2_LTCD_Tag: 
     PS2_LTCD_TAG_READ: 0.20 * R * C
     PS2_LTCD_TAG_WRITE: 0.20 * R * C
     PS2_LTCD_TAG_WRITE_FILL_HIT: 0.20 * R * C
     PS2_LTCD_TAG_EVICTION_1_SUBSEC: 0.20 * R * C
     PS2_LTCD_TAG_EVICTION_2_SUBSEC: 0.20 * R * C
     PS2_LTCD_TAG_WRITE_CC_128: 0.20 * R * C
     PS2_LTCD_TAG_Else: 0.20 * R * C
   LSQD:
    PS0_LSQD: 0.20 * R * C
    PS1_LSQD: 0.20 * R * C
    PS2_LSQD:
     PS2_LSQD_WRITE: 0.20 * R * C
     PS2_LSQD_READ_RF: 0.20 * R * C
     PS2_LSQD_LNE_HIT_DATA_RETURN: 0.20 * R * C
     PS2_LSQD_WRITE_CC_128: 0.20 * R * C
     PS2_LSQD_Else: 0.20 * R * C
   LSQC:
    PS0_LSQC: 0.20 * R * C
    PS1_LSQC: 0.20 * R * C
    PS1_LSQC_PW_STALL: 0.20 * R * C
    PS2_LSQC: 0.20 * R * LINEST[C,R[LSQC_activeslots_per_clock]]
   LTCC:
    PS0_LTCC: 0.20 * R * C
    PS1_LTCC: 0.20 * R * C
    PS2_LTCC:
     PS2_LTCC_LKUP: 0.20 * R * C
     PS2_LTCC_FILL: 0.20 * R * C
     PS2_LTCC_DCH: 0.20 * R * C
   LBI:
    PS0_LBI: 0.20 * R * C
    PS1_LBI: 0.20 * R * C
    PS2_LBI:
     PS2_LBI_BANK_READ : 0.20 * R * C
     PS2_LBI_BANK_WRITE : 0.20 * R * C
     PS2_LBI_MEFFILL: 0.20 * R * C
     PS2_LBI_BANK_READ_URB: 0.20 * R * C
     PS2_LBI_BANK_WRITE_URB: 0.20 * R * C
     PS2_LBI_Else: 0.20 * R * C
   L3BankOther:
    PS0_L3BankOther: 0.20 * R * C
    PS1_L3BankOther: 0.20 * R * C
    PS2_L3BankOther: 0.20 * R * C
   DOP:
    PS0_L3_Bank_DOP: 0.20 * R * C
    PS2_L3_Bank_DOP: 0.20 * R * C
   DFX:
    PS0_L3_Bank_DFX: 0.20 * R * C
    PS2_L3_Bank_DFX: 0.20 * R * C
   SMALL:
    PS0_L3_Bank_SMALL: 0.20 * R * C
    PS1_L3_Bank_SMALL: 0.20 * R * C
    PS2_L3_Bank_SMALL: 0.20 * R * C
   CPunit:
    PS0_L3_Bank_CPunit: 0.20 * R * C
    PS2_L3_Bank_CPunit: 0.20 * R * C
   Assign:
    PS0_L3_Bank_Assign: 0.20 * R * C
    PS2_L3_Bank_Assign: 0.20 * R * C
   Repeater:
    PS0_L3_Bank_Repeater: 0.20 * R * C
    PS1_L3_Bank_Repeater: 0.20 * R * C
    PS2_L3_Bank_Repeater: 0.20 * R * C
   CLKGLUE:
    PS0_L3_Bank_CLKGLUE: 0.20 * R * C
    PS2_L3_Bank_CLKGLUE: 0.20 * R * C
   NONCLKGLUE:
    PS0_L3_Bank_NONCLKGLUE: 0.20 * R * C
    PS1_L3_Bank_NONCLKGLUE: 0.20 * R * C
    PS2_L3_Bank_NONCLKGLUE: 0.20 * R * C
