module module_0 (
    output signed id_1,
    input logic [~  id_1 : id_1] id_2,
    output [id_1 : id_1] id_3,
    output [id_1 : id_2] id_4
);
  id_5 id_6 (
      .id_4(id_3),
      .id_1(id_4),
      .id_3(id_3),
      .id_1(0)
  );
  id_7 id_8 (
      .id_1(id_2),
      .id_9(id_6),
      .id_6(id_4),
      .id_9(id_2),
      .id_6(id_6),
      .id_2(1)
  );
endmodule
