{
    "stat": {
        "Frontend(%)": 80.709159983115242,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.097512000000000001,
            "ru_maxrss_kb": 66976,
            "ru_stime_sec": 0.090475,
            "ru_minflt": 22590,
            "ru_majflt": 0,
            "ru_nvcsw": 354,
            "ru_nivcsw": 50
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.011937,
            "ru_maxrss_kb": 20040,
            "ru_stime_sec": 0.027810999999999999,
            "ru_minflt": 4345,
            "ru_majflt": 0,
            "ru_nvcsw": 31,
            "ru_nivcsw": 16
        },
        "nQuads": 385,
        "nMops": 853,
        "totalObjSize": 111966,
        "outputSizePerQuad": 290.82077922077923,
        "ru_self_end": {
            "ru_utime_sec": 0.120819,
            "ru_maxrss_kb": 74112,
            "ru_stime_sec": 0.112627,
            "ru_minflt": 25275,
            "ru_majflt": 0,
            "ru_nvcsw": 486,
            "ru_nivcsw": 54
        },
        "mopSpeed": 36598.446818552373,
        "ru_childs_end": {
            "ru_utime_sec": 0.015073,
            "ru_maxrss_kb": 21496,
            "ru_stime_sec": 0.030948,
            "ru_minflt": 4945,
            "ru_majflt": 0,
            "ru_nvcsw": 40,
            "ru_nivcsw": 19
        },
        "quadSpeed": 16518.642467928094,
        "mop/quad": 2.2155844155844155,
        "CodeGen(%)": 19.290840016884758,
        "peak_mem_kb": 278476
    },
    "MlibObjs": {},
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7750,
                "mode": 4,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "checksum": 0
            }
        },
        "std": {
            "reYIK_d": {
                "archive": "archive.47/_prev_archive_1.a",
                "bytes": 41999,
                "mode": 4,
                "mod": "std",
                "checksum": 0,
                "out": "reYIK_d.o"
            }
        },
        "tb_shift_register": {
            "xSPDh_d": {
                "archive": "archive.47/_31241_archive_1.a",
                "bytes": 12210,
                "mode": 4,
                "mod": "tb_shift_register",
                "out": "xSPDh_d.o",
                "checksum": 0
            }
        }
    },
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            2
        ],
        "tb_shift_register": [
            "tb_shift_register",
            "xSPDh",
            "module",
            1
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            3
        ]
    },
    "LVLData": [
        "SIM"
    ],
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "archive": "archive.47/_31241_archive_1.a",
        "bytes": 99756
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "tb_shift_register",
        "tb_shift_register"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.31241.json"
    ],
    "Misc": {
        "default_output_dir": "csrc",
        "daidir": "simv.daidir",
        "cwd": "/DCNFS/users/student/jtrinh/senior_design_puf",
        "daidir_abs": "/DCNFS/users/student/jtrinh/senior_design_puf/simv.daidir",
        "csrc_abs": "/DCNFS/users/student/jtrinh/senior_design_puf/csrc",
        "csrc": "csrc",
        "archive_dir": "archive.47"
    },
    "CompileStatus": "Successful"
}