<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_emif_arch_fm_191/sim/FDAS_DDR_CONTROLLER_altera_emif_arch_fm_191_i3zpd5a_top.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_bufs.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_ufis.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_ufi_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_se_i.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_se_o.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_df_i.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_df_o.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_udir_cp_i.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_bdir_df.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_bdir_se.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_buf_unused.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_cal_counter.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_pll.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_pll_fast_sim.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_pll_extra_clks.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_oct.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_core_clks_rsts.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hps_clks_rsts.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_local_reset.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_io_tiles_wrap.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_io_tiles.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_io_lane_remap.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_avl_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_sideband_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_mmr_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_amm_data_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_phylite_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_hmc_ast_data_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_afi_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_seq_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_emif_arch_fm_regs.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/FDAS_DDR_CONTROLLER_altera_emif_arch_fm_191_i3zpd5a_seq_params_synth.hex"
   type="HEX"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/FDAS_DDR_CONTROLLER_altera_emif_arch_fm_191_i3zpd5a_seq_params_synth.txt"
   type="OTHER"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/FDAS_DDR_CONTROLLER_altera_emif_arch_fm_191_i3zpd5a_seq_params_sim.txt"
   type="OTHER"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/FDAS_DDR_CONTROLLER_altera_emif_arch_fm_191_i3zpd5a_readme.txt"
   type="OTHER"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_arch_fm_191/sim/FDAS_DDR_CONTROLLER_altera_emif_arch_fm_191_i3zpd5a.vhd"
   type="VHDL"
   library="altera_emif_arch_fm_191" />
 <file
   path="altera_emif_fm_262/sim/FDAS_DDR_CONTROLLER_altera_emif_fm_262_xcktthi.vhd"
   type="VHDL"
   library="altera_emif_fm_262"
   hasInlineConfiguration="true" />
 <file
   path="sim/FDAS_DDR_CONTROLLER.vhd"
   type="VHDL"
   library="FDAS_DDR_CONTROLLER"
   hasInlineConfiguration="true" />
 <topLevel name="FDAS_DDR_CONTROLLER.FDAS_DDR_CONTROLLER" />
 <deviceFamily name="agilex" />
 <device name="AGFB014R24B2E2V" />
</simPackage>
