# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do SpaceInvaders_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/Reg3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/Reg3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg3
# -- Compiling architecture structure of Reg3
# End time: 10:39:10 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/MUX3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/MUX3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX3
# -- Compiling architecture logicFunction of MUX3
# End time: 10:39:10 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/UpDownCounter/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/UpDownCounter/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UpDownCounter
# -- Compiling architecture structure of UpDownCounter
# End time: 10:39:10 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/UpDownCounter/UD_Reg4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/UpDownCounter/UD_Reg4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg4UD
# -- Compiling architecture structure of Reg4UD
# End time: 10:39:10 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/UpDownCounter/UD_MUX4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:10 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/UpDownCounter/UD_MUX4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4UD
# -- Compiling architecture logicFunction of MUX4UD
# End time: 10:39:10 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/UpDownCounter/UD_adderSubtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/UpDownCounter/UD_adderSubtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderSubtractorUD
# -- Compiling architecture structure of adderSubtractorUD
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/UpDownCounter/UD_Adder4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/UpDownCounter/UD_Adder4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder4UD
# -- Compiling architecture structural of Adder4UD
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/ScoreDisplay/scoreDisplay.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/ScoreDisplay/scoreDisplay.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity scoreDisplay
# -- Compiling architecture structural of scoreDisplay
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/ScoreDisplay/reg_4bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/ScoreDisplay/reg_4bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_4bit
# -- Compiling architecture reg_4bit_arch of reg_4bit
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/ScoreDisplay/dec2hex.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/ScoreDisplay/dec2hex.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec2hex
# -- Compiling architecture structural of dec2hex
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/ScoreDisplay/dec_3_8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/ScoreDisplay/dec_3_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec_3_8
# -- Compiling architecture structural of dec_3_8
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/ShiftRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/ShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister7
# -- Compiling architecture structure of ShiftRegister7
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/SSC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/SSC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SSC
# -- Compiling architecture structural of SSC
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/SerialReceiver_Door.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/SerialReceiver_Door.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver_Door
# -- Compiling architecture structural of SerialReceiver_Door
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/SerialControl_Door.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/SerialControl_Door.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl_Door
# -- Compiling architecture behavioral of SerialControl_Door
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/ScoreDispatcher.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/SSC/ScoreDispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ScoreDispatcher
# -- Compiling architecture behavioral of ScoreDispatcher
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/adder1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/adder1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder1bit
# -- Compiling architecture structural of adder1bit
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/Registo1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/Registo1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registo1bit
# -- Compiling architecture structure of Registo1bit
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/MuxCont1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/MuxCont1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MuxCont1bit
# -- Compiling architecture logicFunction of MuxCont1bit
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/HA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/HA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HA
# -- Compiling architecture structural of HA
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:11 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 10:39:11 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/FA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/FA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture structural of FA
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/ContadorCrescente1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/ContadorCrescente1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ContadorCrescente1bit
# -- Compiling architecture structure of ContadorCrescente1bit
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/Cont1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/Cont1bit/Cont1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Cont1bit
# -- Compiling architecture structure of Cont1bit
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/LCD/SLCDC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/LCD/SLCDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC
# -- Compiling architecture structural of SLCDC
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/LCD/shiftRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/LCD/shiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister
# -- Compiling architecture structure of ShiftRegister
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/LCD/SerialReceiver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/LCD/SerialReceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver
# -- Compiling architecture structural of SerialReceiver
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/LCD/SerialControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/LCD/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl
# -- Compiling architecture behavioral of SerialControl
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/LCD/ParityCheck.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/LCD/ParityCheck.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck
# -- Compiling architecture structure of ParityCheck
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/LCD/LcdDispatcher.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/LCD/LcdDispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LcdDispatcher
# -- Compiling architecture behavioral of LcdDispatcher
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/RingBufferControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/RingBufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBufferControl
# -- Compiling architecture behavioral of RingBufferControl
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/RingBuffer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/RingBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBuffer
# -- Compiling architecture structure of RingBuffer
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/RAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity RAM
# -- Compiling architecture behavioral of RAM
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/OutputBufferControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/OutputBufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBufferControl
# -- Compiling architecture behavioral of OutputBufferControl
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/OutputBuffer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/OutputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBuffer
# -- Compiling architecture structure of OutputBuffer
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/MuxCont.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/MuxCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MuxCont
# -- Compiling architecture logicFunction of MuxCont
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/Mux2bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/Mux2bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2bit
# -- Compiling architecture logicFunction of Mux2bit
# End time: 10:39:12 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/MAC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:12 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/MAC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MAC
# -- Compiling architecture structure of MAC
# End time: 10:39:13 on Jul 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/Counter3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:13 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/Counter3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter3
# -- Compiling architecture structure of Counter3
# End time: 10:39:13 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/ContadorCrescente3bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:13 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/ContadorCrescente3bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ContadorCrescente3bit
# -- Compiling architecture structure of ContadorCrescente3bit
# End time: 10:39:13 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/Adder3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:13 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/Adder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder3
# -- Compiling architecture structural of Adder3
# End time: 10:39:13 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/usbport/UsbPort.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:13 on Jul 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/usbport/UsbPort.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UsbPort
# -- Compiling architecture bdf_type of UsbPort
# ** Error: C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/usbport/UsbPort.vhd(90): (vcom-1035) Formal port "tdo" has OPEN or no actual associated with it.
# ** Error: C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/usbport/UsbPort.vhd(92): VHDL Compiler exiting
# End time: 10:39:13 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./SpaceInvaders_run_msim_rtl_vhdl.do line 49
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/usbport/UsbPort.vhd}"
vcom -reportprogress 300 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/ringBufferControl_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:28 on Jul 01,2024
# vcom -reportprogress 300 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/ringBufferControl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ringBufferControl_tb
# -- Compiling architecture behavioral of ringBufferControl_tb
# End time: 10:39:28 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/ringBuffer_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:52 on Jul 01,2024
# vcom -reportprogress 300 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SpaceInvaders_FINAL/keyboard/ringBuffer_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ringBuffer_tb
# -- Compiling architecture behavioral of ringBuffer_tb
# End time: 10:39:52 on Jul 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ringbuffer_tb
# vsim work.ringbuffer_tb 
# Start time: 10:40:03 on Jul 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ringbuffer_tb(behavioral)
# Loading work.ringbuffer(structure)
# Loading work.ringbuffercontrol(behavioral)
# Loading work.mac(structure)
# Loading work.counter3(structure)
# Loading work.contadorcrescente3bit(structure)
# Loading work.reg3(structure)
# Loading work.ffd(logicfunction)
# Loading work.adder3(structural)
# Loading work.fa(structural)
# Loading work.ha(structural)
# Loading work.mux3(logicfunction)
# Loading work.mux2bit(logicfunction)
# Loading work.updowncounter(structure)
# Loading work.mux4ud(logicfunction)
# Loading work.reg4ud(structure)
# Loading work.addersubtractorud(structure)
# Loading work.adder4ud(structural)
# Loading ieee.std_logic_arith(body)
# Loading work.ram(behavioral)
add wave -position insertpoint  \
sim:/ringbuffer_tb/clk_tb \
sim:/ringbuffer_tb/rst_tb \
sim:/ringbuffer_tb/DAV_tb \
sim:/ringbuffer_tb/CTS_tb \
sim:/ringbuffer_tb/D_tb \
sim:/ringbuffer_tb/Q_tb \
sim:/ringbuffer_tb/Wreg_tb \
sim:/ringbuffer_tb/DAC_tb \
sim:/ringbuffer_tb/Mclk_period \
sim:/ringbuffer_tb/Mclk_half_period
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ringbuffer_tb/UUT/R
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ringbuffer_tb/UUT/R
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ringbuffer_tb/UUT/R
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /ringbuffer_tb/UUT/R
run
run
run
add wave -position insertpoint  \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/clk \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/rst \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/putGet \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/incPut \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/incGet \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/full \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/empty \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/Address \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/s_putGet \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/s_UDCounter \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/s_put \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/s_get \
sim:/ringbuffer_tb/UUT/MemoryAddressCtrl/s_enable
add wave -position insertpoint  \
sim:/ringbuffer_tb/UUT/R/ADDRESS_WIDTH \
sim:/ringbuffer_tb/UUT/R/DATA_WIDTH \
sim:/ringbuffer_tb/UUT/R/address \
sim:/ringbuffer_tb/UUT/R/wr \
sim:/ringbuffer_tb/UUT/R/din \
sim:/ringbuffer_tb/UUT/R/dout \
sim:/ringbuffer_tb/UUT/R/ram
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ringbuffer_tb/UUT/R
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ringbuffer_tb/UUT/R
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ringbuffer_tb/UUT/R
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /ringbuffer_tb/UUT/R
run
run
run
run
run
run
run
# End time: 10:47:12 on Jul 01,2024, Elapsed time: 0:07:09
# Errors: 0, Warnings: 8
