{"files":[{"patch":"@@ -428,3 +428,3 @@\n-  \/\/ Acording RISC-V asembler manual, a de facto implementation of this instruction\n-  \/\/ is the UNIMP pseduo-instruction, 'CSRRW x0, cycle, x0', attempting to write\n-  \/\/ zero to a read-only CSR 'cycle' (0xC00).\n+  \/\/ Acording to the RISC-V Assembly Programmer's Manual, a de facto implementation\n+  \/\/ of this instruction is the UNIMP pseduo-instruction, 'CSRRW x0, cycle, x0',\n+  \/\/ attempting to write zero to a read-only CSR 'cycle' (0xC00).\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":3,"deletions":3,"binary":false,"changes":6,"status":"modified"}]}