{:input (genetic.crossover/dumb-crossover 2018508674 (genetic.representation/genetic-representation "examples/58115.31D8DA15.blif") (genetic.representation/genetic-representation "examples/56998.825BB517.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_4, wire1_5, \\wire:missing_edge , wire6_8_9);\n  wire \\:missing_edge ;\n  input wire0_4;\n  wire wire0_4;\n  output wire1_5;\n  wire wire1_5;\n  wire wire3;\n  wire wire4;\n  wire wire4_5;\n  wire wire4_8_9;\n  input wire6_8_9;\n  wire wire6_8_9;\n  wire \\wire8_:missing ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4 = 2'h1 >> wire0_4;\n  assign \\wire8_:missing  = 4'h8 >> { wire4_8_9, wire6_8_9 };\n  assign \\wire:missing_edge  = 4'h6 >> { wire4_8_9, wire6_8_9 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire3 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_5 = wire4_5;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/128291CE.v:3.1-25.10\" *)\nmodule postsynth(wire0_4, wire1_5, \\wire:missing_edge , wire6_8_9);\n  (* src = \"/tmp/fuzzmount731121EF/128291CE.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/128291CE.v:5.9-5.16\" *)\n  input wire0_4;\n  wire wire0_4;\n  (* src = \"/tmp/fuzzmount731121EF/128291CE.v:7.10-7.17\" *)\n  output wire1_5;\n  wire wire1_5;\n  (* src = \"/tmp/fuzzmount731121EF/128291CE.v:9.8-9.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount731121EF/128291CE.v:11.8-11.15\" *)\n  wire wire4_5;\n  (* src = \"/tmp/fuzzmount731121EF/128291CE.v:13.9-13.18\" *)\n  input wire6_8_9;\n  wire wire6_8_9;\n  (* src = \"/tmp/fuzzmount731121EF/128291CE.v:16.10-16.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_5 = 1'hx;\n  assign wire3 = 1'h0;\n  assign wire4_5 = 1'hx;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 14:41:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7/src/top.v'.\nSBY 14:41:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] Copy '/tmp/fuzzmount731121EF/128291CE.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7/src/128291CE.v'.\nSBY 14:41:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] Copy '/tmp/fuzzmount731121EF/128291CE.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7/src/128291CE.post.v'.\nSBY 14:41:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] engine_0: abc pdr\nSBY 14:41:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 14:41:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/128291CE.v:20$18_Y [0] between cell $shr$/tmp/fuzzmount731121EF/128291CE.v:20$18.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 14:41:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] base: Warning: Wire presynth.\\wire1_5 is used but has no driver.\nSBY 14:41:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] base: finished (returncode=0)\nSBY 14:41:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 14:41:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] aig: Warning: Wire presynth.\\wire1_5 is used but has no driver.\nSBY 14:41:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] aig: finished (returncode=0)\nSBY 14:41:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 14:41:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 14:41:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] engine_0: Warning: The network has no constraints.\nSBY 14:41:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 14:41:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] engine_0: finished (returncode=0)\nSBY 14:41:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] engine_0: Status returned by engine: FAIL\nSBY 14:41:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY 14:41:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 14:41:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] summary: engine_0 (abc pdr) returned FAIL\nSBY 14:41:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7'.\nSBY 14:41:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0v22nob7] DONE (FAIL, rc=2)\n", :err ""}}}