// Seed: 1255016171
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  generate
    if (1) begin
      wire id_7;
    end else begin : id_8
      if (1 | 1) begin
        always @(posedge id_5 or posedge 1 == {id_8{1}}) $display(1'd0, id_5, 1, 1 > id_5.id_6);
      end
    end
    assign id_2 = id_5;
  endgenerate
  module_0();
endmodule
