<html><body><samp><pre>
<!@TC:1599353233>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sat Sep 05 21:47:13 2020

#Implementation: vga_controller_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1599353233> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1599353233> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v" (library work)
@I::"C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v changed - recompiling
Selecting top level module test_pattern
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\seba\Documents\go_board\vga_controller\vga_controller.v:1:7:1:21:@N:CG364:@XP_MSG">vga_controller.v(1)</a><!@TM:1599353233> | Synthesizing module vga_controller in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v:1:7:1:19:@N:CG364:@XP_MSG">test_pattern.v(1)</a><!@TM:1599353233> | Synthesizing module test_pattern in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v:78:10:78:14:@N:CG179:@XP_MSG">test_pattern.v(78)</a><!@TM:1599353233> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v:78:22:78:26:@N:CG179:@XP_MSG">test_pattern.v(78)</a><!@TM:1599353233> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v:78:34:78:38:@N:CG179:@XP_MSG">test_pattern.v(78)</a><!@TM:1599353233> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v:51:0:51:6:@W:CL279:@XP_MSG">test_pattern.v(51)</a><!@TM:1599353233> | Pruning register bits 2 to 1 of b_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v:51:0:51:6:@W:CL279:@XP_MSG">test_pattern.v(51)</a><!@TM:1599353233> | Pruning register bits 2 to 1 of g_px[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:47:13 2020

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1599353233> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v:1:7:1:19:@N:NF107:@XP_MSG">test_pattern.v(1)</a><!@TM:1599353233> | Selected library: work cell: test_pattern view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v:1:7:1:19:@N:NF107:@XP_MSG">test_pattern.v(1)</a><!@TM:1599353233> | Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:47:13 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:47:13 2020

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1599353235> | Running in 64-bit mode 
File C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v:1:7:1:19:@N:NF107:@XP_MSG">test_pattern.v(1)</a><!@TM:1599353235> | Selected library: work cell: test_pattern view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\seba\Documents\go_board\vga_controller\test_pattern.v:1:7:1:19:@N:NF107:@XP_MSG">test_pattern.v(1)</a><!@TM:1599353235> | Selected library: work cell: test_pattern view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 05 21:47:15 2020

###########################################################]
Pre-mapping Report

# Sat Sep 05 21:47:15 2020

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1599353235> | No constraint file specified. 
Linked File: <a href="C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt:@XP_FILE">vga_controller_scck.rpt</a>
Printing clock  summary report in "C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1599353235> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1599353235> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist test_pattern

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
test_pattern|i_Clk     131.6 MHz     7.600         inferred     Autoconstr_clkgroup_0     27   
===============================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\seba\documents\go_board\vga_controller\vga_controller.v:43:1:43:7:@W:MT529:@XP_MSG">vga_controller.v(43)</a><!@TM:1599353235> | Found inferred clock test_pattern|i_Clk which controls 27 sequential elements including vga_controller.v_counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1599353235> | Writing default property annotation file C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:47:15 2020

###########################################################]
Map & Optimize Report

# Sat Sep 05 21:47:15 2020

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1599353236> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1599353236> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1599353236> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\seba\documents\go_board\vga_controller\vga_controller.v:43:1:43:7:@W:FX1039:@XP_MSG">vga_controller.v(43)</a><!@TM:1599353236> | User-specified initial value defined for instance vga_controller.v_counter[9:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\seba\documents\go_board\vga_controller\vga_controller.v:43:1:43:7:@W:FX1039:@XP_MSG">vga_controller.v(43)</a><!@TM:1599353236> | User-specified initial value defined for instance vga_controller.h_counter[9:0] is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\seba\documents\go_board\vga_controller\test_pattern.v:51:0:51:6:@W:BN132:@XP_MSG">test_pattern.v(51)</a><!@TM:1599353236> | Removing instance r_px[2] because it is equivalent to instance r_px[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\seba\documents\go_board\vga_controller\test_pattern.v:51:0:51:6:@W:BN132:@XP_MSG">test_pattern.v(51)</a><!@TM:1599353236> | Removing instance r_px[1] because it is equivalent to instance r_px[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  84 /        25
   2		0h:00m:00s		    -2.54ns		  83 /        25
   3		0h:00m:00s		    -1.95ns		  83 /        25
   4		0h:00m:00s		    -1.95ns		  83 /        25
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\seba\documents\go_board\vga_controller\vga_controller.v:43:1:43:7:@N:FX271:@XP_MSG">vga_controller.v(43)</a><!@TM:1599353236> | Replicating instance vga_controller.h_counter[4] (in view: work.test_pattern(verilog)) with 9 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\seba\documents\go_board\vga_controller\vga_controller.v:43:1:43:7:@N:FX271:@XP_MSG">vga_controller.v(43)</a><!@TM:1599353236> | Replicating instance vga_controller.h_counter[5] (in view: work.test_pattern(verilog)) with 12 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\seba\documents\go_board\vga_controller\vga_controller.v:43:1:43:7:@N:FX271:@XP_MSG">vga_controller.v(43)</a><!@TM:1599353236> | Replicating instance vga_controller.h_counter[7] (in view: work.test_pattern(verilog)) with 10 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\seba\documents\go_board\vga_controller\vga_controller.v:43:1:43:7:@N:FX271:@XP_MSG">vga_controller.v(43)</a><!@TM:1599353236> | Replicating instance vga_controller.h_counter[8] (in view: work.test_pattern(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   5		0h:00m:00s		    -1.95ns		  87 /        29


   6		0h:00m:00s		    -1.95ns		  87 /        29
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="c:\users\seba\documents\go_board\vga_controller\test_pattern.v:2:7:2:12:@N:FX1016:@XP_MSG">test_pattern.v(2)</a><!@TM:1599353236> | SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
<a href="@|S:i_Clk_ibuf_gb_io@|E:r_px[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       i_Clk_ibuf_gb_io     SB_GB_IO               29         r_px[0]        
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\synwork\vga_controller_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1599353236> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1599353236> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1599353236> | Writing EDF file: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1599353236> | Found inferred clock test_pattern|i_Clk with period 9.05ns. Please declare a user-defined clock on object "p:i_Clk"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Sep 05 21:47:16 2020
#


Top view:               test_pattern
Requested Frequency:    110.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1599353236> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1599353236> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.597

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk     110.5 MHz     93.9 MHz      9.048         10.645        -1.597     inferred     Autoconstr_clkgroup_0
============================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
test_pattern|i_Clk  test_pattern|i_Clk  |  9.048       -1.597  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: test_pattern|i_Clk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                     Starting                                                        Arrival           
Instance                             Reference              Type       Pin     Net                   Time        Slack 
                                     Clock                                                                             
-----------------------------------------------------------------------------------------------------------------------
vga_controller.h_counter_fast[5]     test_pattern|i_Clk     SB_DFF     Q       h_counter_fast[5]     0.540       -1.597
vga_controller.h_counter_fast[4]     test_pattern|i_Clk     SB_DFF     Q       h_counter_fast[4]     0.540       -1.548
vga_controller.h_counter_fast[7]     test_pattern|i_Clk     SB_DFF     Q       h_counter_fast[7]     0.540       -1.548
vga_controller.h_counter[0]          test_pattern|i_Clk     SB_DFF     Q       x_pos[0]              0.540       -1.527
vga_controller.h_counter[9]          test_pattern|i_Clk     SB_DFF     Q       x_pos[9]              0.540       -1.527
vga_controller.h_counter_fast[8]     test_pattern|i_Clk     SB_DFF     Q       h_counter_fast[8]     0.540       -1.498
vga_controller.h_counter[1]          test_pattern|i_Clk     SB_DFF     Q       x_pos[1]              0.540       -1.478
vga_controller.h_counter[2]          test_pattern|i_Clk     SB_DFF     Q       x_pos[2]              0.540       -1.456
vga_controller.h_counter[3]          test_pattern|i_Clk     SB_DFF     Q       x_pos[3]              0.540       -1.393
vga_controller.h_counter[5]          test_pattern|i_Clk     SB_DFF     Q       x_pos[5]              0.540       -0.401
=======================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                                         Required           
Instance                        Reference              Type         Pin     Net                  Time         Slack 
                                Clock                                                                               
--------------------------------------------------------------------------------------------------------------------
vga_controller.v_counter[9]     test_pattern|i_Clk     SB_DFF       D       N_24_i               8.943        -1.597
vga_controller.v_counter[3]     test_pattern|i_Clk     SB_DFF       D       N_22_i               8.943        -0.755
vga_controller.v_counter[2]     test_pattern|i_Clk     SB_DFF       D       N_20_i               8.943        -0.615
b_px[0]                         test_pattern|i_Clk     SB_DFF       D       b_px_0               8.943        -0.541
g_px[0]                         test_pattern|i_Clk     SB_DFF       D       g_px_0               8.943        -0.541
r_px[0]                         test_pattern|i_Clk     SB_DFFSR     D       r_px_set[0]          8.943        -0.541
vga_controller.v_counter[0]     test_pattern|i_Clk     SB_DFF       D       N_18_i               8.943        -0.429
vga_controller.v_counter[8]     test_pattern|i_Clk     SB_DFF       D       v_counter_RNO[8]     8.943        0.314 
vga_controller.v_counter[7]     test_pattern|i_Clk     SB_DFF       D       v_counter_RNO[7]     8.943        0.454 
vga_controller.v_counter[6]     test_pattern|i_Clk     SB_DFF       D       v_counter_RNO[6]     8.943        0.595 
====================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.srr:srsfC:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.srs:fp:23994:28572:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      9.048
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.943

    - Propagation time:                      10.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.597

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter_fast[5] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
vga_controller.h_counter_fast[5]             SB_DFF       Q        Out     0.540     0.540       -         
h_counter_fast[5]                            Net          -        -       1.599     -           3         
vga_controller.h_counter_fast_RNI90FJ[7]     SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_fast_RNI90FJ[7]     SB_LUT4      O        Out     0.449     2.588       -         
h_counter11_0_a2_0                           Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      I0       In      -         3.959       -         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      O        Out     0.449     4.408       -         
h_counter11                                  Net          -        -       0.905     -           11        
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CI       In      -         5.313       -         
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CO       Out     0.126     5.439       -         
un1_v_counter_8_cry_0                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CI       In      -         5.453       -         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CO       Out     0.126     5.579       -         
un1_v_counter_8_cry_1                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CI       In      -         5.593       -         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CO       Out     0.126     5.719       -         
un1_v_counter_8_cry_2                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CI       In      -         5.733       -         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CO       Out     0.126     5.859       -         
un1_v_counter_8_cry_3                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CI       In      -         5.873       -         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CO       Out     0.126     6.000       -         
un1_v_counter_8_cry_4                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CI       In      -         6.014       -         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CO       Out     0.126     6.140       -         
un1_v_counter_8_cry_5                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CI       In      -         6.154       -         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CO       Out     0.126     6.280       -         
un1_v_counter_8_cry_6                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CI       In      -         6.294       -         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CO       Out     0.126     6.420       -         
un1_v_counter_8_cry_7                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CI       In      -         6.434       -         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CO       Out     0.126     6.560       -         
un1_v_counter_8_cry_8                        Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      I3       In      -         6.946       -         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      O        Out     0.316     7.262       -         
v_counter_RNO_0[9]                           Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]              SB_LUT4      I1       In      -         8.633       -         
vga_controller.v_counter_RNO[9]              SB_LUT4      O        Out     0.400     9.033       -         
N_24_i                                       Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                  SB_DFF       D        In      -         10.540      -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.645 is 3.394(31.9%) logic and 7.251(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.048
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.943

    - Propagation time:                      10.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.548

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter_fast[4] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
vga_controller.h_counter_fast[4]             SB_DFF       Q        Out     0.540     0.540       -         
h_counter_fast[4]                            Net          -        -       1.599     -           3         
vga_controller.h_counter_fast_RNI2PID[8]     SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_fast_RNI2PID[8]     SB_LUT4      O        Out     0.449     2.588       -         
h_counter11_0_a2_1_0                         Net          -        -       1.371     -           2         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      I1       In      -         3.959       -         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      O        Out     0.400     4.359       -         
h_counter11                                  Net          -        -       0.905     -           11        
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CI       In      -         5.263       -         
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CO       Out     0.126     5.390       -         
un1_v_counter_8_cry_0                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CI       In      -         5.404       -         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CO       Out     0.126     5.530       -         
un1_v_counter_8_cry_1                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CI       In      -         5.544       -         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CO       Out     0.126     5.670       -         
un1_v_counter_8_cry_2                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CI       In      -         5.684       -         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CO       Out     0.126     5.810       -         
un1_v_counter_8_cry_3                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CI       In      -         5.824       -         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CO       Out     0.126     5.950       -         
un1_v_counter_8_cry_4                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CI       In      -         5.965       -         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CO       Out     0.126     6.091       -         
un1_v_counter_8_cry_5                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CI       In      -         6.105       -         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CO       Out     0.126     6.231       -         
un1_v_counter_8_cry_6                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CI       In      -         6.245       -         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CO       Out     0.126     6.371       -         
un1_v_counter_8_cry_7                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CI       In      -         6.385       -         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CO       Out     0.126     6.511       -         
un1_v_counter_8_cry_8                        Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      I3       In      -         6.897       -         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      O        Out     0.316     7.213       -         
v_counter_RNO_0[9]                           Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]              SB_LUT4      I1       In      -         8.584       -         
vga_controller.v_counter_RNO[9]              SB_LUT4      O        Out     0.400     8.984       -         
N_24_i                                       Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                  SB_DFF       D        In      -         10.491      -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.596 is 3.345(31.6%) logic and 7.251(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.048
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.943

    - Propagation time:                      10.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.548

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter_fast[7] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
vga_controller.h_counter_fast[7]             SB_DFF       Q        Out     0.540     0.540       -         
h_counter_fast[7]                            Net          -        -       1.599     -           2         
vga_controller.h_counter_fast_RNI90FJ[7]     SB_LUT4      I1       In      -         2.139       -         
vga_controller.h_counter_fast_RNI90FJ[7]     SB_LUT4      O        Out     0.400     2.539       -         
h_counter11_0_a2_0                           Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      I0       In      -         3.910       -         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      O        Out     0.449     4.359       -         
h_counter11                                  Net          -        -       0.905     -           11        
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CI       In      -         5.263       -         
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CO       Out     0.126     5.390       -         
un1_v_counter_8_cry_0                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CI       In      -         5.404       -         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CO       Out     0.126     5.530       -         
un1_v_counter_8_cry_1                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CI       In      -         5.544       -         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CO       Out     0.126     5.670       -         
un1_v_counter_8_cry_2                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CI       In      -         5.684       -         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CO       Out     0.126     5.810       -         
un1_v_counter_8_cry_3                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CI       In      -         5.824       -         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CO       Out     0.126     5.950       -         
un1_v_counter_8_cry_4                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CI       In      -         5.965       -         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CO       Out     0.126     6.091       -         
un1_v_counter_8_cry_5                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CI       In      -         6.105       -         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CO       Out     0.126     6.231       -         
un1_v_counter_8_cry_6                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CI       In      -         6.245       -         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CO       Out     0.126     6.371       -         
un1_v_counter_8_cry_7                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CI       In      -         6.385       -         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CO       Out     0.126     6.511       -         
un1_v_counter_8_cry_8                        Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      I3       In      -         6.897       -         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      O        Out     0.316     7.213       -         
v_counter_RNO_0[9]                           Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]              SB_LUT4      I1       In      -         8.584       -         
vga_controller.v_counter_RNO[9]              SB_LUT4      O        Out     0.400     8.984       -         
N_24_i                                       Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                  SB_DFF       D        In      -         10.491      -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.596 is 3.345(31.6%) logic and 7.251(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.048
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.943

    - Propagation time:                      10.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.527

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[0] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
vga_controller.h_counter[0]                SB_DFF       Q        Out     0.540     0.540       -         
x_pos[0]                                   Net          -        -       1.599     -           6         
vga_controller.h_counter_RNIUTFN_0[1]      SB_LUT4      I0       In      -         2.139       -         
vga_controller.h_counter_RNIUTFN_0[1]      SB_LUT4      O        Out     0.449     2.588       -         
un5_activelt8_0_4                          Net          -        -       1.371     -           2         
vga_controller.h_counter_RNIDRDU1[6]       SB_LUT4      I2       In      -         3.959       -         
vga_controller.h_counter_RNIDRDU1[6]       SB_LUT4      O        Out     0.379     4.338       -         
h_counter11                                Net          -        -       0.905     -           11        
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CI       In      -         5.242       -         
vga_controller.un1_v_counter_8_cry_0_c     SB_CARRY     CO       Out     0.126     5.369       -         
un1_v_counter_8_cry_0                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CI       In      -         5.383       -         
vga_controller.un1_v_counter_8_cry_1_c     SB_CARRY     CO       Out     0.126     5.509       -         
un1_v_counter_8_cry_1                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CI       In      -         5.523       -         
vga_controller.un1_v_counter_8_cry_2_c     SB_CARRY     CO       Out     0.126     5.649       -         
un1_v_counter_8_cry_2                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CI       In      -         5.663       -         
vga_controller.un1_v_counter_8_cry_3_c     SB_CARRY     CO       Out     0.126     5.789       -         
un1_v_counter_8_cry_3                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CI       In      -         5.803       -         
vga_controller.un1_v_counter_8_cry_4_c     SB_CARRY     CO       Out     0.126     5.930       -         
un1_v_counter_8_cry_4                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CI       In      -         5.944       -         
vga_controller.un1_v_counter_8_cry_5_c     SB_CARRY     CO       Out     0.126     6.070       -         
un1_v_counter_8_cry_5                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CI       In      -         6.084       -         
vga_controller.un1_v_counter_8_cry_6_c     SB_CARRY     CO       Out     0.126     6.210       -         
un1_v_counter_8_cry_6                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CI       In      -         6.224       -         
vga_controller.un1_v_counter_8_cry_7_c     SB_CARRY     CO       Out     0.126     6.350       -         
un1_v_counter_8_cry_7                      Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CI       In      -         6.364       -         
vga_controller.un1_v_counter_8_cry_8_c     SB_CARRY     CO       Out     0.126     6.490       -         
un1_v_counter_8_cry_8                      Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      I3       In      -         6.876       -         
vga_controller.v_counter_RNO_0[9]          SB_LUT4      O        Out     0.316     7.192       -         
v_counter_RNO_0[9]                         Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]            SB_LUT4      I1       In      -         8.563       -         
vga_controller.v_counter_RNO[9]            SB_LUT4      O        Out     0.400     8.963       -         
N_24_i                                     Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                SB_DFF       D        In      -         10.470      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.575 is 3.324(31.4%) logic and 7.251(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.048
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.943

    - Propagation time:                      10.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.527

    Number of logic level(s):                13
    Starting point:                          vga_controller.h_counter[9] / Q
    Ending point:                            vga_controller.v_counter[9] / D
    The start point is clocked by            test_pattern|i_Clk [rising] on pin C
    The end   point is clocked by            test_pattern|i_Clk [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
vga_controller.h_counter[9]                  SB_DFF       Q        Out     0.540     0.540       -         
x_pos[9]                                     Net          -        -       1.599     -           7         
vga_controller.h_counter_fast_RNI90FJ[7]     SB_LUT4      I2       In      -         2.139       -         
vga_controller.h_counter_fast_RNI90FJ[7]     SB_LUT4      O        Out     0.379     2.518       -         
h_counter11_0_a2_0                           Net          -        -       1.371     -           1         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      I0       In      -         3.889       -         
vga_controller.h_counter_RNIDRDU1[6]         SB_LUT4      O        Out     0.449     4.338       -         
h_counter11                                  Net          -        -       0.905     -           11        
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CI       In      -         5.242       -         
vga_controller.un1_v_counter_8_cry_0_c       SB_CARRY     CO       Out     0.126     5.369       -         
un1_v_counter_8_cry_0                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CI       In      -         5.383       -         
vga_controller.un1_v_counter_8_cry_1_c       SB_CARRY     CO       Out     0.126     5.509       -         
un1_v_counter_8_cry_1                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CI       In      -         5.523       -         
vga_controller.un1_v_counter_8_cry_2_c       SB_CARRY     CO       Out     0.126     5.649       -         
un1_v_counter_8_cry_2                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CI       In      -         5.663       -         
vga_controller.un1_v_counter_8_cry_3_c       SB_CARRY     CO       Out     0.126     5.789       -         
un1_v_counter_8_cry_3                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CI       In      -         5.803       -         
vga_controller.un1_v_counter_8_cry_4_c       SB_CARRY     CO       Out     0.126     5.930       -         
un1_v_counter_8_cry_4                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CI       In      -         5.944       -         
vga_controller.un1_v_counter_8_cry_5_c       SB_CARRY     CO       Out     0.126     6.070       -         
un1_v_counter_8_cry_5                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CI       In      -         6.084       -         
vga_controller.un1_v_counter_8_cry_6_c       SB_CARRY     CO       Out     0.126     6.210       -         
un1_v_counter_8_cry_6                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CI       In      -         6.224       -         
vga_controller.un1_v_counter_8_cry_7_c       SB_CARRY     CO       Out     0.126     6.350       -         
un1_v_counter_8_cry_7                        Net          -        -       0.014     -           2         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CI       In      -         6.364       -         
vga_controller.un1_v_counter_8_cry_8_c       SB_CARRY     CO       Out     0.126     6.490       -         
un1_v_counter_8_cry_8                        Net          -        -       0.386     -           1         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      I3       In      -         6.876       -         
vga_controller.v_counter_RNO_0[9]            SB_LUT4      O        Out     0.316     7.192       -         
v_counter_RNO_0[9]                           Net          -        -       1.371     -           1         
vga_controller.v_counter_RNO[9]              SB_LUT4      I1       In      -         8.563       -         
vga_controller.v_counter_RNO[9]              SB_LUT4      O        Out     0.400     8.963       -         
N_24_i                                       Net          -        -       1.507     -           1         
vga_controller.v_counter[9]                  SB_DFF       D        In      -         10.470      -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.575 is 3.324(31.4%) logic and 7.251(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for test_pattern </a>

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        17 uses
SB_DFF          28 uses
SB_DFFSR        1 use
VCC             1 use
SB_LUT4         77 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (2%)
Total load per clock:
   test_pattern|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 77 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 77 = 77 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 05 21:47:16 2020

###########################################################]

</pre></samp></body></html>
