INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:52:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 2.465ns (37.221%)  route 4.158ns (62.779%))
  Logic Levels:           25  (CARRY4=14 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.483 - 7.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2939, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X89Y78         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sigProdExt_c2_reg[21]/Q
                         net (fo=1, routed)           0.412     1.118    mulf0/operator/sigProdExt_c2[21]
    SLICE_X89Y79         LUT6 (Prop_lut6_I5_O)        0.120     1.238 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.160     1.399    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X89Y80         LUT6 (Prop_lut6_I3_O)        0.043     1.442 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.218     1.660    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X87Y80         LUT5 (Prop_lut5_I1_O)        0.043     1.703 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.703    mulf0/operator/RoundingAdder/S[0]
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.954 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.954    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.003 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.003    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.052 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.052    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.101 r  mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.101    mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.150 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.150    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.199 r  mulf0/operator/RoundingAdder/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.199    mulf0/operator/RoundingAdder/i__carry_i_10_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.248 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.248    mulf0/operator/RoundingAdder/ltOp_carry__2_i_17_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.297 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.297    mulf0/operator/RoundingAdder/ltOp_carry__2_i_12_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.401 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_16/O[0]
                         net (fo=14, routed)          0.392     2.792    mulf0/operator/RoundingAdder/p_0_in[32]
    SLICE_X84Y87         LUT5 (Prop_lut5_I2_O)        0.120     2.912 f  mulf0/operator/RoundingAdder/extendedExpInc_c4_reg[5]_srl4_i_2/O
                         net (fo=5, routed)           0.383     3.295    mulf0/operator/RoundingAdder/exc_c2_reg[1]_2[4]
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.043     3.338 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_9/O
                         net (fo=3, routed)           0.167     3.504    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.043     3.547 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=26, routed)          0.285     3.833    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X86Y84         LUT6 (Prop_lut6_I1_O)        0.043     3.876 r  mulf0/operator/RoundingAdder/level4_c1[13]_i_3/O
                         net (fo=5, routed)           0.459     4.335    control_merge1/tehb/control/excExpFracY_c0[10]
    SLICE_X89Y83         LUT6 (Prop_lut6_I5_O)        0.043     4.378 r  control_merge1/tehb/control/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.250     4.628    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X88Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.873 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.873    addf0/operator/ltOp_carry__0_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.923 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.923    addf0/operator/ltOp_carry__1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.973 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.973    addf0/operator/ltOp_carry__2_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.095 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=91, routed)          0.192     5.287    buffer11/control/CO[0]
    SLICE_X89Y87         LUT4 (Prop_lut4_I3_O)        0.127     5.414 r  buffer11/control/i__carry_i_4__0/O
                         net (fo=1, routed)           0.185     5.598    addf0/operator/p_1_in[0]
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314     5.912 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.527     6.440    addf0/operator/RightShifterComponent/O[3]
    SLICE_X89Y90         LUT6 (Prop_lut6_I0_O)        0.120     6.560 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.165     6.725    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X89Y91         LUT4 (Prop_lut4_I0_O)        0.043     6.768 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.362     7.131    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X89Y95         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2939, unset)         0.483     7.483    addf0/operator/RightShifterComponent/clk
    SLICE_X89Y95         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.483    
                         clock uncertainty           -0.035     7.447    
    SLICE_X89Y95         FDRE (Setup_fdre_C_R)       -0.295     7.152    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  0.022    




