
test04-Timer.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00800100  00000392  00000426  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000392  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000008  00800118  00800118  0000043e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000043e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000470  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000070  00000000  00000000  000004ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000c50  00000000  00000000  0000051c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000984  00000000  00000000  0000116c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000051e  00000000  00000000  00001af0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000013c  00000000  00000000  00002010  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000047b  00000000  00000000  0000214c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000056d  00000000  00000000  000025c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00002b34  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
   6:	00 00       	nop
   8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
   a:	00 00       	nop
   c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
   e:	00 00       	nop
  10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
  12:	00 00       	nop
  14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
  16:	00 00       	nop
  18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
  22:	00 00       	nop
  24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
  26:	00 00       	nop
  28:	70 c0       	rjmp	.+224    	; 0x10a <__vector_10>
  2a:	00 00       	nop
  2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
  32:	00 00       	nop
  34:	48 c0       	rjmp	.+144    	; 0xc6 <__bad_interrupt>
  36:	00 00       	nop
  38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	42 c0       	rjmp	.+132    	; 0xc6 <__bad_interrupt>
  42:	00 00       	nop
  44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
  46:	00 00       	nop
  48:	3e c0       	rjmp	.+124    	; 0xc6 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	3c c0       	rjmp	.+120    	; 0xc6 <__bad_interrupt>
  4e:	00 00       	nop
  50:	3a c0       	rjmp	.+116    	; 0xc6 <__bad_interrupt>
  52:	00 00       	nop
  54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
  56:	00 00       	nop
  58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
  62:	00 00       	nop
  64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
  66:	00 00       	nop
  68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
  6e:	00 00       	nop
  70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
  72:	00 00       	nop
  74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
  76:	00 00       	nop
  78:	26 c0       	rjmp	.+76     	; 0xc6 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	24 c0       	rjmp	.+72     	; 0xc6 <__bad_interrupt>
  7e:	00 00       	nop
  80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
  82:	00 00       	nop
  84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
  86:	00 00       	nop
  88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e1       	ldi	r29, 0x10	; 16
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	11 e0       	ldi	r17, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	e2 e9       	ldi	r30, 0x92	; 146
  a0:	f3 e0       	ldi	r31, 0x03	; 3
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	a8 31       	cpi	r26, 0x18	; 24
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
  b2:	21 e0       	ldi	r18, 0x01	; 1
  b4:	a8 e1       	ldi	r26, 0x18	; 24
  b6:	b1 e0       	ldi	r27, 0x01	; 1
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	a0 32       	cpi	r26, 0x20	; 32
  be:	b2 07       	cpc	r27, r18
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	02 d0       	rcall	.+4      	; 0xc8 <main>
  c4:	64 c1       	rjmp	.+712    	; 0x38e <_exit>

000000c6 <__bad_interrupt>:
  c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <main>:
int cnt = 0, tcnt = 0;

int main(void)
{
    /* Replace with your application code */
	DDRA = 0xFF; // 세그먼트 제어 핀 8개를 출력으로 설정
  c8:	8f ef       	ldi	r24, 0xFF	; 255
  ca:	8a bb       	out	0x1a, r24	; 26
	DDRB = 0x0F; // 자릿수 선택 핀 4개를 출력으로 설정
  cc:	8f e0       	ldi	r24, 0x0F	; 15
  ce:	87 bb       	out	0x17, r24	; 23
	SegPort(&PORTA, &PORTB);
  d0:	68 e3       	ldi	r22, 0x38	; 56
  d2:	70 e0       	ldi	r23, 0x00	; 0
  d4:	8b e3       	ldi	r24, 0x3B	; 59
  d6:	90 e0       	ldi	r25, 0x00	; 0
  d8:	33 d0       	rcall	.+102    	; 0x140 <SegPort>
	SegType(0);
  da:	80 e0       	ldi	r24, 0x00	; 0
  dc:	90 e0       	ldi	r25, 0x00	; 0
  de:	39 d0       	rcall	.+114    	; 0x152 <SegType>

//	TIMSK |= 0x01;  // 0000 0001b - Timer 0 TCNT overflow interrupt
	//TIMSK |= 0x04;  // 0000 0100b - Timer 1 TCNT overflow interrupt (16bit)
	TIMSK |= 0x40;  // 0100 0001b - Timer 2 TCNT overflow interrupt
  e0:	87 b7       	in	r24, 0x37	; 55
  e2:	80 64       	ori	r24, 0x40	; 64
  e4:	87 bf       	out	0x37, r24	; 55
	//ETIMSK |= 0x04;  // 0000 0100b - Timer 3 TCNT overflow interrupt (16bit)
	TCCR0 = 0x04;	// 분주비 (Pre-Scaler) 64
  e6:	84 e0       	ldi	r24, 0x04	; 4
  e8:	83 bf       	out	0x33, r24	; 51
	//TCCR1B = 0x04;	// 분주비 (Pre-Scaler) 64
	TCCR2 = 0b00000111;	// 분주비 (Pre-Scaler) 64
  ea:	87 e0       	ldi	r24, 0x07	; 7
  ec:	85 bd       	out	0x25, r24	; 37
	SREG |= 0x80;
  ee:	8f b7       	in	r24, 0x3f	; 63
  f0:	80 68       	ori	r24, 0x80	; 128
  f2:	8f bf       	out	0x3f, r24	; 63
	sei();
  f4:	78 94       	sei
    while (1) 
    {
		if(cnt >= 0x10000) cnt = 0;
		SegDisp(cnt);
  f6:	60 91 1a 01 	lds	r22, 0x011A	; 0x80011a <cnt>
  fa:	70 91 1b 01 	lds	r23, 0x011B	; 0x80011b <cnt+0x1>
  fe:	07 2e       	mov	r0, r23
 100:	00 0c       	add	r0, r0
 102:	88 0b       	sbc	r24, r24
 104:	99 0b       	sbc	r25, r25
 106:	92 d0       	rcall	.+292    	; 0x22c <SegDisp>
 108:	f6 cf       	rjmp	.-20     	; 0xf6 <main+0x2e>

0000010a <__vector_10>:
    }
}
ISR(TIMER2_OVF_vect)
{
 10a:	1f 92       	push	r1
 10c:	0f 92       	push	r0
 10e:	0f b6       	in	r0, 0x3f	; 63
 110:	0f 92       	push	r0
 112:	11 24       	eor	r1, r1
 114:	8f 93       	push	r24
 116:	9f 93       	push	r25
	tcnt++;
	//if(tcnt >= 500)  // 8bit timer 사용시
	{
		cnt++; tcnt = 0;
 118:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <cnt>
 11c:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <cnt+0x1>
 120:	01 96       	adiw	r24, 0x01	; 1
 122:	90 93 1b 01 	sts	0x011B, r25	; 0x80011b <cnt+0x1>
 126:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <cnt>
 12a:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <__data_end+0x1>
 12e:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <__data_end>
	}
}
 132:	9f 91       	pop	r25
 134:	8f 91       	pop	r24
 136:	0f 90       	pop	r0
 138:	0f be       	out	0x3f, r0	; 63
 13a:	0f 90       	pop	r0
 13c:	1f 90       	pop	r1
 13e:	18 95       	reti

00000140 <SegPort>:
	arr[2] = digit[n3];
	arr[3] = digit[n4];
	digitNum = (num > 4095) ? 4 : (num > 256) ? 3 : (num > 16) ? 2 : 1;
	FND_4(arr);
	return arr;
}
 140:	90 93 07 01 	sts	0x0107, r25	; 0x800107 <PA+0x1>
 144:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <PA>
 148:	70 93 05 01 	sts	0x0105, r23	; 0x800105 <PB+0x1>
 14c:	60 93 04 01 	sts	0x0104, r22	; 0x800104 <PB>
 150:	08 95       	ret

00000152 <SegType>:
 152:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <segType+0x1>
 156:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <segType>
 15a:	08 95       	ret

0000015c <seg>:
 15c:	ac 01       	movw	r20, r24
 15e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <segType>
 162:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <segType+0x1>
 166:	89 2b       	or	r24, r25
 168:	01 f1       	breq	.+64     	; 0x1aa <seg+0x4e>
 16a:	e0 91 04 01 	lds	r30, 0x0104	; 0x800104 <PB>
 16e:	f0 91 05 01 	lds	r31, 0x0105	; 0x800105 <PB+0x1>
 172:	80 81       	ld	r24, Z
 174:	8f 60       	ori	r24, 0x0F	; 15
 176:	80 83       	st	Z, r24
 178:	e0 91 04 01 	lds	r30, 0x0104	; 0x800104 <PB>
 17c:	f0 91 05 01 	lds	r31, 0x0105	; 0x800105 <PB+0x1>
 180:	23 e0       	ldi	r18, 0x03	; 3
 182:	30 e0       	ldi	r19, 0x00	; 0
 184:	24 1b       	sub	r18, r20
 186:	35 0b       	sbc	r19, r21
 188:	81 e0       	ldi	r24, 0x01	; 1
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	02 c0       	rjmp	.+4      	; 0x192 <seg+0x36>
 18e:	88 0f       	add	r24, r24
 190:	99 1f       	adc	r25, r25
 192:	2a 95       	dec	r18
 194:	e2 f7       	brpl	.-8      	; 0x18e <seg+0x32>
 196:	80 95       	com	r24
 198:	90 81       	ld	r25, Z
 19a:	89 23       	and	r24, r25
 19c:	80 83       	st	Z, r24
 19e:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <PA>
 1a2:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <PA+0x1>
 1a6:	60 83       	st	Z, r22
 1a8:	08 95       	ret
 1aa:	e0 91 04 01 	lds	r30, 0x0104	; 0x800104 <PB>
 1ae:	f0 91 05 01 	lds	r31, 0x0105	; 0x800105 <PB+0x1>
 1b2:	90 81       	ld	r25, Z
 1b4:	90 7f       	andi	r25, 0xF0	; 240
 1b6:	90 83       	st	Z, r25
 1b8:	e0 91 04 01 	lds	r30, 0x0104	; 0x800104 <PB>
 1bc:	f0 91 05 01 	lds	r31, 0x0105	; 0x800105 <PB+0x1>
 1c0:	23 e0       	ldi	r18, 0x03	; 3
 1c2:	30 e0       	ldi	r19, 0x00	; 0
 1c4:	24 1b       	sub	r18, r20
 1c6:	35 0b       	sbc	r19, r21
 1c8:	81 e0       	ldi	r24, 0x01	; 1
 1ca:	90 e0       	ldi	r25, 0x00	; 0
 1cc:	02 c0       	rjmp	.+4      	; 0x1d2 <seg+0x76>
 1ce:	88 0f       	add	r24, r24
 1d0:	99 1f       	adc	r25, r25
 1d2:	2a 95       	dec	r18
 1d4:	e2 f7       	brpl	.-8      	; 0x1ce <seg+0x72>
 1d6:	90 81       	ld	r25, Z
 1d8:	89 2b       	or	r24, r25
 1da:	80 83       	st	Z, r24
 1dc:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <PA>
 1e0:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <PA+0x1>
 1e4:	60 95       	com	r22
 1e6:	60 83       	st	Z, r22
 1e8:	08 95       	ret

000001ea <FND_4>:
 1ea:	0f 93       	push	r16
 1ec:	1f 93       	push	r17
 1ee:	cf 93       	push	r28
 1f0:	df 93       	push	r29
 1f2:	8c 01       	movw	r16, r24
 1f4:	c0 e0       	ldi	r28, 0x00	; 0
 1f6:	d0 e0       	ldi	r29, 0x00	; 0
 1f8:	0d c0       	rjmp	.+26     	; 0x214 <FND_4+0x2a>
 1fa:	f8 01       	movw	r30, r16
 1fc:	ec 0f       	add	r30, r28
 1fe:	fd 1f       	adc	r31, r29
 200:	60 81       	ld	r22, Z
 202:	ce 01       	movw	r24, r28
 204:	ab df       	rcall	.-170    	; 0x15c <seg>
 206:	8f e1       	ldi	r24, 0x1F	; 31
 208:	9e e4       	ldi	r25, 0x4E	; 78
 20a:	01 97       	sbiw	r24, 0x01	; 1
 20c:	f1 f7       	brne	.-4      	; 0x20a <FND_4+0x20>
 20e:	00 c0       	rjmp	.+0      	; 0x210 <FND_4+0x26>
 210:	00 00       	nop
 212:	21 96       	adiw	r28, 0x01	; 1
 214:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 218:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 21c:	c8 17       	cp	r28, r24
 21e:	d9 07       	cpc	r29, r25
 220:	64 f3       	brlt	.-40     	; 0x1fa <FND_4+0x10>
 222:	df 91       	pop	r29
 224:	cf 91       	pop	r28
 226:	1f 91       	pop	r17
 228:	0f 91       	pop	r16
 22a:	08 95       	ret

0000022c <SegDisp>:
char* SegDisp(unsigned long num)  // 4321  4 digit 10진수 segment 출력
{
 22c:	4f 92       	push	r4
 22e:	5f 92       	push	r5
 230:	6f 92       	push	r6
 232:	7f 92       	push	r7
 234:	8f 92       	push	r8
 236:	9f 92       	push	r9
 238:	af 92       	push	r10
 23a:	bf 92       	push	r11
 23c:	cf 92       	push	r12
 23e:	df 92       	push	r13
 240:	ef 92       	push	r14
 242:	ff 92       	push	r15
 244:	cf 93       	push	r28
 246:	df 93       	push	r29
 248:	00 d0       	rcall	.+0      	; 0x24a <SegDisp+0x1e>
 24a:	00 d0       	rcall	.+0      	; 0x24c <SegDisp+0x20>
 24c:	cd b7       	in	r28, 0x3d	; 61
 24e:	de b7       	in	r29, 0x3e	; 62
 250:	6b 01       	movw	r12, r22
 252:	7c 01       	movw	r14, r24
	int n1 = num % 10;			// 1  : 문자가 아닌 숫자
 254:	0f 2e       	mov	r0, r31
 256:	fa e0       	ldi	r31, 0x0A	; 10
 258:	8f 2e       	mov	r8, r31
 25a:	91 2c       	mov	r9, r1
 25c:	a1 2c       	mov	r10, r1
 25e:	b1 2c       	mov	r11, r1
 260:	f0 2d       	mov	r31, r0
 262:	a5 01       	movw	r20, r10
 264:	94 01       	movw	r18, r8
 266:	71 d0       	rcall	.+226    	; 0x34a <__udivmodsi4>
 268:	69 83       	std	Y+1, r22	; 0x01
 26a:	7a 83       	std	Y+2, r23	; 0x02
 26c:	8b 83       	std	Y+3, r24	; 0x03
 26e:	9c 83       	std	Y+4, r25	; 0x04
	int n2 = (num / 10) % 10;	// 2 
 270:	ca 01       	movw	r24, r20
 272:	b9 01       	movw	r22, r18
 274:	a5 01       	movw	r20, r10
 276:	94 01       	movw	r18, r8
 278:	68 d0       	rcall	.+208    	; 0x34a <__udivmodsi4>
 27a:	2b 01       	movw	r4, r22
 27c:	3c 01       	movw	r6, r24
	int n3 = (num / 100 ) % 10;	// 3 
 27e:	c7 01       	movw	r24, r14
 280:	b6 01       	movw	r22, r12
 282:	24 e6       	ldi	r18, 0x64	; 100
 284:	30 e0       	ldi	r19, 0x00	; 0
 286:	40 e0       	ldi	r20, 0x00	; 0
 288:	50 e0       	ldi	r21, 0x00	; 0
 28a:	5f d0       	rcall	.+190    	; 0x34a <__udivmodsi4>
 28c:	ca 01       	movw	r24, r20
 28e:	b9 01       	movw	r22, r18
 290:	a5 01       	movw	r20, r10
 292:	94 01       	movw	r18, r8
 294:	5a d0       	rcall	.+180    	; 0x34a <__udivmodsi4>
 296:	4b 01       	movw	r8, r22
 298:	5c 01       	movw	r10, r24
	int n4 = (num / 1000);		// 4 
 29a:	c7 01       	movw	r24, r14
 29c:	b6 01       	movw	r22, r12
 29e:	28 ee       	ldi	r18, 0xE8	; 232
 2a0:	33 e0       	ldi	r19, 0x03	; 3
 2a2:	40 e0       	ldi	r20, 0x00	; 0
 2a4:	50 e0       	ldi	r21, 0x00	; 0
 2a6:	51 d0       	rcall	.+162    	; 0x34a <__udivmodsi4>
	arr[0] = digit[n1];
 2a8:	e9 81       	ldd	r30, Y+1	; 0x01
 2aa:	fa 81       	ldd	r31, Y+2	; 0x02
 2ac:	e8 5f       	subi	r30, 0xF8	; 248
 2ae:	fe 4f       	sbci	r31, 0xFE	; 254
 2b0:	80 81       	ld	r24, Z
 2b2:	ec e1       	ldi	r30, 0x1C	; 28
 2b4:	f1 e0       	ldi	r31, 0x01	; 1
 2b6:	80 83       	st	Z, r24
	arr[1] = digit[n2];
 2b8:	d2 01       	movw	r26, r4
 2ba:	a8 5f       	subi	r26, 0xF8	; 248
 2bc:	be 4f       	sbci	r27, 0xFE	; 254
 2be:	8c 91       	ld	r24, X
 2c0:	81 83       	std	Z+1, r24	; 0x01
	arr[2] = digit[n3];
 2c2:	d4 01       	movw	r26, r8
 2c4:	a8 5f       	subi	r26, 0xF8	; 248
 2c6:	be 4f       	sbci	r27, 0xFE	; 254
 2c8:	8c 91       	ld	r24, X
 2ca:	82 83       	std	Z+2, r24	; 0x02
	arr[3] = digit[n4];
 2cc:	d9 01       	movw	r26, r18
 2ce:	a8 5f       	subi	r26, 0xF8	; 248
 2d0:	be 4f       	sbci	r27, 0xFE	; 254
 2d2:	8c 91       	ld	r24, X
 2d4:	83 83       	std	Z+3, r24	; 0x03
	digitNum = (num > 999) ? 4 : (num > 99) ? 3 : (num > 9) ? 2 : 1;
 2d6:	88 ee       	ldi	r24, 0xE8	; 232
 2d8:	c8 16       	cp	r12, r24
 2da:	83 e0       	ldi	r24, 0x03	; 3
 2dc:	d8 06       	cpc	r13, r24
 2de:	e1 04       	cpc	r14, r1
 2e0:	f1 04       	cpc	r15, r1
 2e2:	78 f4       	brcc	.+30     	; 0x302 <SegDisp+0xd6>
 2e4:	84 e6       	ldi	r24, 0x64	; 100
 2e6:	c8 16       	cp	r12, r24
 2e8:	d1 04       	cpc	r13, r1
 2ea:	e1 04       	cpc	r14, r1
 2ec:	f1 04       	cpc	r15, r1
 2ee:	60 f4       	brcc	.+24     	; 0x308 <SegDisp+0xdc>
 2f0:	8a e0       	ldi	r24, 0x0A	; 10
 2f2:	c8 16       	cp	r12, r24
 2f4:	d1 04       	cpc	r13, r1
 2f6:	e1 04       	cpc	r14, r1
 2f8:	f1 04       	cpc	r15, r1
 2fa:	48 f0       	brcs	.+18     	; 0x30e <SegDisp+0xe2>
 2fc:	82 e0       	ldi	r24, 0x02	; 2
 2fe:	90 e0       	ldi	r25, 0x00	; 0
 300:	08 c0       	rjmp	.+16     	; 0x312 <SegDisp+0xe6>
 302:	84 e0       	ldi	r24, 0x04	; 4
 304:	90 e0       	ldi	r25, 0x00	; 0
 306:	05 c0       	rjmp	.+10     	; 0x312 <SegDisp+0xe6>
 308:	83 e0       	ldi	r24, 0x03	; 3
 30a:	90 e0       	ldi	r25, 0x00	; 0
 30c:	02 c0       	rjmp	.+4      	; 0x312 <SegDisp+0xe6>
 30e:	81 e0       	ldi	r24, 0x01	; 1
 310:	90 e0       	ldi	r25, 0x00	; 0
 312:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 316:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
	FND_4(arr);
 31a:	8c e1       	ldi	r24, 0x1C	; 28
 31c:	91 e0       	ldi	r25, 0x01	; 1
 31e:	65 df       	rcall	.-310    	; 0x1ea <FND_4>
	return arr;
}
 320:	8c e1       	ldi	r24, 0x1C	; 28
 322:	91 e0       	ldi	r25, 0x01	; 1
 324:	0f 90       	pop	r0
 326:	0f 90       	pop	r0
 328:	0f 90       	pop	r0
 32a:	0f 90       	pop	r0
 32c:	df 91       	pop	r29
 32e:	cf 91       	pop	r28
 330:	ff 90       	pop	r15
 332:	ef 90       	pop	r14
 334:	df 90       	pop	r13
 336:	cf 90       	pop	r12
 338:	bf 90       	pop	r11
 33a:	af 90       	pop	r10
 33c:	9f 90       	pop	r9
 33e:	8f 90       	pop	r8
 340:	7f 90       	pop	r7
 342:	6f 90       	pop	r6
 344:	5f 90       	pop	r5
 346:	4f 90       	pop	r4
 348:	08 95       	ret

0000034a <__udivmodsi4>:
 34a:	a1 e2       	ldi	r26, 0x21	; 33
 34c:	1a 2e       	mov	r1, r26
 34e:	aa 1b       	sub	r26, r26
 350:	bb 1b       	sub	r27, r27
 352:	fd 01       	movw	r30, r26
 354:	0d c0       	rjmp	.+26     	; 0x370 <__udivmodsi4_ep>

00000356 <__udivmodsi4_loop>:
 356:	aa 1f       	adc	r26, r26
 358:	bb 1f       	adc	r27, r27
 35a:	ee 1f       	adc	r30, r30
 35c:	ff 1f       	adc	r31, r31
 35e:	a2 17       	cp	r26, r18
 360:	b3 07       	cpc	r27, r19
 362:	e4 07       	cpc	r30, r20
 364:	f5 07       	cpc	r31, r21
 366:	20 f0       	brcs	.+8      	; 0x370 <__udivmodsi4_ep>
 368:	a2 1b       	sub	r26, r18
 36a:	b3 0b       	sbc	r27, r19
 36c:	e4 0b       	sbc	r30, r20
 36e:	f5 0b       	sbc	r31, r21

00000370 <__udivmodsi4_ep>:
 370:	66 1f       	adc	r22, r22
 372:	77 1f       	adc	r23, r23
 374:	88 1f       	adc	r24, r24
 376:	99 1f       	adc	r25, r25
 378:	1a 94       	dec	r1
 37a:	69 f7       	brne	.-38     	; 0x356 <__udivmodsi4_loop>
 37c:	60 95       	com	r22
 37e:	70 95       	com	r23
 380:	80 95       	com	r24
 382:	90 95       	com	r25
 384:	9b 01       	movw	r18, r22
 386:	ac 01       	movw	r20, r24
 388:	bd 01       	movw	r22, r26
 38a:	cf 01       	movw	r24, r30
 38c:	08 95       	ret

0000038e <_exit>:
 38e:	f8 94       	cli

00000390 <__stop_program>:
 390:	ff cf       	rjmp	.-2      	; 0x390 <__stop_program>
