$date
	Fri Jul 18 11:42:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux8to1_tb $end
$var wire 1 ! out $end
$var reg 8 " in [7:0] $end
$var reg 3 # sel [2:0] $end
$scope module uut $end
$var wire 8 $ in [7:0] $end
$var wire 1 ! out $end
$var wire 3 % sel [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b10101010 $
b0 #
b10101010 "
0!
$end
#10000
1!
b1 #
b1 %
#20000
0!
b10 #
b10 %
#30000
1!
b11 #
b11 %
#40000
0!
b100 #
b100 %
#50000
1!
b101 #
b101 %
#60000
0!
b110 #
b110 %
#70000
1!
b111 #
b111 %
#80000
0!
b0 #
b0 %
b11001100 "
b11001100 $
#90000
0!
b100 #
b100 %
#100000
1!
b111 #
b111 %
#110000
