<profile>

<section name = "Vitis HLS Report for 'SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6'" level="0">
<item name = "Date">Mon Oct 28 14:09:47 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SMM_CIF_0_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.909 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">77, 77, 0.770 us, 0.770 us, 77, 77, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_140_6">75, 75, 1, 1, 1, 75, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 175, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 431, -</column>
<column name="Register">-, -, 30, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln140_1_fu_703_p2">+, 0, 0, 17, 14, 8</column>
<column name="add_ln140_2_fu_757_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln140_fu_658_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_condition_646">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_649">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_652">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_655">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_658">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_661">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_664">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_667">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_670">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_673">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_676">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_679">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_682">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_685">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_688">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_691">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_694">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_697">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_700">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_703">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_706">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_709">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_712">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_715">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op130_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln140_1_fu_763_p2">icmp, 0, 0, 14, 7, 2</column>
<column name="icmp_ln140_fu_652_p2">icmp, 0, 0, 14, 7, 7</column>
<column name="icmp_ln143_fu_719_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_552">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_569">or, 0, 0, 2, 1, 1</column>
<column name="select_ln140_fu_769_p3">select, 0, 0, 7, 1, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1">14, 3, 16, 48</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1">14, 3, 16, 48</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1">14, 3, 16, 48</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1">14, 3, 16, 48</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1">14, 3, 16, 48</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1">14, 3, 16, 48</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1">14, 3, 16, 48</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1">14, 3, 16, 48</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1">14, 3, 16, 48</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1">14, 3, 16, 48</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_phi_mul_load">9, 2, 14, 28</column>
<column name="ap_sig_allocacmp_phi_urem_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_phi_urem_load_1">9, 2, 7, 14</column>
<column name="in_stream_a_TDATA_blk_n">9, 2, 1, 2</column>
<column name="j_fu_168">9, 2, 7, 14</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1">14, 3, 16, 48</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1">14, 3, 16, 48</column>
<column name="phi_mul_fu_164">9, 2, 14, 28</column>
<column name="phi_urem_fu_160">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="j_fu_168">7, 0, 7, 0</column>
<column name="phi_mul_fu_164">14, 0, 14, 0</column>
<column name="phi_urem_fu_160">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6, return value</column>
<column name="in_stream_a_TVALID">in, 1, axis, in_stream_a, pointer</column>
<column name="in_stream_a_TDATA">in, 64, axis, in_stream_a, pointer</column>
<column name="in_stream_a_TREADY">out, 1, axis, in_stream_a, pointer</column>
<column name="B_ROW_load">in, 32, ap_none, B_ROW_load, scalar</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1">out, 2, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1">out, 16, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1">out, 2, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1">out, 16, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1">out, 2, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1">out, 16, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1">out, 2, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1">out, 16, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1">out, 2, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1">out, 16, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1">out, 2, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1">out, 16, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1">out, 2, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1">out, 16, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1">out, 2, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1">out, 16, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1">out, 2, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1">out, 16, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1">out, 2, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1">out, 1, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, array</column>
<column name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1">out, 16, ap_memory, SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1">out, 2, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1">out, 1, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24, array</column>
<column name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1">out, 16, ap_memory, p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24, array</column>
</table>
</item>
</section>
</profile>
