{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "PLL/cpu_clock.vhd PLL/cpu_clock.BAK.vhd " "Backing up file \"PLL/cpu_clock.vhd\" to \"PLL/cpu_clock.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1646433816085 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL PLL/cpu_clock.vhd " "Started upgrading IP component ALTPLL with file \"PLL/cpu_clock.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1646433816085 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL PLL/cpu_clock.vhd " "Completed upgrading IP component ALTPLL with file \"PLL/cpu_clock.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1646433817625 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1646433817631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "603 " "Peak virtual memory: 603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646433817631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  4 23:43:37 2022 " "Processing ended: Fri Mar  4 23:43:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646433817631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646433817631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646433817631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1646433817631 ""}
