// Seed: 2278221236
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_0 = id_2 ? 1 : id_9;
  assign #1 id_11 = 1;
endmodule
module module_1 (
    input logic id_0,
    input wor id_1,
    output uwire id_2,
    output uwire id_3,
    input tri id_4,
    output supply1 id_5,
    output tri id_6,
    output tri1 id_7,
    inout uwire id_8,
    input wor id_9,
    output tri id_10,
    inout tri id_11,
    output logic id_12,
    output supply0 id_13,
    input uwire id_14,
    output wand id_15,
    input supply0 id_16
    , id_19,
    input tri id_17
);
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19,
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_19
  );
  always_ff @(1) begin : LABEL_0
    id_12 <= id_0;
  end
endmodule
