@misc{datasheet,
    author = {Xilinx},
    title = {Virtex-6 Family Overview},
    month = Aug,
    year = {2015},
    pages = {1--11},
    url = {https://www.xilinx.com/content/dam/xilinx/support/documentation/data_sheets/ds150.pdf},
}
@misc{datasheet2,
    author = {Xilinx},
    title = {Virtex-6 FPGA Configurable Logic Block},
    month = Feb,
    year = {2012},
    pages = {1--50},
    url = {https://www.xilinx.com/support/documentation/user_guides/ug364.pdf},
}
@misc{datasheet3,
    author = {Xilinx},
    title = {Virtex-6 FPGA Clocking Resources},
    month = Feb,
    year = {2014},
    pages = {1--66},
    url = {https://www.xilinx.com/support/documentation/user_guides/ug362.pdf},
}
@misc{datasheet4,
    author = {Xilinx},
    title = {Virtex-6 FPGA DSP48E1 Slice},
    month = Feb,
    year = {2011},
    pages = {1--52},
    url = {https://www.xilinx.com/support/documentation/user_guides/ug369.pdf},
}



