Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Mar 16 17:45:45 2025
| Host         : LAPTOP-8C5H2GG1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.665        0.000                      0                  299        0.134        0.000                      0                  299        3.020        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.665        0.000                      0                  299        0.134        0.000                      0                  299        3.020        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.054ns (26.469%)  route 2.928ns (73.531%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.865     5.939    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y93        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.456     6.395 f  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[6]/Q
                         net (fo=3, routed)           0.870     7.265    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[6]
    SLICE_X111Y93        LUT4 (Prop_lut4_I0_O)        0.124     7.389 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_4/O
                         net (fo=1, routed)           0.814     8.203    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_4_n_0
    SLICE_X109Y93        LUT5 (Prop_lut5_I3_O)        0.152     8.355 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_3/O
                         net (fo=14, routed)          0.679     9.034    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_3_n_0
    SLICE_X107Y94        LUT4 (Prop_lut4_I0_O)        0.322     9.356 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[1]_i_1/O
                         net (fo=1, routed)           0.565     9.921    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[1]_i_1_n_0
    SLICE_X107Y94        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.683    13.447    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X107Y94        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y94        FDRE (Setup_fdre_C_D)       -0.250    13.585    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.766ns (22.168%)  route 2.689ns (77.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.518     6.456 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.151     7.607    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X113Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.731 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.796     8.527    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X113Y91        LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.742     9.393    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y93        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.686    13.450    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y93        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524    13.354    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.766ns (22.168%)  route 2.689ns (77.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.518     6.456 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.151     7.607    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X113Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.731 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.796     8.527    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X113Y91        LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.742     9.393    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y93        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.686    13.450    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y93        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y93        FDRE (Setup_fdre_C_R)       -0.524    13.354    design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.766ns (22.773%)  route 2.598ns (77.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.518     6.456 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.151     7.607    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X113Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.731 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.796     8.527    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X113Y91        LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.650     9.301    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y91        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.685    13.449    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y91        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X112Y91        FDRE (Setup_fdre_C_R)       -0.524    13.353    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.766ns (22.773%)  route 2.598ns (77.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.518     6.456 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.151     7.607    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X113Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.731 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.796     8.527    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X113Y91        LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.650     9.301    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y91        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.685    13.449    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y91        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X112Y91        FDRE (Setup_fdre_C_R)       -0.524    13.353    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.766ns (22.773%)  route 2.598ns (77.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.518     6.456 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.151     7.607    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X113Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.731 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.796     8.527    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X113Y91        LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.650     9.301    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y91        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.685    13.449    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y91        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X112Y91        FDRE (Setup_fdre_C_R)       -0.524    13.353    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.766ns (22.773%)  route 2.598ns (77.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.518     6.456 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.151     7.607    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X113Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.731 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.796     8.527    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X113Y91        LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.650     9.301    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y91        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.685    13.449    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y91        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[9]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X112Y91        FDRE (Setup_fdre_C_R)       -0.524    13.353    design_1_i/Debounce_Switch_0/inst/r_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.766ns (22.652%)  route 2.616ns (77.348%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.518     6.456 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.151     7.607    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X113Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.731 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.796     8.527    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X113Y91        LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.668     9.319    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.685    13.449    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
                         clock pessimism              0.488    13.938    
                         clock uncertainty           -0.035    13.902    
    SLICE_X112Y92        FDRE (Setup_fdre_C_R)       -0.524    13.378    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.378    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.766ns (22.652%)  route 2.616ns (77.348%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.518     6.456 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.151     7.607    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X113Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.731 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.796     8.527    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X113Y91        LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.668     9.319    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.685    13.449    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
                         clock pessimism              0.488    13.938    
                         clock uncertainty           -0.035    13.902    
    SLICE_X112Y92        FDRE (Setup_fdre_C_R)       -0.524    13.378    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.378    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.766ns (22.652%)  route 2.616ns (77.348%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.518     6.456 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.151     7.607    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X113Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.731 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.796     8.527    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X113Y91        LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.668     9.319    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.685    13.449    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
                         clock pessimism              0.488    13.938    
                         clock uncertainty           -0.035    13.902    
    SLICE_X112Y92        FDRE (Setup_fdre_C_R)       -0.524    13.378    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.378    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  4.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg_r_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/rBuffer_reg_r_1/Q
                         net (fo=1, routed)           0.053     1.915    design_1_i/uart_top_0/inst/rBuffer_reg_r_1_n_0
    SLICE_X107Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.905     2.247    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_2/C
                         clock pessimism             -0.513     1.734    
    SLICE_X107Y95        FDRE (Hold_fdre_C_D)         0.047     1.781    design_1_i/uart_top_0/inst/rBuffer_reg_r_2
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.634     1.720    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y92        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  design_1_i/uart_top_0/inst/rTxByte_reg[3]/Q
                         net (fo=1, routed)           0.054     1.915    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[3]
    SLICE_X107Y92        LUT5 (Prop_lut5_I2_O)        0.045     1.960 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[3]_i_1/O
                         net (fo=1, routed)           0.000     1.960    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[3]_i_1_n_0
    SLICE_X107Y92        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.904     2.246    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y92        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/C
                         clock pessimism             -0.513     1.733    
    SLICE_X107Y92        FDRE (Hold_fdre_C_D)         0.091     1.824    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.634     1.720    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X109Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/Q
                         net (fo=12, routed)          0.122     1.984    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[1]
    SLICE_X108Y91        LUT6 (Prop_lut6_I3_O)        0.045     2.029 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.029    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[2]_i_1__0_n_0
    SLICE_X108Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.904     2.246    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[2]/C
                         clock pessimism             -0.513     1.733    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.120     1.853    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg_r_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg_r_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/rBuffer_reg_r_4/Q
                         net (fo=1, routed)           0.116     1.978    design_1_i/uart_top_0/inst/rBuffer_reg_r_4_n_0
    SLICE_X107Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.905     2.247    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_5/C
                         clock pessimism             -0.526     1.721    
    SLICE_X107Y95        FDRE (Hold_fdre_C_D)         0.071     1.792    design_1_i/uart_top_0/inst/rBuffer_reg_r_5
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg_r_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg_r_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/rBuffer_reg_r_8/Q
                         net (fo=1, routed)           0.121     1.983    design_1_i/uart_top_0/inst/rBuffer_reg_r_8_n_0
    SLICE_X106Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.905     2.247    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_9/C
                         clock pessimism             -0.526     1.721    
    SLICE_X106Y95        FDRE (Hold_fdre_C_D)         0.075     1.796    design_1_i/uart_top_0/inst/rBuffer_reg_r_9
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.051%)  route 0.109ns (36.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.634     1.720    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y92        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  design_1_i/uart_top_0/inst/rTxByte_reg[2]/Q
                         net (fo=1, routed)           0.109     1.970    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[2]
    SLICE_X107Y91        LUT5 (Prop_lut5_I2_O)        0.045     2.015 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[2]_i_1/O
                         net (fo=1, routed)           0.000     2.015    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[2]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.904     2.246    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/C
                         clock pessimism             -0.510     1.736    
    SLICE_X107Y91        FDRE (Hold_fdre_C_D)         0.092     1.828    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y95        FDRE                                         r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDRE (Prop_fdre_C_Q)         0.141     1.862 f  design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[0]/Q
                         net (fo=7, routed)           0.145     2.007    design_1_i/uart_top_0/inst/UART_TX_INST/rTxStart_reg_0[0]
    SLICE_X108Y95        LUT4 (Prop_lut4_I0_O)        0.045     2.052 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_1/O
                         net (fo=1, routed)           0.000     2.052    design_1_i/uart_top_0/inst/rFSM__0[2]
    SLICE_X108Y95        FDRE                                         r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.905     2.247    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y95        FDRE                                         r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[2]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X108Y95        FDRE (Hold_fdre_C_D)         0.120     1.854    design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y93        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/Q
                         net (fo=1, routed)           0.137     1.999    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[4]
    SLICE_X107Y92        LUT5 (Prop_lut5_I2_O)        0.045     2.044 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[4]_i_1/O
                         net (fo=1, routed)           0.000     2.044    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[4]_i_1_n_0
    SLICE_X107Y92        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.904     2.246    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y92        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/C
                         clock pessimism             -0.510     1.736    
    SLICE_X107Y92        FDRE (Hold_fdre_C_D)         0.092     1.828    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.231%)  route 0.139ns (42.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.634     1.720    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y92        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  design_1_i/uart_top_0/inst/rTxByte_reg[0]/Q
                         net (fo=1, routed)           0.139     2.000    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[0]
    SLICE_X107Y91        LUT5 (Prop_lut5_I2_O)        0.045     2.045 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.045    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.904     2.246    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]/C
                         clock pessimism             -0.510     1.736    
    SLICE_X107Y91        FDRE (Hold_fdre_C_D)         0.092     1.828    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rTxByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.635     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/rBuffer_reg[92]/Q
                         net (fo=1, routed)           0.142     2.005    design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte_reg[4]
    SLICE_X107Y93        LUT6 (Prop_lut6_I5_O)        0.045     2.050 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.050    design_1_i/uart_top_0/inst/p_0_in[4]
    SLICE_X107Y93        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.905     2.247    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y93        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X107Y93        FDRE (Hold_fdre_C_D)         0.091     1.828    design_1_i/uart_top_0/inst/rTxByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y89   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y91   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y91   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y92   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y92   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y92   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y92   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y93   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y93   design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y94   design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y94   design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y94   design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y93   design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y94   design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y94   design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y94   design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y94   design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK



