{
  "Top": "Conv_sysarr_dbbuf",
  "RtlTop": "Conv_sysarr_dbbuf",
  "RtlPrefix": "",
  "RtlSubPrefix": "Conv_sysarr_dbbuf_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "bias_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_axiu<32, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "bias_in_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "weight_in": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_axiu<32, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "weight_in_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "data_in": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<ap_axiu<32, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "conv_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<ap_axiu<32, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "conv_out_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top coreConv -name coreConv",
      "set_directive_top Conv_sysarr -name Conv_sysarr",
      "set_directive_top Conv_sysarr_dbbuf -name Conv_sysarr_dbbuf",
      "set_directive_top Conv_sysarr_dbbuf -name Conv_sysarr_dbbuf",
      "set_directive_top Conv_sysarr_dbbuf -name Conv_sysarr_dbbuf",
      "set_directive_top Conv_sysarr_dbbuf -name Conv_sysarr_dbbuf",
      "set_directive_top Conv_sysarr_dbbuf -name Conv_sysarr_dbbuf",
      "set_directive_top Conv_sysarr_dbbuf -name Conv_sysarr_dbbuf"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Conv_sysarr_dbbuf"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "12104"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Conv_sysarr_dbbuf",
    "Version": "1.0",
    "DisplayName": "Conv_sysarr_dbbuf",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Conv_sysarr_dbbuf_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/conv_sysarr_fifo.cpp",
      "..\/conv_sysarr_dbbuf.cpp",
      "..\/conv_sysarr.cpp",
      "..\/conv1d.cpp",
      "..\/conv.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/Conv_sysarr_dbbuf_bias_l2_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mac_muladd_7ns_3ns_6ns_8_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mac_muladd_8ns_3ns_2ns_8_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mux_42_32_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mux_464_8_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_output_l1_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_weight_l2_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Conv_sysarr_dbbuf_bias_l2_0.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mac_muladd_7ns_3ns_6ns_8_4_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mac_muladd_8ns_3ns_2ns_8_4_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mux_42_32_1_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mux_464_8_1_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_output_l1_0.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_weight_l2_0.v",
      "impl\/verilog\/Conv_sysarr_dbbuf.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/Conv_sysarr_dbbuf.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": [
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/Conv_sysarr.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/conv1d.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/coreConv.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/coreConv_class.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/Conv_sysarr_dbbuf.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/Conv.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "bias_in_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "bias_in_V_",
      "portMap": {"bias_in_V_dout": "RD_DATA"},
      "ports": [
        "bias_in_V_dout",
        "bias_in_V_empty_n",
        "bias_in_V_read"
      ]
    },
    "conv_out_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "conv_out_V_",
      "portMap": {"conv_out_V_din": "WR_DATA"},
      "ports": [
        "conv_out_V_din",
        "conv_out_V_full_n",
        "conv_out_V_write"
      ]
    },
    "data_in_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "data_in_V_",
      "portMap": {"data_in_V_dout": "RD_DATA"},
      "ports": [
        "data_in_V_dout",
        "data_in_V_empty_n",
        "data_in_V_read"
      ]
    },
    "weight_in_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "weight_in_V_",
      "portMap": {"weight_in_V_dout": "RD_DATA"},
      "ports": [
        "weight_in_V_dout",
        "weight_in_V_empty_n",
        "weight_in_V_read"
      ]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "bias_in_V_dout": {
      "dir": "in",
      "width": "64"
    },
    "bias_in_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "bias_in_V_read": {
      "dir": "out",
      "width": "1"
    },
    "weight_in_V_dout": {
      "dir": "in",
      "width": "64"
    },
    "weight_in_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "weight_in_V_read": {
      "dir": "out",
      "width": "1"
    },
    "data_in_V_dout": {
      "dir": "in",
      "width": "64"
    },
    "data_in_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_V_read": {
      "dir": "out",
      "width": "1"
    },
    "conv_out_V_din": {
      "dir": "out",
      "width": "64"
    },
    "conv_out_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "conv_out_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "Conv_sysarr_dbbuf"},
    "Info": {"Conv_sysarr_dbbuf": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"Conv_sysarr_dbbuf": {
        "Latency": {
          "LatencyBest": "12104",
          "LatencyAvg": "12104",
          "LatencyWorst": "12104",
          "PipelineII": "12105",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.002"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_76_1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_80_2",
            "TripCount": "576",
            "Latency": "576",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_84_3",
            "TripCount": "324",
            "Latency": "324",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_89_4",
            "TripCount": "4",
            "Latency": "10388",
            "PipelineII": "",
            "PipelineDepth": "2597",
            "Loops": [
              {
                "Name": "VITIS_LOOP_96_8",
                "TripCount": "4",
                "Latency": "100",
                "PipelineII": "25",
                "PipelineDepth": "26"
              },
              {
                "Name": "VITIS_LOOP_108_11_VITIS_LOOP_110_12",
                "TripCount": "9",
                "Latency": "2493",
                "PipelineII": "",
                "PipelineDepth": "277",
                "Loops": [
                  {
                    "Name": "VITIS_LOOP_130_15_VITIS_LOOP_134_16_VITIS_LOOP_135_17",
                    "TripCount": "196",
                    "Latency": "199",
                    "PipelineII": "1",
                    "PipelineDepth": "5"
                  },
                  {
                    "Name": "VITIS_LOOP_151_18",
                    "TripCount": "59",
                    "Latency": "65",
                    "PipelineII": "1",
                    "PipelineDepth": "8"
                  }
                ]
              }
            ]
          },
          {
            "Name": "VITIS_LOOP_294_24_VITIS_LOOP_295_25_VITIS_LOOP_296_26",
            "TripCount": "784",
            "Latency": "787",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }
        ],
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "18",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "3768",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "5315",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-01-10 20:35:40 KST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
