

================================================================
== Vitis HLS Report for 'read_r'
================================================================
* Date:           Fri Nov  8 21:38:41 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pass
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_read_Pipeline_VITIS_LOOP_13_1_fu_82  |read_Pipeline_VITIS_LOOP_13_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      26|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      550|     119|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     506|    -|
|Register             |        -|     -|      134|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      684|     651|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |grp_read_Pipeline_VITIS_LOOP_13_1_fu_82  |read_Pipeline_VITIS_LOOP_13_1  |        0|   0|  550|  119|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                               |        0|   0|  550|  119|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state73_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_92_p2                |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  26|          35|           4|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  338|         74|    1|         74|
    |ap_done             |    9|          2|    1|          2|
    |inStream2_write     |    9|          2|    1|          2|
    |m_axi_p0_ARADDR     |   14|          3|   64|        192|
    |m_axi_p0_ARBURST    |    9|          2|    2|          4|
    |m_axi_p0_ARCACHE    |    9|          2|    4|          8|
    |m_axi_p0_ARID       |    9|          2|    1|          2|
    |m_axi_p0_ARLEN      |   14|          3|   32|         96|
    |m_axi_p0_ARLOCK     |    9|          2|    2|          4|
    |m_axi_p0_ARPROT     |    9|          2|    3|          6|
    |m_axi_p0_ARQOS      |    9|          2|    4|          8|
    |m_axi_p0_ARREGION   |    9|          2|    4|          8|
    |m_axi_p0_ARSIZE     |    9|          2|    3|          6|
    |m_axi_p0_ARUSER     |    9|          2|    1|          2|
    |m_axi_p0_ARVALID    |   14|          3|    1|          3|
    |m_axi_p0_RREADY     |    9|          2|    1|          2|
    |numInputs_c9_blk_n  |    9|          2|    1|          2|
    |p0_blk_n_AR         |    9|          2|    1|          2|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  506|        111|  127|        423|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  73|   0|   73|          0|
    |ap_done_reg                                           |   1|   0|    1|          0|
    |grp_read_Pipeline_VITIS_LOOP_13_1_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln13_reg_125                                     |   1|   0|    1|          0|
    |trunc_ln_reg_129                                      |  58|   0|   58|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 134|   0|  134|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|          read|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|          read|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|          read|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|          read|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|          read|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|          read|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|          read|  return value|
|m_axi_p0_AWVALID             |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_AWREADY             |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_AWADDR              |  out|   64|       m_axi|            p0|       pointer|
|m_axi_p0_AWID                |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_AWLEN               |  out|   32|       m_axi|            p0|       pointer|
|m_axi_p0_AWSIZE              |  out|    3|       m_axi|            p0|       pointer|
|m_axi_p0_AWBURST             |  out|    2|       m_axi|            p0|       pointer|
|m_axi_p0_AWLOCK              |  out|    2|       m_axi|            p0|       pointer|
|m_axi_p0_AWCACHE             |  out|    4|       m_axi|            p0|       pointer|
|m_axi_p0_AWPROT              |  out|    3|       m_axi|            p0|       pointer|
|m_axi_p0_AWQOS               |  out|    4|       m_axi|            p0|       pointer|
|m_axi_p0_AWREGION            |  out|    4|       m_axi|            p0|       pointer|
|m_axi_p0_AWUSER              |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_WVALID              |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_WREADY              |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_WDATA               |  out|  512|       m_axi|            p0|       pointer|
|m_axi_p0_WSTRB               |  out|   64|       m_axi|            p0|       pointer|
|m_axi_p0_WLAST               |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_WID                 |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_WUSER               |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_ARVALID             |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_ARREADY             |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_ARADDR              |  out|   64|       m_axi|            p0|       pointer|
|m_axi_p0_ARID                |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_ARLEN               |  out|   32|       m_axi|            p0|       pointer|
|m_axi_p0_ARSIZE              |  out|    3|       m_axi|            p0|       pointer|
|m_axi_p0_ARBURST             |  out|    2|       m_axi|            p0|       pointer|
|m_axi_p0_ARLOCK              |  out|    2|       m_axi|            p0|       pointer|
|m_axi_p0_ARCACHE             |  out|    4|       m_axi|            p0|       pointer|
|m_axi_p0_ARPROT              |  out|    3|       m_axi|            p0|       pointer|
|m_axi_p0_ARQOS               |  out|    4|       m_axi|            p0|       pointer|
|m_axi_p0_ARREGION            |  out|    4|       m_axi|            p0|       pointer|
|m_axi_p0_ARUSER              |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_RVALID              |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_RREADY              |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_RDATA               |   in|  512|       m_axi|            p0|       pointer|
|m_axi_p0_RLAST               |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_RID                 |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_RFIFONUM            |   in|    9|       m_axi|            p0|       pointer|
|m_axi_p0_RUSER               |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_RRESP               |   in|    2|       m_axi|            p0|       pointer|
|m_axi_p0_BVALID              |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_BREADY              |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_BRESP               |   in|    2|       m_axi|            p0|       pointer|
|m_axi_p0_BID                 |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_BUSER               |   in|    1|       m_axi|            p0|       pointer|
|input_r                      |   in|   64|     ap_none|       input_r|        scalar|
|inStream2_din                |  out|  512|     ap_fifo|     inStream2|       pointer|
|inStream2_num_data_valid     |   in|    2|     ap_fifo|     inStream2|       pointer|
|inStream2_fifo_cap           |   in|    2|     ap_fifo|     inStream2|       pointer|
|inStream2_full_n             |   in|    1|     ap_fifo|     inStream2|       pointer|
|inStream2_write              |  out|    1|     ap_fifo|     inStream2|       pointer|
|numInputs                    |   in|   32|     ap_none|     numInputs|        scalar|
|numInputs_c9_din             |  out|   32|     ap_fifo|  numInputs_c9|       pointer|
|numInputs_c9_num_data_valid  |   in|    2|     ap_fifo|  numInputs_c9|       pointer|
|numInputs_c9_fifo_cap        |   in|    2|     ap_fifo|  numInputs_c9|       pointer|
|numInputs_c9_full_n          |   in|    1|     ap_fifo|  numInputs_c9|       pointer|
|numInputs_c9_write           |  out|    1|     ap_fifo|  numInputs_c9|       pointer|
+-----------------------------+-----+-----+------------+--------------+--------------+

