{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1599713391343 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 4 " "Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1599713391343 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fake_mario EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fake_mario\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599713391437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599713391511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599713391511 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599713391637 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599713391637 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1599713391637 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599713391637 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1599713391637 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599713391637 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 24 4675 0 0 " "Implementing clock multiplication of 24, clock division of 4675, and phase shift of 0 degrees (0 ps) for Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599713391637 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1599713391637 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599713392137 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599713392153 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599713392851 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599713392851 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599713392851 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599713392851 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599713392851 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599713392851 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599713392851 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599713392851 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599713392851 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1599713392851 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599713392883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599713392883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599713392883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599713392883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599713392883 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1599713392883 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599713392883 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1599713394200 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 " "The input ports of the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and the PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 ARESET " "PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3957 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3957 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1599713395334 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 " "The input ports of the PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and the PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 ARESET " "PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4496 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4496 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1599713395334 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The parameters of the PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 48 " "The value of the parameter \"M\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 48" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 8000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 8000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 14764 " "The value of the parameter \"Min Lock Period\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 14764" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 31996 " "The value of the parameter \"Max Lock Period\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 31996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599713395334 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4496 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3957 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1599713395334 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } } { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1599713395350 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599713396662 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1599713396662 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599713396741 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599713396771 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599713396787 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario_sdc.sdc " "Reading SDC File: 'fake_mario_sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599713396818 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 135 Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(135): Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 136 Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(136): Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 137 Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(137): Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 138 Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(138): Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 139 Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(139): Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 140 Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(140): Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 141 Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(141): Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 142 Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(142): Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 143 Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(143): Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 144 Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(144): Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 145 Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(145): Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 146 Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(146): Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 147 Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(147): Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 148 Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(148): Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 149 Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(149): Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 150 Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(150): Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 151 Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(151): Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 152 Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(152): Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 153 Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(153): Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 154 Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(154): Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 155 Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(155): Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396834 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 156 Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(156): Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 157 Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(157): Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 158 Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(158): Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 159 Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(159): Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 160 Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(160): Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 161 Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(161): Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 162 Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(162): Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 163 Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(163): Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 164 Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(164): Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 165 Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(165): Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 166 Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(166): Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 167 Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(167): Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 168 Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(168): Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 169 Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(169): Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 170 Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(170): Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 171 Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(171): Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 172 Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(172): Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 173 Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(173): Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 174 Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(174): Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 175 Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(175): Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 176 Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(176): Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 177 Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(177): Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 178 Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(178): Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 179 Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(179): Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 180 Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(180): Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 181 Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(181): Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 182 Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(182): Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 277 Positional argument: object_list targets with value \[get_ports \{KEY\[0\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(277): Positional argument: object_list targets with value \[get_ports \{KEY\[0\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 278 Positional argument: object_list targets with value \[get_ports \{KEY\[1\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(278): Positional argument: object_list targets with value \[get_ports \{KEY\[1\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 279 Positional argument: object_list targets with value \[get_ports \{KEY\[2\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(279): Positional argument: object_list targets with value \[get_ports \{KEY\[2\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 280 Positional argument: object_list targets with value \[get_ports \{KEY\[3\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(280): Positional argument: object_list targets with value \[get_ports \{KEY\[3\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 280 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 280 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 281 Positional argument: object_list targets with value \[get_ports \{SW\[0\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(281): Positional argument: object_list targets with value \[get_ports \{SW\[0\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 281 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 282 Positional argument: object_list targets with value \[get_ports \{SW\[1\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(282): Positional argument: object_list targets with value \[get_ports \{SW\[1\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 282 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 282 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 283 Positional argument: object_list targets with value \[get_ports \{SW\[2\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(283): Positional argument: object_list targets with value \[get_ports \{SW\[2\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 283 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 283 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 284 Positional argument: object_list targets with value \[get_ports \{SW\[3\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(284): Positional argument: object_list targets with value \[get_ports \{SW\[3\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 284 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 284 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 285 Positional argument: object_list targets with value \[get_ports \{SW\[4\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(285): Positional argument: object_list targets with value \[get_ports \{SW\[4\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 285 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 285 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 286 Positional argument: object_list targets with value \[get_ports \{SW\[5\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(286): Positional argument: object_list targets with value \[get_ports \{SW\[5\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 286 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 286 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 287 Positional argument: object_list targets with value \[get_ports \{SW\[6\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(287): Positional argument: object_list targets with value \[get_ports \{SW\[6\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 287 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 287 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 288 Positional argument: object_list targets with value \[get_ports \{SW\[7\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(288): Positional argument: object_list targets with value \[get_ports \{SW\[7\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 288 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 288 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 289 Positional argument: object_list targets with value \[get_ports \{SW\[8\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(289): Positional argument: object_list targets with value \[get_ports \{SW\[8\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 289 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 289 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 290 Positional argument: object_list targets with value \[get_ports \{SW\[9\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(290): Positional argument: object_list targets with value \[get_ports \{SW\[9\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 290 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 290 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 291 Positional argument: object_list targets with value \[get_ports \{SW\[10\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(291): Positional argument: object_list targets with value \[get_ports \{SW\[10\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 292 Positional argument: object_list targets with value \[get_ports \{SW\[11\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(292): Positional argument: object_list targets with value \[get_ports \{SW\[11\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 293 Positional argument: object_list targets with value \[get_ports \{SW\[12\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(293): Positional argument: object_list targets with value \[get_ports \{SW\[12\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 293 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 293 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 294 Positional argument: object_list targets with value \[get_ports \{SW\[13\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(294): Positional argument: object_list targets with value \[get_ports \{SW\[13\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 294 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 294 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 295 Positional argument: object_list targets with value \[get_ports \{SW\[14\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(295): Positional argument: object_list targets with value \[get_ports \{SW\[14\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 295 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 295 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 296 Positional argument: object_list targets with value \[get_ports \{SW\[15\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(296): Positional argument: object_list targets with value \[get_ports \{SW\[15\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 296 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396849 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 296 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 384 Positional argument: object_list targets with value \[get_ports \{OTG_INT\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(384): Positional argument: object_list targets with value \[get_ports \{OTG_INT\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_INT\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_INT\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 384 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 388 OTG_ADDR\[2\] port " "Ignored filter at fake_mario_sdc.sdc(388): OTG_ADDR\[2\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 388 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 388 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(388): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 389 OTG_ADDR\[3\] port " "Ignored filter at fake_mario_sdc.sdc(389): OTG_ADDR\[3\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 389 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 389 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(389): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 389 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 390 OTG_ADDR\[4\] port " "Ignored filter at fake_mario_sdc.sdc(390): OTG_ADDR\[4\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 390 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 390 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(390): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 390 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 391 OTG_ADDR\[5\] port " "Ignored filter at fake_mario_sdc.sdc(391): OTG_ADDR\[5\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 391 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 391 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(391): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 391 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 392 OTG_ADDR\[6\] port " "Ignored filter at fake_mario_sdc.sdc(392): OTG_ADDR\[6\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 392 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 392 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(392): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 392 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 393 OTG_ADDR\[7\] port " "Ignored filter at fake_mario_sdc.sdc(393): OTG_ADDR\[7\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 393 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 393 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(393): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 393 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 393 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 394 OTG_ADDR\[8\] port " "Ignored filter at fake_mario_sdc.sdc(394): OTG_ADDR\[8\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 394 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 394 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(394): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 394 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 394 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 395 OTG_ADDR\[9\] port " "Ignored filter at fake_mario_sdc.sdc(395): OTG_ADDR\[9\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 395 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 395 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(395): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 395 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 395 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 396 OTG_ADDR\[10\] port " "Ignored filter at fake_mario_sdc.sdc(396): OTG_ADDR\[10\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 396 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 396 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(396): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 396 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 396 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 397 OTG_ADDR\[11\] port " "Ignored filter at fake_mario_sdc.sdc(397): OTG_ADDR\[11\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 397 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 397 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(397): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 397 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 397 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 398 OTG_ADDR\[12\] port " "Ignored filter at fake_mario_sdc.sdc(398): OTG_ADDR\[12\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 398 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 398 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(398): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 398 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 398 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 399 OTG_ADDR\[13\] port " "Ignored filter at fake_mario_sdc.sdc(399): OTG_ADDR\[13\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 399 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 399 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(399): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 399 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 399 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 400 OTG_ADDR\[14\] port " "Ignored filter at fake_mario_sdc.sdc(400): OTG_ADDR\[14\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 400 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 400 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(400): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 400 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 400 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 401 OTG_ADDR\[15\] port " "Ignored filter at fake_mario_sdc.sdc(401): OTG_ADDR\[15\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 401 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 401 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(401): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 401 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599713396865 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 401 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599713396865 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599713396896 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599713396896 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[0\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[0\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599713396896 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599713396896 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[4\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[4\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599713396896 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599713396896 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599713397021 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599713397021 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1599713397021 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599713397021 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1599713397021 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1599713397021 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599713397021 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  main_clk_50 " "  20.000  main_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599713397021 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1599713397021 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3) " "Automatically promoted node Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 26880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|DAC_LR_CLK  " "Automatically promoted node Audio_Top:audio_instance\|DAC_LR_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_LR_CLK~output " "Destination node DAC_LR_CLK~output" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK  " "Automatically promoted node Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK~5 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK~5" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|Mux0~6 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|Mux0~6" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 14076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCLK~output " "Destination node SCLK~output" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag  " "Automatically promoted node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~0 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~0" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 16305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~1 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~1" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 16306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 2362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_rnw~1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_rnw~1" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~0 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~0" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~1" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[0\] " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[0\]" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[2\] " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[2\]" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[1\] " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[1\]" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 2367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599713397917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 14401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599713397917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599713397917 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599713397917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599713399330 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599713399346 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599713399346 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599713399346 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1599713399394 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599713399394 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1599713399394 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599713399394 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599713399410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599713399410 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599713399425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599713401268 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599713401284 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599713401284 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599713401284 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1599713401284 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599713401284 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 0 " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 driven by CLK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLK_50~inputclkctrl " "Input port INCLK\[0\] of node \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" is driven by CLK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLK_50~inputclkctrl" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 6 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1599713401643 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1599713401643 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1599713401659 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } } { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1599713401659 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[0\] USB_clk~output " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"USB_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } } { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1599713401659 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[1\] BCLK~output " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"BCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } } { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1599713401659 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599713403115 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1599713403115 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599713403115 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1599713403137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599713406881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599713409672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599713409844 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599713442630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599713442630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599713444687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y37 X22_Y48 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48" {  } { { "loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48"} { { 12 { 0 ""} 11 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1599713457444 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599713457444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1599713469300 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599713469300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599713469300 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.35 " "Total time spent on timing analysis during the Fitter is 10.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1599713469720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599713469800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599713471007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599713471023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599713472229 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599713475152 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1599713477194 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[0\] a permanently disabled " "Pin SRAM_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[0\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[1\] a permanently disabled " "Pin SRAM_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[1\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[2\] a permanently disabled " "Pin SRAM_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[2\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[3\] a permanently disabled " "Pin SRAM_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[3\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[4\] a permanently disabled " "Pin SRAM_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[4\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[5\] a permanently disabled " "Pin SRAM_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[5\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[6\] a permanently disabled " "Pin SRAM_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[6\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[7\] a permanently disabled " "Pin SRAM_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[7\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[8\] a permanently disabled " "Pin SRAM_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[8\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[9\] a permanently disabled " "Pin SRAM_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[9\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[10\] a permanently disabled " "Pin SRAM_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[10\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[11\] a permanently disabled " "Pin SRAM_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[11\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[12\] a permanently disabled " "Pin SRAM_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[12\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[13\] a permanently disabled " "Pin SRAM_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[13\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[14\] a permanently disabled " "Pin SRAM_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[14\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[15\] a permanently disabled " "Pin SRAM_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[15\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599713477363 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1599713477363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.fit.smsg " "Generated suppressed messages file D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599713478302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 169 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6937 " "Peak virtual memory: 6937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599713482489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 10 12:51:22 2020 " "Processing ended: Thu Sep 10 12:51:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599713482489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599713482489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599713482489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599713482489 ""}
