Release 11.1 - netgen L.33 (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Command Line: netgen -intstyle ise -s 5 -pcf test_core_gen2_wrapper.pcf -rpw
100 -tpw 0 -ar Structure -tm test_core_gen2_wrapper -insert_pp_buffers false -w
-dir netgen/par -ofmt vhdl -sim test_core_gen2_wrapper.ncd
test_core_gen2_wrapper_timesim.vhd  

Read and Annotate design 'test_core_gen2_wrapper.ncd' ...
Loading device for application Rf_Device from file '3s1000.nph' in environment
/media/4DC444747164E7E6/Xilinx_11.1_Ubuntu/ISE.
   "test_core_gen2_wrapper" is an NCD, version 3.2, device xc3s1000, package
fg320, speed -5
Loading constraints from 'test_core_gen2_wrapper.pcf'...
The speed grade (-5) differs from the speed grade specified in the .ncd file
(-5).
The number of routable networks is 38
Flattening design ...
Processing design ... 
  Preping design's networks ...
  Preping design's macros ...
Writing VHDL netlist '/media/My
Passport/work/PhD/myHDL_tests/my_conversion/Plex_test/new_code_2/ISE_func_comps/
netgen/par/test_core_gen2_wrapper_timesim.vhd' ...
Writing VHDL SDF file '/media/My
Passport/work/PhD/myHDL_tests/my_conversion/Plex_test/new_code_2/ISE_func_comps/
netgen/par/test_core_gen2_wrapper_timesim.sdf' ...
INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 
INFO:NetListWriters - Setup Simulation - To perform a setup simulation, specify
   values in the Maximum (MAX) field with the following command line modifier: 
   -SDFMAX
INFO:NetListWriters - Hold Simulation - To perform the most accurate hold
   simulation, specify values in the Minimum (MIN) field with the following
   command line modifier:  -SDFMIN
INFO:NetListWriters:665 - For more information on how to pass the SDF switches
   to the simulator, see your Simulator tool documentation.
Number of warnings: 0
Number of info messages: 4
Total memory usage is 88044 kilobytes
