<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<!-- 2022-11-09 Wed 20:40 -->
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>Simple DDS Specification</title>
<meta name="author" content="Patrick Hoey" />
<meta name="description" content="A small DDS core capable of generating sin or arbitrary waves based upon configuration." />
<meta name="generator" content="Org Mode" />
<style>
  #content { max-width: 60em; margin: auto; }
  .title  { text-align: center;
             margin-bottom: .2em; }
  .subtitle { text-align: center;
              font-size: medium;
              font-weight: bold;
              margin-top:0; }
  .todo   { font-family: monospace; color: red; }
  .done   { font-family: monospace; color: green; }
  .priority { font-family: monospace; color: orange; }
  .tag    { background-color: #eee; font-family: monospace;
            padding: 2px; font-size: 80%; font-weight: normal; }
  .timestamp { color: #bebebe; }
  .timestamp-kwd { color: #5f9ea0; }
  .org-right  { margin-left: auto; margin-right: 0px;  text-align: right; }
  .org-left   { margin-left: 0px;  margin-right: auto; text-align: left; }
  .org-center { margin-left: auto; margin-right: auto; text-align: center; }
  .underline { text-decoration: underline; }
  #postamble p, #preamble p { font-size: 90%; margin: .2em; }
  p.verse { margin-left: 3%; }
  pre {
    border: 1px solid #e6e6e6;
    border-radius: 3px;
    background-color: #f2f2f2;
    padding: 8pt;
    font-family: monospace;
    overflow: auto;
    margin: 1.2em;
  }
  pre.src {
    position: relative;
    overflow: auto;
  }
  pre.src:before {
    display: none;
    position: absolute;
    top: -8px;
    right: 12px;
    padding: 3px;
    color: #555;
    background-color: #f2f2f299;
  }
  pre.src:hover:before { display: inline; margin-top: 14px;}
  /* Languages per Org manual */
  pre.src-asymptote:before { content: 'Asymptote'; }
  pre.src-awk:before { content: 'Awk'; }
  pre.src-authinfo::before { content: 'Authinfo'; }
  pre.src-C:before { content: 'C'; }
  /* pre.src-C++ doesn't work in CSS */
  pre.src-clojure:before { content: 'Clojure'; }
  pre.src-css:before { content: 'CSS'; }
  pre.src-D:before { content: 'D'; }
  pre.src-ditaa:before { content: 'ditaa'; }
  pre.src-dot:before { content: 'Graphviz'; }
  pre.src-calc:before { content: 'Emacs Calc'; }
  pre.src-emacs-lisp:before { content: 'Emacs Lisp'; }
  pre.src-fortran:before { content: 'Fortran'; }
  pre.src-gnuplot:before { content: 'gnuplot'; }
  pre.src-haskell:before { content: 'Haskell'; }
  pre.src-hledger:before { content: 'hledger'; }
  pre.src-java:before { content: 'Java'; }
  pre.src-js:before { content: 'Javascript'; }
  pre.src-latex:before { content: 'LaTeX'; }
  pre.src-ledger:before { content: 'Ledger'; }
  pre.src-lisp:before { content: 'Lisp'; }
  pre.src-lilypond:before { content: 'Lilypond'; }
  pre.src-lua:before { content: 'Lua'; }
  pre.src-matlab:before { content: 'MATLAB'; }
  pre.src-mscgen:before { content: 'Mscgen'; }
  pre.src-ocaml:before { content: 'Objective Caml'; }
  pre.src-octave:before { content: 'Octave'; }
  pre.src-org:before { content: 'Org mode'; }
  pre.src-oz:before { content: 'OZ'; }
  pre.src-plantuml:before { content: 'Plantuml'; }
  pre.src-processing:before { content: 'Processing.js'; }
  pre.src-python:before { content: 'Python'; }
  pre.src-R:before { content: 'R'; }
  pre.src-ruby:before { content: 'Ruby'; }
  pre.src-sass:before { content: 'Sass'; }
  pre.src-scheme:before { content: 'Scheme'; }
  pre.src-screen:before { content: 'Gnu Screen'; }
  pre.src-sed:before { content: 'Sed'; }
  pre.src-sh:before { content: 'shell'; }
  pre.src-sql:before { content: 'SQL'; }
  pre.src-sqlite:before { content: 'SQLite'; }
  /* additional languages in org.el's org-babel-load-languages alist */
  pre.src-forth:before { content: 'Forth'; }
  pre.src-io:before { content: 'IO'; }
  pre.src-J:before { content: 'J'; }
  pre.src-makefile:before { content: 'Makefile'; }
  pre.src-maxima:before { content: 'Maxima'; }
  pre.src-perl:before { content: 'Perl'; }
  pre.src-picolisp:before { content: 'Pico Lisp'; }
  pre.src-scala:before { content: 'Scala'; }
  pre.src-shell:before { content: 'Shell Script'; }
  pre.src-ebnf2ps:before { content: 'ebfn2ps'; }
  /* additional language identifiers per "defun org-babel-execute"
       in ob-*.el */
  pre.src-cpp:before  { content: 'C++'; }
  pre.src-abc:before  { content: 'ABC'; }
  pre.src-coq:before  { content: 'Coq'; }
  pre.src-groovy:before  { content: 'Groovy'; }
  /* additional language identifiers from org-babel-shell-names in
     ob-shell.el: ob-shell is the only babel language using a lambda to put
     the execution function name together. */
  pre.src-bash:before  { content: 'bash'; }
  pre.src-csh:before  { content: 'csh'; }
  pre.src-ash:before  { content: 'ash'; }
  pre.src-dash:before  { content: 'dash'; }
  pre.src-ksh:before  { content: 'ksh'; }
  pre.src-mksh:before  { content: 'mksh'; }
  pre.src-posh:before  { content: 'posh'; }
  /* Additional Emacs modes also supported by the LaTeX listings package */
  pre.src-ada:before { content: 'Ada'; }
  pre.src-asm:before { content: 'Assembler'; }
  pre.src-caml:before { content: 'Caml'; }
  pre.src-delphi:before { content: 'Delphi'; }
  pre.src-html:before { content: 'HTML'; }
  pre.src-idl:before { content: 'IDL'; }
  pre.src-mercury:before { content: 'Mercury'; }
  pre.src-metapost:before { content: 'MetaPost'; }
  pre.src-modula-2:before { content: 'Modula-2'; }
  pre.src-pascal:before { content: 'Pascal'; }
  pre.src-ps:before { content: 'PostScript'; }
  pre.src-prolog:before { content: 'Prolog'; }
  pre.src-simula:before { content: 'Simula'; }
  pre.src-tcl:before { content: 'tcl'; }
  pre.src-tex:before { content: 'TeX'; }
  pre.src-plain-tex:before { content: 'Plain TeX'; }
  pre.src-verilog:before { content: 'Verilog'; }
  pre.src-vhdl:before { content: 'VHDL'; }
  pre.src-xml:before { content: 'XML'; }
  pre.src-nxml:before { content: 'XML'; }
  /* add a generic configuration mode; LaTeX export needs an additional
     (add-to-list 'org-latex-listings-langs '(conf " ")) in .emacs */
  pre.src-conf:before { content: 'Configuration File'; }

  table { border-collapse:collapse; }
  caption.t-above { caption-side: top; }
  caption.t-bottom { caption-side: bottom; }
  td, th { vertical-align:top;  }
  th.org-right  { text-align: center;  }
  th.org-left   { text-align: center;   }
  th.org-center { text-align: center; }
  td.org-right  { text-align: right;  }
  td.org-left   { text-align: left;   }
  td.org-center { text-align: center; }
  dt { font-weight: bold; }
  .footpara { display: inline; }
  .footdef  { margin-bottom: 1em; }
  .figure { padding: 1em; }
  .figure p { text-align: center; }
  .equation-container {
    display: table;
    text-align: center;
    width: 100%;
  }
  .equation {
    vertical-align: middle;
  }
  .equation-label {
    display: table-cell;
    text-align: right;
    vertical-align: middle;
  }
  .inlinetask {
    padding: 10px;
    border: 2px solid gray;
    margin: 10px;
    background: #ffffcc;
  }
  #org-div-home-and-up
   { text-align: right; font-size: 70%; white-space: nowrap; }
  textarea { overflow-x: auto; }
  .linenr { font-size: smaller }
  .code-highlighted { background-color: #ffff00; }
  .org-info-js_info-navigation { border-style: none; }
  #org-info-js_console-label
    { font-size: 10px; font-weight: bold; white-space: nowrap; }
  .org-info-js_search-highlight
    { background-color: #ffff00; color: #000000; font-weight: bold; }
  .org-svg { width: 90%; }
</style>
<script type="text/x-mathjax-config">
    MathJax.Hub.Config({
        displayAlign: "center",
        displayIndent: "0em",

        "HTML-CSS": { scale: 100,
                        linebreaks: { automatic: "false" },
                        webFont: "TeX"
                       },
        SVG: {scale: 100,
              linebreaks: { automatic: "false" },
              font: "TeX"},
        NativeMML: {scale: 100},
        TeX: { equationNumbers: {autoNumber: "AMS"},
               MultLineWidth: "85%",
               TagSide: "right",
               TagIndent: ".8em"
             }
});
</script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.0/MathJax.js?config=TeX-AMS_HTML"></script>
</head>
<body>
<div id="content" class="content">
<h1 class="title">Simple DDS Specification</h1>
<div id="table-of-contents" role="doc-toc">
<h2>Table of Contents</h2>
<div id="text-table-of-contents" role="doc-toc">
<ul>
<li><a href="#org07ae79a">1. <span class="todo TODO">TODO</span> Overview</a></li>
<li><a href="#org2aec111">2. Architecture</a></li>
<li><a href="#org596d6b9">3. Operation</a></li>
<li><a href="#org4e4c5f1">4. <span class="todo TODO">TODO</span> Registers and Memory</a>
<ul>
<li><a href="#org7031819">4.1. Registers</a></li>
<li><a href="#orgd83a7ff">4.2. Memory</a></li>
</ul>
</li>
<li><a href="#org6f200bc">5. <span class="todo TODO">TODO</span> Clocks</a></li>
<li><a href="#orgcafb50f">6. IO Ports</a></li>
<li><a href="#org4d2544b">7. <span class="todo TODO">TODO</span> Design</a>
<ul>
<li><a href="#org6a0ab8f">7.1. Design Overview</a>
<ul>
<li><a href="#orgb6c0a3b">7.1.1. Lint Warning Wavers</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#orgf2a3939">8. <span class="todo TODO">TODO</span> Verification</a>
<ul>
<li><a href="#org342b150">8.1. Verification Plan</a>
<ul>
<li><a href="#org7bf14c2">8.1.1. Verification Methodology</a></li>
<li><a href="#org356e619">8.1.2. Functional Coverage</a></li>
</ul>
</li>
<li><a href="#org73326bd">8.2. <span class="todo TODO">TODO</span> Verification Results</a></li>
</ul>
</li>
<li><a href="#org08ae1e8">9. <span class="todo TODO">TODO</span> Revision History</a></li>
<li><a href="#org24e28c6">10. Appendices</a>
<ul>
<li><a href="#org684df03">10.1. Resources &amp; References</a>
<ul>
<li><a href="#org730bb73">10.1.1. RGGen</a></li>
<li><a href="#org8c2a8a1">10.1.2. ADI - All About Direct Digital Synthesis</a></li>
<li><a href="#org9d23ea7">10.1.3. Open Cores Specification Template</a></li>
<li><a href="#orgf5dec3a">10.1.4. Open Cores Coding Guideline</a></li>
<li><a href="#orgf8b020e">10.1.5. Open Cores Wishbone B4 Specification</a></li>
<li><a href="#org1cf0e48">10.1.6. ZipCPU - Wishbone Slave Guide</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
</div>
<hr />
<div id="outline-container-org07ae79a" class="outline-2">
<h2 id="org07ae79a"><span class="section-number-2">1.</span> <span class="todo TODO">TODO</span> Overview</h2>
<div class="outline-text-2" id="text-1">
<p>
Simple DDS Specification
</p>

<p>
Author: Patrick Hoey
</p>

<p>
Email: patrickrhoey@gmail.com
</p>

<p>
Date: 2022-10-30
</p>

<p>
Revision: 0.1
</p>

<p>
Description:
DDS (Direct Digital Synthesis) core capable of waveform generation. The core has a Wishbone B4 Classic bus interface.
</p>
<hr />
</div>
</div>
<div id="outline-container-org2aec111" class="outline-2">
<h2 id="org2aec111"><span class="section-number-2">2.</span> Architecture</h2>
<div class="outline-text-2" id="text-2">

<div id="org93d3e88" class="figure">
<p><img src="simple_dds.png" alt="simple_dds.png" />
</p>
<p><span class="figure-number">Figure 1: </span>Simple DDS Block Diagram</p>
</div>
<hr />
</div>
</div>
<div id="outline-container-org596d6b9" class="outline-2">
<h2 id="org596d6b9"><span class="section-number-2">3.</span> Operation</h2>
<div class="outline-text-2" id="text-3">
<p>
A Direct Digital Synthesizer (DDS) is a method of generating a variable frequency waveform via a digital method. It operates via a tuning word, an input clock, a phase accumulator, and a look up table(LUT).
</p>

<p>
The DDS core has a pointer(the phase accumulator) that will reference a location in one of the LUTs. This LUT contains the data for a waveform (for example the values of Sine).
Your tuning word is a measure of how many addresses to increment every time your DDS clock edge occurs(overflow returns you to the start of the LUT).
Therefore your DDS will iterate through the LUT faster with a higher valued tuning word based, at the cost of hitting less values.
</p>


<div id="org11409d1" class="figure">
<p><img src="phase_acccumulator.png" alt="phase_acccumulator.png" />
</p>
<p><span class="figure-number">Figure 2: </span>Phase accumulator diagram</p>
</div>

<p>
Therein is your trade-off with a DDS. You can iterate through the waveform shape slowly with very high precision and a slow output frequency, or iterate through it quickly with less precision and a high output frequency. 
</p>

<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<tbody>
<tr>
<td class="org-left">variable</td>
<td class="org-left">description</td>
</tr>

<tr>
<td class="org-left">\(f_{out}\)</td>
<td class="org-left">output frequency of your signal</td>
</tr>

<tr>
<td class="org-left">M</td>
<td class="org-left">Tuning word value (Magnitude of jumps on your phase accumulator)</td>
</tr>

<tr>
<td class="org-left">\(f_{dds\_clk}\)</td>
<td class="org-left">Frequency of your input clock to the DDS core</td>
</tr>

<tr>
<td class="org-left">n</td>
<td class="org-left">Width of your phase accumulator</td>
</tr>
</tbody>
</table>

<p>
\(f_{out} = {{M * f_{dds\_clk}} / 2^n}\)
</p>

<p>
This particular core has 4 LUTs you can iterate through. A sine wave, a sawtooth wave, a random wave(which isn't truly a LUT), and a user defined wave that you can program into RAM via the interface. \
There is also a gain and offset register that the user can program to modify the output signal. The output signal pipes directly into a DAC to create your waveform.
</p>

<p>
This core communicates with external IP via a Wishbone B4 Classic Bus. See references to access the specification.
</p>
<hr />
</div>
</div>
<div id="outline-container-org4e4c5f1" class="outline-2">
<h2 id="org4e4c5f1"><span class="section-number-2">4.</span> <span class="todo TODO">TODO</span> Registers and Memory</h2>
<div class="outline-text-2" id="text-4">
</div>
<div id="outline-container-org7031819" class="outline-3">
<h3 id="org7031819"><span class="section-number-3">4.1.</span> Registers</h3>
</div>
<div id="outline-container-orgd83a7ff" class="outline-3">
<h3 id="orgd83a7ff"><span class="section-number-3">4.2.</span> Memory</h3>
<div class="outline-text-3" id="text-4-2">
<hr />
</div>
</div>
</div>
<div id="outline-container-org6f200bc" class="outline-2">
<h2 id="org6f200bc"><span class="section-number-2">5.</span> <span class="todo TODO">TODO</span> Clocks</h2>
<div class="outline-text-2" id="text-5">
<p>
The following clocks are present within the design.
</p>
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="org-left" />

<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<tbody>
<tr>
<td class="org-left">clock name</td>
<td class="org-left">clock description</td>
<td class="org-left">Clock max frequency</td>
</tr>

<tr>
<td class="org-left">wb_clk_i</td>
<td class="org-left">Wishbone B4 Classic bus clock input</td>
<td class="org-left">TODO FIGURE OUT</td>
</tr>

<tr>
<td class="org-left">dds_clk_i</td>
<td class="org-left">Input to the DDS core itself. The frequency at which the phase acumulator jumps</td>
<td class="org-left">100 MHz      TODO DETERMINE</td>
</tr>
</tbody>
</table>
<hr />
</div>
</div>
<div id="outline-container-orgcafb50f" class="outline-2">
<h2 id="orgcafb50f"><span class="section-number-2">6.</span> IO Ports</h2>
<div class="outline-text-2" id="text-6">
<p>
Wishbone interface uses the Wishbone B4 Classic slave interface. The optional features select, error, and retry are not supported on the bus. With the exclusion of select all data transfers are 32-bit.
</p>
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="org-left" />

<col  class="org-right" />

<col  class="org-left" />
</colgroup>
<tbody>
<tr>
<td class="org-left">port name</td>
<td class="org-right">port width</td>
<td class="org-left">description</td>
</tr>

<tr>
<td class="org-left">dds_clk_i</td>
<td class="org-right">1</td>
<td class="org-left">Input to the DDS  core itself. This clock provides \(f_{dds}\) defined in the equation in Operations</td>
</tr>

<tr>
<td class="org-left">wb_clk_i</td>
<td class="org-right">1</td>
<td class="org-left">Input clock to the core</td>
</tr>

<tr>
<td class="org-left">wb_rst_i</td>
<td class="org-right">1</td>
<td class="org-left">Reset for the core</td>
</tr>

<tr>
<td class="org-left">wb_dat_i</td>
<td class="org-right">32</td>
<td class="org-left">32-bit data input to the core</td>
</tr>

<tr>
<td class="org-left">wb_addr_i</td>
<td class="org-right">5</td>
<td class="org-left">Indicates a valid bus cycle is in progress. Remains asserted for multi clock bus transactions</td>
</tr>

<tr>
<td class="org-left">wb_lock_i</td>
<td class="org-right">1</td>
<td class="org-left">Indicates the current bus cycle is uninterruptible. Implies only the current master can access this slave until negated</td>
</tr>

<tr>
<td class="org-left">wb_cyc_i</td>
<td class="org-right">1</td>
<td class="org-left">Indicates that a valid bus cycle is in progress when asserted</td>
</tr>

<tr>
<td class="org-left">wb_we_i</td>
<td class="org-right">1</td>
<td class="org-left">Indicates that this is a write when asserted, and a read when not</td>
</tr>

<tr>
<td class="org-left">wb_dat_o</td>
<td class="org-right">32</td>
<td class="org-left">32-bit data output from the core</td>
</tr>

<tr>
<td class="org-left">wb_ack_o</td>
<td class="org-right">1</td>
<td class="org-left">Indicates the termination of a bus cycle</td>
</tr>

<tr>
<td class="org-left">wave_o</td>
<td class="org-right">8</td>
<td class="org-left">8-bit word to be passed to ADC to generate your output waveform</td>
</tr>
</tbody>
</table>
<hr />
</div>
</div>
<div id="outline-container-org4d2544b" class="outline-2">
<h2 id="org4d2544b"><span class="section-number-2">7.</span> <span class="todo TODO">TODO</span> Design</h2>
<div class="outline-text-2" id="text-7">
</div>
<div id="outline-container-org6a0ab8f" class="outline-3">
<h3 id="org6a0ab8f"><span class="section-number-3">7.1.</span> Design Overview</h3>
<div class="outline-text-3" id="text-7-1">
<p>
The design will be done in Verilog. All utilized features need to be synthesizable via Xilinx's Synthesizer. The design shall follow the Open Core's Coding guidelines(with postfix rather than prefix variable labels).
</p>

<p>
All modules should be parameterizable where possible.
</p>

<p>
Verilator's linter will be used throughout the design project. Every module must past linting with no warnings or have a waiver.
</p>

<p>
Git will be used for version control.
</p>
</div>
<div id="outline-container-orgb6c0a3b" class="outline-4">
<h4 id="orgb6c0a3b"><span class="section-number-4">7.1.1.</span> Lint Warning Wavers</h4>
<div class="outline-text-4" id="text-7-1-1">
<hr />
</div>
</div>
</div>
</div>
<div id="outline-container-orgf2a3939" class="outline-2">
<h2 id="orgf2a3939"><span class="section-number-2">8.</span> <span class="todo TODO">TODO</span> Verification</h2>
<div class="outline-text-2" id="text-8">
</div>
<div id="outline-container-org342b150" class="outline-3">
<h3 id="org342b150"><span class="section-number-3">8.1.</span> Verification Plan</h3>
<div class="outline-text-3" id="text-8-1">
<p>
The verification of the core will follow the methods and test points listed below.
</p>
</div>
<div id="outline-container-org7bf14c2" class="outline-4">
<h4 id="org7bf14c2"><span class="section-number-4">8.1.1.</span> Verification Methodology</h4>
<div class="outline-text-4" id="text-8-1-1">
<p>
The verification will be performed via CocoTB. CocoTb is python based co-simulator that relies on the Verilog VPI. This is akin to incorporating C libraries alongside your Verilog with tools like Xcellium or VCS.
</p>

<p>
You can use most commercial simulators with this, but Icarus Verilog will be used for this design due to the fact it is free and offers full support.
</p>

<p>
CocoTB is capable of System Verilog style constrained random variables, and it also incorporates System Verilog style coverage. It also allows easy incorporation of any python library like math and plotting libraries.
</p>

<p>
The key selling point for CocoTB is PyUVM (Commercial support for PyUVM is available from Seimens).
PyUVM is an implementation of the UVM specification in python. It includes all your standard phasing stages, and it also includes things like sequencers, agents, the Register Abstraction Layer(RAL), etc.
</p>
</div>
</div>
<div id="outline-container-org356e619" class="outline-4">
<h4 id="org356e619"><span class="section-number-4">8.1.2.</span> Functional Coverage</h4>
<div class="outline-text-4" id="text-8-1-2">
</div>
<ol class="org-ol">
<li><a id="orgddcf1cf"></a>Bit Bash<br />
<div class="outline-text-5" id="text-8-1-2-1">
<p>
All DUT registers and read permissions will be ensured via a bit bash sequence on the Register Map.
</p>
</div>
</li>
<li><a id="org7b45adc"></a>Wave Outputs<br />
<div class="outline-text-5" id="text-8-1-2-2">
<p>
The DUT will be tested for all possible waveform outputs {SINE, SAWTOOTH, RANDOM, RAM_BASED}. (The RAM_BASED wave will test a user defined wave of each the following types{SINE, TRIANGLE, PULSE})
</p>
</div>
</li>
<li><a id="org255b1e8"></a>Gain Testing<br />
<div class="outline-text-5" id="text-8-1-2-3">
<p>
The DUT will test for all gain values.
</p>
</div>
</li>
<li><a id="org64a91e6"></a>Offset testing<br />
<div class="outline-text-5" id="text-8-1-2-4">
<p>
The DUT will test for all offset values.
</p>
</div>
</li>
</ol>
</div>
</div>
<div id="outline-container-org73326bd" class="outline-3">
<h3 id="org73326bd"><span class="section-number-3">8.2.</span> <span class="todo TODO">TODO</span> Verification Results</h3>
<div class="outline-text-3" id="text-8-2">
<hr />
</div>
</div>
</div>
<div id="outline-container-org08ae1e8" class="outline-2">
<h2 id="org08ae1e8"><span class="section-number-2">9.</span> <span class="todo TODO">TODO</span> Revision History</h2>
<div class="outline-text-2" id="text-9">
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">
<caption class="t-above"><span class="table-number">Table 1:</span> Change history for this core</caption>

<colgroup>
<col  class="org-right" />

<col  class="org-right" />

<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<tbody>
<tr>
<td class="org-right">Rev</td>
<td class="org-right">Date</td>
<td class="org-left">Author</td>
<td class="org-left">Description</td>
</tr>

<tr>
<td class="org-right">0.1</td>
<td class="org-right">30-10-2022</td>
<td class="org-left">phoey</td>
<td class="org-left">initial release</td>
</tr>
</tbody>
</table>
<hr />
</div>
</div>
<div id="outline-container-org24e28c6" class="outline-2">
<h2 id="org24e28c6"><span class="section-number-2">10.</span> Appendices</h2>
<div class="outline-text-2" id="text-10">
</div>
<div id="outline-container-org684df03" class="outline-3">
<h3 id="org684df03"><span class="section-number-3">10.1.</span> Resources &amp; References</h3>
<div class="outline-text-3" id="text-10-1">
</div>
<div id="outline-container-org730bb73" class="outline-4">
<h4 id="org730bb73"><span class="section-number-4">10.1.1.</span> RGGen</h4>
<div class="outline-text-4" id="text-10-1-1">
<p>
RGGen is a register generator that will generate RTL, Documentation, C headers, and a UVM RAL package based upon your written register specification.
<a href="https://github.com/rggen/rggen">https://github.com/rggen/rggen</a>
</p>
</div>
</div>
<div id="outline-container-org8c2a8a1" class="outline-4">
<h4 id="org8c2a8a1"><span class="section-number-4">10.1.2.</span> ADI - All About Direct Digital Synthesis</h4>
<div class="outline-text-4" id="text-10-1-2">
<p>
<a href="https://www.analog.com/en/analog-dialogue/articles/all-about-direct-digital-synthesis.html">https://www.analog.com/en/analog-dialogue/articles/all-about-direct-digital-synthesis.html</a>
</p>
</div>
</div>
<div id="outline-container-org9d23ea7" class="outline-4">
<h4 id="org9d23ea7"><span class="section-number-4">10.1.3.</span> Open Cores Specification Template</h4>
<div class="outline-text-4" id="text-10-1-3">
<p>
<a href="https://cdn.opencores.org/downloads/specification_template.dot">https://cdn.opencores.org/downloads/specification_template.dot</a>
</p>
</div>
</div>
<div id="outline-container-orgf5dec3a" class="outline-4">
<h4 id="orgf5dec3a"><span class="section-number-4">10.1.4.</span> Open Cores Coding Guideline</h4>
<div class="outline-text-4" id="text-10-1-4">
<p>
<a href="https://opencores.org/websvn/filedetails?repname=common&amp;path=%2Fcommon%2Ftrunk%2Fopencores_coding_guidelines.pdf">https://opencores.org/websvn/filedetails?repname=common&amp;path=%2Fcommon%2Ftrunk%2Fopencores_coding_guidelines.pdf</a>
</p>
</div>
</div>
<div id="outline-container-orgf8b020e" class="outline-4">
<h4 id="orgf8b020e"><span class="section-number-4">10.1.5.</span> Open Cores Wishbone B4 Specification</h4>
<div class="outline-text-4" id="text-10-1-5">
<p>
<a href="https://cdn.opencores.org/downloads/wbspec_b4.pdf">https://cdn.opencores.org/downloads/wbspec_b4.pdf</a>
</p>
</div>
</div>
<div id="outline-container-org1cf0e48" class="outline-4">
<h4 id="org1cf0e48"><span class="section-number-4">10.1.6.</span> ZipCPU - Wishbone Slave Guide</h4>
<div class="outline-text-4" id="text-10-1-6">
<p>
<a href="https://zipcpu.com/zipcpu/2017/05/29/simple-wishbone.html">https://zipcpu.com/zipcpu/2017/05/29/simple-wishbone.html</a>
</p>
</div>
</div>
</div>
</div>
</div>
<div id="postamble" class="status">
<p class="date">Date: 2022-10-30</p>
<p class="author">Author: Patrick Hoey</p>
<p class="date">Created: 2022-11-09 Wed 20:40</p>
<p class="validation"><a href="https://validator.w3.org/check?uri=referer">Validate</a></p>
</div>
</body>
</html>
