// Seed: 935660351
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output id_4
);
  logic id_5 = id_0;
  assign id_5 = id_0;
  logic id_6 = id_0;
  assign id_4[1] = 1;
  logic id_7 = 1;
  logic id_8 = (1);
  type_16(
      id_6, id_1, id_0, ~1
  );
  logic id_9;
endmodule
