#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec  1 14:49:33 2022
# Process ID: 11448
# Current directory: C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1
# Command line: vivado.exe -log microblaze_i2s_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_i2s_wrapper.tcl
# Log file: C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/microblaze_i2s_wrapper.vds
# Journal file: C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source microblaze_i2s_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top microblaze_i2s_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 938.980 ; gain = 234.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_wrapper' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/hdl/microblaze_i2s_wrapper.vhd:39]
INFO: [Synth 8-3491] module 'microblaze_i2s' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:2019' bound to instance 'microblaze_i2s_i' of component 'microblaze_i2s' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/hdl/microblaze_i2s_wrapper.vhd:65]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:2048]
INFO: [Synth 8-3491] module 'microblaze_i2s_axi_timer_0_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'microblaze_i2s_axi_timer_0_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:2509]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_axi_timer_0_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'microblaze_i2s_axi_timer_1_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_axi_timer_1_0_stub.vhdl:5' bound to instance 'axi_timer_1' of component 'microblaze_i2s_axi_timer_1_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:2538]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_axi_timer_1_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_axi_timer_1_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'microblaze_i2s_axi_uartlite_0_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'microblaze_i2s_axi_uartlite_0_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:2567]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_axi_uartlite_0_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'microblaze_i2s_clk_wiz_0_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'microblaze_i2s_clk_wiz_0_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:2592]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_clk_wiz_0_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'microblaze_i2s_i2s_receiver_0_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_i2s_receiver_0_0_stub.vhdl:5' bound to instance 'i2s_receiver_0' of component 'microblaze_i2s_i2s_receiver_0_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:2599]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_i2s_receiver_0_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_i2s_receiver_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'microblaze_i2s_i2s_transmitter_0_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_i2s_transmitter_0_0_stub.vhdl:5' bound to instance 'i2s_transmitter_0' of component 'microblaze_i2s_i2s_transmitter_0_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:2632]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_i2s_transmitter_0_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_i2s_transmitter_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'microblaze_i2s_mdm_1_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'microblaze_i2s_mdm_1_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_mdm_1_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'microblaze_i2s_microblaze_0_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'microblaze_i2s_microblaze_0_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_microblaze_0_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_microblaze_0_axi_periph_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:1299]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1A0O2CV' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1A0O2CV' (1#1) [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_A9KYIW' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_A9KYIW' (2#1) [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_YNE674' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_YNE674' (3#1) [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:257]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1YESURR' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:353]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1YESURR' (4#1) [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:353]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1KUA8J4' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:451]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1KUA8J4' (5#1) [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:451]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_S5TNRU' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:1114]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_S5TNRU' (6#1) [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:1114]
INFO: [Synth 8-3491] module 'microblaze_i2s_xbar_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'microblaze_i2s_xbar_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:1904]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_xbar_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'microblaze_i2s_microblaze_0_axi_periph_0' (7#1) [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:1299]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1B30P7J' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:535]
INFO: [Synth 8-3491] module 'microblaze_i2s_dlmb_bram_if_cntlr_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'microblaze_i2s_dlmb_bram_if_cntlr_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:749]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_dlmb_bram_if_cntlr_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'microblaze_i2s_dlmb_v10_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'microblaze_i2s_dlmb_v10_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:803]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_dlmb_v10_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'microblaze_i2s_ilmb_bram_if_cntlr_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'microblaze_i2s_ilmb_bram_if_cntlr_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:831]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_ilmb_bram_if_cntlr_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'microblaze_i2s_ilmb_v10_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'microblaze_i2s_ilmb_v10_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:885]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_ilmb_v10_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'microblaze_i2s_lmb_bram_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'microblaze_i2s_lmb_bram_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:913]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_lmb_bram_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1B30P7J' (8#1) [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:535]
INFO: [Synth 8-3491] module 'microblaze_i2s_rst_clk_wiz_0_100M_0' declared at 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'microblaze_i2s_rst_clk_wiz_0_100M_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:2876]
INFO: [Synth 8-638] synthesizing module 'microblaze_i2s_rst_clk_wiz_0_100M_0' [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/.Xil/Vivado-11448-FERNAN-LAPTOP/realtime/microblaze_i2s_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'microblaze_i2s' (9#1) [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/synth/microblaze_i2s.vhd:2048]
INFO: [Synth 8-256] done synthesizing module 'microblaze_i2s_wrapper' (10#1) [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/hdl/microblaze_i2s_wrapper.vhd:39]
WARNING: [Synth 8-3331] design s00_couplers_imp_S5TNRU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_S5TNRU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_S5TNRU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_S5TNRU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1KUA8J4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1KUA8J4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1KUA8J4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1KUA8J4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1YESURR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1YESURR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1YESURR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1YESURR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_YNE674 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_YNE674 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_YNE674 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_YNE674 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_A9KYIW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_A9KYIW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_A9KYIW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_A9KYIW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1A0O2CV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1A0O2CV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1A0O2CV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1A0O2CV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.406 ; gain = 315.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.406 ; gain = 315.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.406 ; gain = 315.641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1020.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_microblaze_0_0/microblaze_i2s_microblaze_0_0/microblaze_i2s_microblaze_0_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_microblaze_0_0/microblaze_i2s_microblaze_0_0/microblaze_i2s_microblaze_0_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_clk_wiz_0_0/microblaze_i2s_clk_wiz_0_0/microblaze_i2s_clk_wiz_0_0_in_context.xdc] for cell 'microblaze_i2s_i/clk_wiz_0'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_clk_wiz_0_0/microblaze_i2s_clk_wiz_0_0/microblaze_i2s_clk_wiz_0_0_in_context.xdc] for cell 'microblaze_i2s_i/clk_wiz_0'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_i2s_receiver_0_0/microblaze_i2s_i2s_receiver_0_0/microblaze_i2s_i2s_receiver_0_0_in_context.xdc] for cell 'microblaze_i2s_i/i2s_receiver_0'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_i2s_receiver_0_0/microblaze_i2s_i2s_receiver_0_0/microblaze_i2s_i2s_receiver_0_0_in_context.xdc] for cell 'microblaze_i2s_i/i2s_receiver_0'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_i2s_transmitter_0_0/microblaze_i2s_i2s_transmitter_0_0/microblaze_i2s_i2s_transmitter_0_0_in_context.xdc] for cell 'microblaze_i2s_i/i2s_transmitter_0'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_i2s_transmitter_0_0/microblaze_i2s_i2s_transmitter_0_0/microblaze_i2s_i2s_transmitter_0_0_in_context.xdc] for cell 'microblaze_i2s_i/i2s_transmitter_0'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_axi_uartlite_0_0/microblaze_i2s_axi_uartlite_0_0/microblaze_i2s_axi_uartlite_0_0_in_context.xdc] for cell 'microblaze_i2s_i/axi_uartlite_0'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_axi_uartlite_0_0/microblaze_i2s_axi_uartlite_0_0/microblaze_i2s_axi_uartlite_0_0_in_context.xdc] for cell 'microblaze_i2s_i/axi_uartlite_0'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_axi_timer_0_0/microblaze_i2s_axi_timer_0_0/microblaze_i2s_axi_timer_0_0_in_context.xdc] for cell 'microblaze_i2s_i/axi_timer_0'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_axi_timer_0_0/microblaze_i2s_axi_timer_0_0/microblaze_i2s_axi_timer_0_0_in_context.xdc] for cell 'microblaze_i2s_i/axi_timer_0'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_dlmb_v10_0/microblaze_i2s_dlmb_v10_0/microblaze_i2s_dlmb_v10_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_dlmb_v10_0/microblaze_i2s_dlmb_v10_0/microblaze_i2s_dlmb_v10_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_ilmb_v10_0/microblaze_i2s_ilmb_v10_0/microblaze_i2s_dlmb_v10_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_ilmb_v10_0/microblaze_i2s_ilmb_v10_0/microblaze_i2s_dlmb_v10_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_dlmb_bram_if_cntlr_0/microblaze_i2s_dlmb_bram_if_cntlr_0/microblaze_i2s_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_dlmb_bram_if_cntlr_0/microblaze_i2s_dlmb_bram_if_cntlr_0/microblaze_i2s_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_ilmb_bram_if_cntlr_0/microblaze_i2s_ilmb_bram_if_cntlr_0/microblaze_i2s_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_ilmb_bram_if_cntlr_0/microblaze_i2s_ilmb_bram_if_cntlr_0/microblaze_i2s_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_lmb_bram_0/microblaze_i2s_lmb_bram_0/microblaze_i2s_lmb_bram_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_lmb_bram_0/microblaze_i2s_lmb_bram_0/microblaze_i2s_lmb_bram_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_mdm_1_0/microblaze_i2s_mdm_1_0/microblaze_i2s_mdm_1_0_in_context.xdc] for cell 'microblaze_i2s_i/mdm_1'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_mdm_1_0/microblaze_i2s_mdm_1_0/microblaze_i2s_mdm_1_0_in_context.xdc] for cell 'microblaze_i2s_i/mdm_1'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_rst_clk_wiz_0_100M_0/microblaze_i2s_rst_clk_wiz_0_100M_0/microblaze_i2s_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'microblaze_i2s_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_rst_clk_wiz_0_100M_0/microblaze_i2s_rst_clk_wiz_0_100M_0/microblaze_i2s_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'microblaze_i2s_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_xbar_0/microblaze_i2s_xbar_0/microblaze_i2s_xbar_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_xbar_0/microblaze_i2s_xbar_0/microblaze_i2s_xbar_0_in_context.xdc] for cell 'microblaze_i2s_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_axi_timer_1_0/microblaze_i2s_axi_timer_1_0/microblaze_i2s_axi_timer_0_0_in_context.xdc] for cell 'microblaze_i2s_i/axi_timer_1'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_axi_timer_1_0/microblaze_i2s_axi_timer_1_0/microblaze_i2s_axi_timer_0_0_in_context.xdc] for cell 'microblaze_i2s_i/axi_timer_1'
Parsing XDC File [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1106.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1106.285 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'microblaze_i2s_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_clk_wiz_0_0/microblaze_i2s_clk_wiz_0_0/microblaze_i2s_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.srcs/sources_1/bd/microblaze_i2s/ip/microblaze_i2s_clk_wiz_0_0/microblaze_i2s_clk_wiz_0_0/microblaze_i2s_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/i2s_receiver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/i2s_transmitter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_i2s_i/axi_timer_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design microblaze_i2s_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |microblaze_i2s_xbar_0               |         1|
|2     |microblaze_i2s_axi_timer_0_0        |         1|
|3     |microblaze_i2s_axi_timer_1_0        |         1|
|4     |microblaze_i2s_axi_uartlite_0_0     |         1|
|5     |microblaze_i2s_clk_wiz_0_0          |         1|
|6     |microblaze_i2s_i2s_receiver_0_0     |         1|
|7     |microblaze_i2s_i2s_transmitter_0_0  |         1|
|8     |microblaze_i2s_mdm_1_0              |         1|
|9     |microblaze_i2s_microblaze_0_0       |         1|
|10    |microblaze_i2s_rst_clk_wiz_0_100M_0 |         1|
|11    |microblaze_i2s_dlmb_bram_if_cntlr_0 |         1|
|12    |microblaze_i2s_dlmb_v10_0           |         1|
|13    |microblaze_i2s_ilmb_bram_if_cntlr_0 |         1|
|14    |microblaze_i2s_ilmb_v10_0           |         1|
|15    |microblaze_i2s_lmb_bram_0           |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------+------+
|      |Cell                                        |Count |
+------+--------------------------------------------+------+
|1     |microblaze_i2s_axi_timer_0_0_bbox_0         |     1|
|2     |microblaze_i2s_axi_timer_1_0_bbox_1         |     1|
|3     |microblaze_i2s_axi_uartlite_0_0_bbox_2      |     1|
|4     |microblaze_i2s_clk_wiz_0_0_bbox_3           |     1|
|5     |microblaze_i2s_dlmb_bram_if_cntlr_0_bbox_9  |     1|
|6     |microblaze_i2s_dlmb_v10_0_bbox_10           |     1|
|7     |microblaze_i2s_i2s_receiver_0_0_bbox_4      |     1|
|8     |microblaze_i2s_i2s_transmitter_0_0_bbox_5   |     1|
|9     |microblaze_i2s_ilmb_bram_if_cntlr_0_bbox_11 |     1|
|10    |microblaze_i2s_ilmb_v10_0_bbox_12           |     1|
|11    |microblaze_i2s_lmb_bram_0_bbox_13           |     1|
|12    |microblaze_i2s_mdm_1_0_bbox_6               |     1|
|13    |microblaze_i2s_microblaze_0_0_bbox_7        |     1|
|14    |microblaze_i2s_rst_clk_wiz_0_100M_0_bbox_14 |     1|
|15    |microblaze_i2s_xbar_0_bbox_8                |     1|
|16    |IBUF                                        |    39|
|17    |OBUF                                        |    46|
+------+--------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------------------+------+
|      |Instance                      |Module                                   |Cells |
+------+------------------------------+-----------------------------------------+------+
|1     |top                           |                                         |  1678|
|2     |  microblaze_i2s_i            |microblaze_i2s                           |  1593|
|3     |    microblaze_0_axi_periph   |microblaze_i2s_microblaze_0_axi_periph_0 |   596|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1B30P7J    |   496|
+------+------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1109.988 ; gain = 405.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1109.988 ; gain = 315.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1109.988 ; gain = 405.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1111.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1119.605 ; gain = 698.496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.605 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/DSD/Labos_2022/DSD-project/code/DSD-Audio-with-microblaze/DSD-Audio-with-microblaze.runs/synth_1/microblaze_i2s_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_i2s_wrapper_utilization_synth.rpt -pb microblaze_i2s_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 14:50:10 2022...
