# LIF_Verilog
A verilog description of a Leaky Integrate and Fire model, synthethized with OpenLane1.0
