// Seed: 2075802531
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2
    , id_4 = -1
);
  wand id_5 = -1, id_6 = id_0 | -1;
  assign module_1.id_4 = 0;
  localparam id_7 = 1 - 1;
  assign id_4 = -1;
endmodule
module module_1 (
    output wor id_0[1 : -1],
    output tri id_1,
    output supply1 id_2,
    output tri1 void id_3,
    input tri id_4
);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
program module_2 (
    output tri0  id_0,
    output uwire id_1,
    output tri   id_2,
    output wire  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    input  wand  id_6,
    input  tri0  id_7,
    input  tri1  id_8,
    input  wand  id_9,
    output tri0  id_10,
    input  tri0  id_11,
    output wire  id_12,
    input  uwire id_13
);
  assign id_2 = id_5;
  tri0 id_15;
  assign id_3 = -1;
  parameter id_16 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5
  );
  assign modCall_1.id_2 = 0;
  generate
    begin : LABEL_0
      wire id_17;
    end
  endgenerate
  wire id_18, id_19;
  logic id_20;
  assign this = id_15;
  wire id_21;
  assign id_15 = -1'b0 <-> id_15;
endprogram
