TimeQuest Timing Analyzer report for fwdTable
Thu Nov 06 12:06:15 2014
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Hold: 'Clock'
 13. Slow Model Minimum Pulse Width: 'Clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'Clock'
 24. Fast Model Hold: 'Clock'
 25. Fast Model Minimum Pulse Width: 'Clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; fwdTable                                            ;
; Device Family      ; Cyclone II                                          ;
; Device Name        ; EP2C35F672C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Unavailable                                         ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 81.81 MHz ; 81.81 MHz       ; Clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; Clock ; -11.223 ; -10705.657    ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -1.423 ; -3371.284             ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                              ;
+---------+---------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                   ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -11.223 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 12.223     ;
; -11.190 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 12.190     ;
; -11.106 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.031     ; 12.111     ;
; -11.073 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.031     ; 12.078     ;
; -11.015 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 12.015     ;
; -11.007 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 12.007     ;
; -10.970 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.970     ;
; -10.927 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.927     ;
; -10.913 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.913     ;
; -10.898 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.031     ; 11.903     ;
; -10.894 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.894     ;
; -10.890 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.031     ; 11.895     ;
; -10.853 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.031     ; 11.858     ;
; -10.802 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.802     ;
; -10.796 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.031     ; 11.801     ;
; -10.741 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.741     ;
; -10.719 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.719     ;
; -10.711 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.711     ;
; -10.698 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.698     ;
; -10.696 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.696     ;
; -10.685 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.031     ; 11.690     ;
; -10.674 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.674     ;
; -10.624 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.031     ; 11.629     ;
; -10.617 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.617     ;
; -10.608 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[36] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.045     ; 11.599     ;
; -10.581 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.031     ; 11.586     ;
; -10.579 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.031     ; 11.584     ;
; -10.526 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.526     ;
; -10.515 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[7]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.035     ; 11.516     ;
; -10.506 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.506     ;
; -10.459 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[17] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.459     ;
; -10.445 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[35] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.024     ; 11.457     ;
; -10.445 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.445     ;
; -10.431 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.431     ;
; -10.424 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[9]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.051     ; 11.409     ;
; -10.409 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.031     ; 11.414     ;
; -10.402 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.402     ;
; -10.400 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.400     ;
; -10.394 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[20] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.045     ; 11.385     ;
; -10.391 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[8]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.044     ; 11.383     ;
; -10.391 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[23] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.053     ; 11.374     ;
; -10.338 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[23] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.048     ; 11.326     ;
; -10.328 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[12] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.052     ; 11.312     ;
; -10.328 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[21] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.055     ; 11.309     ;
; -10.314 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[44] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.035     ; 11.315     ;
; -10.314 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.031     ; 11.319     ;
; -10.305 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[12] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.047     ; 11.294     ;
; -10.291 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[42] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 11.265     ;
; -10.283 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[9]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.056     ; 11.263     ;
; -10.277 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[17] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.041     ; 11.272     ;
; -10.275 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[18] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.057     ; 11.254     ;
; -10.249 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[16] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.034     ; 11.251     ;
; -10.241 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[46] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.052     ; 11.225     ;
; -10.239 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[10] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.055     ; 11.220     ;
; -10.231 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[18] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.057     ; 11.210     ;
; -10.230 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[18] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.052     ; 11.214     ;
; -10.230 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.230     ;
; -10.219 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[19] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.059     ; 11.196     ;
; -10.211 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[28] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.060     ; 11.187     ;
; -10.202 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[15] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.049     ; 11.189     ;
; -10.202 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[42] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.057     ; 11.181     ;
; -10.202 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[36] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.040     ; 11.198     ;
; -10.192 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[10] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 11.178     ;
; -10.189 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[17] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.041     ; 11.184     ;
; -10.174 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[31] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.051     ; 11.159     ;
; -10.173 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[21] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.055     ; 11.154     ;
; -10.154 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[9]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.056     ; 11.134     ;
; -10.141 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[43] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 11.127     ;
; -10.136 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[7]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 11.142     ;
; -10.135 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.135     ;
; -10.128 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[13] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.066     ; 11.098     ;
; -10.110 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[37] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.047     ; 11.099     ;
; -10.106 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[8]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.039     ; 11.103     ;
; -10.106 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[2]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 11.080     ;
; -10.105 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[29] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 11.091     ;
; -10.099 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[4]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 11.099     ;
; -10.077 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[7]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.035     ; 11.078     ;
; -10.068 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[23] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.053     ; 11.051     ;
; -10.067 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[5]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.061     ; 11.042     ;
; -10.067 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[2]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.057     ; 11.046     ;
; -10.039 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[31] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.046     ; 11.029     ;
; -10.038 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[35] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.019     ; 11.055     ;
; -10.035 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[12] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.052     ; 11.019     ;
; -10.030 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[21] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 11.016     ;
; -10.010 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[47] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.061     ; 10.985     ;
; -10.010 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[40] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.042     ; 11.004     ;
; -9.996  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[44] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.035     ; 10.997     ;
; -9.994  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[4]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 10.994     ;
; -9.985  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[0]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.052     ; 10.969     ;
; -9.983  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[14] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.043     ; 10.976     ;
; -9.976  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[37] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.042     ; 10.970     ;
; -9.976  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[22] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.042     ; 10.970     ;
; -9.969  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[5]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.056     ; 10.949     ;
; -9.968  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[32] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.027     ; 10.977     ;
; -9.967  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[46] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.047     ; 10.956     ;
; -9.957  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[11] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.059     ; 10.934     ;
; -9.953  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[20] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.040     ; 10.949     ;
; -9.952  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[15] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.044     ; 10.944     ;
; -9.951  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[26] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.065     ; 10.922     ;
; -9.943  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[34] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.038     ; 10.941     ;
+---------+---------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; y_current.waitState                                                                         ; y_current.waitState                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; y_current.doneState                                                                         ; y_current.doneState                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; y_current.resetState                                                                        ; y_current.waitState                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.524 ; y_current.checkState                                                                        ; y_current.doneState                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.569 ; fwdTable:CAM|count[4]                                                                       ; fwdTable:CAM|count[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.835      ;
; 0.806 ; fwdTable:CAM|data[24][1]                                                                    ; fwdTable:CAM|data_out[1]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.837 ; fwdTable:CAM|count[3]                                                                       ; fwdTable:CAM|count[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.103      ;
; 0.841 ; fwdTable:CAM|count[0]                                                                       ; fwdTable:CAM|count[0]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.107      ;
; 0.850 ; fwdTable:CAM|count[1]                                                                       ; fwdTable:CAM|count[1]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.116      ;
; 0.887 ; fwdTable:CAM|count[2]                                                                       ; fwdTable:CAM|count[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.153      ;
; 0.985 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.251      ;
; 0.988 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.254      ;
; 0.992 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.258      ;
; 0.993 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10]                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.259      ;
; 0.995 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.261      ;
; 1.019 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11] ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11]                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.285      ;
; 1.030 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.296      ;
; 1.034 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.300      ;
; 1.035 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.301      ;
; 1.198 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][43]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.464      ;
; 1.199 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][46]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.465      ;
; 1.200 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][44]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.466      ;
; 1.202 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][45]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.468      ;
; 1.203 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][47]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.469      ;
; 1.205 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][41]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.471      ;
; 1.206 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][42]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.472      ;
; 1.220 ; fwdTable:CAM|count[3]                                                                       ; fwdTable:CAM|count[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.486      ;
; 1.221 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a47~porta_address_reg9  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 1.511      ;
; 1.221 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a47~porta_address_reg3  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 1.511      ;
; 1.224 ; fwdTable:CAM|count[0]                                                                       ; fwdTable:CAM|count[1]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.233 ; fwdTable:CAM|count[1]                                                                       ; fwdTable:CAM|count[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.499      ;
; 1.234 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a47~porta_address_reg8  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 1.524      ;
; 1.237 ; fwdTable:CAM|data[24][0]                                                                    ; fwdTable:CAM|data_out[0]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.503      ;
; 1.250 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a47~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 1.540      ;
; 1.253 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.519      ;
; 1.258 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.524      ;
; 1.271 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a47~porta_address_reg5  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 1.561      ;
; 1.273 ; fwdTable:CAM|count[2]                                                                       ; fwdTable:CAM|count[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.539      ;
; 1.278 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a24~porta_address_reg10 ; Clock        ; Clock       ; 0.000        ; 0.052      ; 1.564      ;
; 1.295 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a19~porta_address_reg10 ; Clock        ; Clock       ; 0.000        ; 0.049      ; 1.578      ;
; 1.295 ; fwdTable:CAM|count[0]                                                                       ; fwdTable:CAM|count[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.298 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a41~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.054      ; 1.586      ;
; 1.304 ; fwdTable:CAM|count[1]                                                                       ; fwdTable:CAM|count[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.570      ;
; 1.316 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a33~porta_address_reg10 ; Clock        ; Clock       ; 0.000        ; 0.046      ; 1.596      ;
; 1.317 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a26~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.606      ;
; 1.326 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a24~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.052      ; 1.612      ;
; 1.330 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a19~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.049      ; 1.613      ;
; 1.334 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a25~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.054      ; 1.622      ;
; 1.344 ; fwdTable:CAM|count[2]                                                                       ; fwdTable:CAM|count[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.610      ;
; 1.347 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a42~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.052      ; 1.633      ;
; 1.349 ; y_current.writeState                                                                        ; fwdTable:CAM|data[30][2]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.002     ; 1.613      ;
; 1.349 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.002     ; 1.613      ;
; 1.349 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][7]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.002     ; 1.613      ;
; 1.352 ; y_current.writeState                                                                        ; fwdTable:CAM|data[25][0]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.004     ; 1.614      ;
; 1.366 ; fwdTable:CAM|count[0]                                                                       ; fwdTable:CAM|count[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.368 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.634      ;
; 1.370 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][28]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.002     ; 1.634      ;
; 1.371 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][24]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.002     ; 1.635      ;
; 1.371 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.637      ;
; 1.375 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.641      ;
; 1.375 ; fwdTable:CAM|count[1]                                                                       ; fwdTable:CAM|count[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.641      ;
; 1.376 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11]                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.642      ;
; 1.378 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.644      ;
; 1.379 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][29]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.002     ; 1.643      ;
; 1.380 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][27]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.002     ; 1.644      ;
; 1.381 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][25]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.002     ; 1.645      ;
; 1.382 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[16][31]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.002     ; 1.646      ;
; 1.416 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.682      ;
; 1.420 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.686      ;
; 1.421 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.687      ;
; 1.424 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][18]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.690      ;
; 1.425 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][23]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.691      ;
; 1.428 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][22]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.694      ;
; 1.429 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][19]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.695      ;
; 1.430 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][36]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.011     ; 1.685      ;
; 1.431 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][32]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.011     ; 1.686      ;
; 1.433 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][20]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.699      ;
; 1.434 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][21]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.700      ;
; 1.437 ; fwdTable:CAM|count[0]                                                                       ; fwdTable:CAM|count[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.703      ;
; 1.439 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][39]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.011     ; 1.694      ;
; 1.439 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.705      ;
; 1.441 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][11]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.706      ;
; 1.443 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][33]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.011     ; 1.698      ;
; 1.444 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][14]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.709      ;
; 1.445 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][35]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.011     ; 1.700      ;
; 1.446 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][38]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.011     ; 1.701      ;
; 1.446 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.712      ;
; 1.447 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][37]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.011     ; 1.702      ;
; 1.447 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][13]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.712      ;
; 1.449 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.715      ;
; 1.453 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][15]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.718      ;
; 1.455 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][5]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.002     ; 1.719      ;
; 1.459 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.002     ; 1.723      ;
; 1.475 ; fwdTable:CAM|data[15][2]                                                                    ; fwdTable:CAM|data_out[2]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.741      ;
; 1.479 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[25] ; fwdTable:CAM|tag[30][25]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.030     ; 1.715      ;
; 1.485 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[33] ; fwdTable:CAM|tag[30][33]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.031     ; 1.720      ;
; 1.487 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.753      ;
; 1.491 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.757      ;
; 1.492 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.758      ;
; 1.494 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[47] ; fwdTable:CAM|tag[30][47]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.030     ; 1.730      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[16]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[16]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[17]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[17]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[18]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[18]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[19]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[19]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[20]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[20]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[21]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[21]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[22]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[22]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[23]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[23]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[24]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[24]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[25]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[25]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[26]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[26]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[27]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[27]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[28]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[28]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[29]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[29]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[30]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[30]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[31]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[31]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[32]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[32]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[33]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[33]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[34]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[34]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[35]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[35]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[36]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[36]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[37]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[37]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[38]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[38]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[39]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[39]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[40]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[40]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[41]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[41]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[42]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[42]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[43]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[43]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[44]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[44]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[45]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[45]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[46]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[46]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[47]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[47]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a0~porta_address_reg1 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Reset     ; Clock      ; 7.395 ; 7.395 ; Rise       ; Clock           ;
; trigger   ; Clock      ; 6.001 ; 6.001 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Reset     ; Clock      ; -6.651 ; -6.651 ; Rise       ; Clock           ;
; trigger   ; Clock      ; -4.058 ; -4.058 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; data_out[*]  ; Clock      ; 8.023  ; 8.023  ; Rise       ; Clock           ;
;  data_out[0] ; Clock      ; 7.738  ; 7.738  ; Rise       ; Clock           ;
;  data_out[1] ; Clock      ; 7.354  ; 7.354  ; Rise       ; Clock           ;
;  data_out[2] ; Clock      ; 8.023  ; 8.023  ; Rise       ; Clock           ;
; read_state   ; Clock      ; 8.143  ; 8.143  ; Rise       ; Clock           ;
; start_out    ; Clock      ; 8.075  ; 8.075  ; Rise       ; Clock           ;
; test_good    ; Clock      ; 11.025 ; 11.025 ; Rise       ; Clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out[*]  ; Clock      ; 7.354 ; 7.354 ; Rise       ; Clock           ;
;  data_out[0] ; Clock      ; 7.738 ; 7.738 ; Rise       ; Clock           ;
;  data_out[1] ; Clock      ; 7.354 ; 7.354 ; Rise       ; Clock           ;
;  data_out[2] ; Clock      ; 8.023 ; 8.023 ; Rise       ; Clock           ;
; read_state   ; Clock      ; 8.143 ; 8.143 ; Rise       ; Clock           ;
; start_out    ; Clock      ; 8.075 ; 8.075 ; Rise       ; Clock           ;
; test_good    ; Clock      ; 8.729 ; 8.729 ; Rise       ; Clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -4.494 ; -3815.658     ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -1.423 ; -3371.284             ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -4.494 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.496      ;
; -4.483 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.485      ;
; -4.415 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.417      ;
; -4.406 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.408      ;
; -4.392 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.394      ;
; -4.366 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 5.372      ;
; -4.365 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.367      ;
; -4.355 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 5.361      ;
; -4.327 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.329      ;
; -4.297 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.299      ;
; -4.296 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[36] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.053     ; 5.275      ;
; -4.291 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.293      ;
; -4.287 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 5.293      ;
; -4.278 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 5.284      ;
; -4.274 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.276      ;
; -4.266 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.268      ;
; -4.264 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 5.270      ;
; -4.255 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.257      ;
; -4.237 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 5.243      ;
; -4.210 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.212      ;
; -4.199 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 5.205      ;
; -4.198 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[18] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.065     ; 5.165      ;
; -4.197 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[17] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.046     ; 5.183      ;
; -4.192 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[7]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.044     ; 5.180      ;
; -4.187 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.189      ;
; -4.183 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[16] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.043     ; 5.172      ;
; -4.178 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.180      ;
; -4.178 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[28] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.067     ; 5.143      ;
; -4.177 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[23] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.061     ; 5.148      ;
; -4.174 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[17] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 5.156      ;
; -4.171 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[35] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.034     ; 5.169      ;
; -4.169 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 5.175      ;
; -4.164 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.166      ;
; -4.163 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 5.169      ;
; -4.162 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[9]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 5.132      ;
; -4.161 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.163      ;
; -4.152 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[36] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.049     ; 5.135      ;
; -4.146 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 5.152      ;
; -4.137 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[20] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.055     ; 5.114      ;
; -4.137 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[8]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.054     ; 5.115      ;
; -4.137 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.139      ;
; -4.105 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[12] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 5.075      ;
; -4.104 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[21] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 5.074      ;
; -4.099 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.101      ;
; -4.098 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[12] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.058     ; 5.072      ;
; -4.097 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[17] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 5.079      ;
; -4.096 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[31] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.060     ; 5.068      ;
; -4.096 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[18] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.061     ; 5.067      ;
; -4.094 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[42] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 5.058      ;
; -4.084 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[18] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.065     ; 5.051      ;
; -4.083 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[10] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.064     ; 5.051      ;
; -4.082 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[29] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.059     ; 5.055      ;
; -4.082 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 5.088      ;
; -4.081 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[46] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.061     ; 5.052      ;
; -4.081 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[44] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.044     ; 5.069      ;
; -4.080 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[2]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.069     ; 5.043      ;
; -4.076 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[37] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.055     ; 5.053      ;
; -4.076 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[9]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.066     ; 5.042      ;
; -4.073 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[36] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.053     ; 5.052      ;
; -4.070 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[15] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.059     ; 5.043      ;
; -4.069 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.071      ;
; -4.065 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[10] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.060     ; 5.037      ;
; -4.063 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.065      ;
; -4.062 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[9]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.066     ; 5.028      ;
; -4.062 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[23] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.057     ; 5.037      ;
; -4.054 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[7]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.040     ; 5.046      ;
; -4.046 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 5.048      ;
; -4.039 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[16] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.039     ; 5.032      ;
; -4.034 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[28] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.063     ; 5.003      ;
; -4.033 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[19] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.067     ; 4.998      ;
; -4.033 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 5.039      ;
; -4.031 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[0]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.060     ; 5.003      ;
; -4.023 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[21] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 4.993      ;
; -4.023 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[13] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.073     ; 4.982      ;
; -4.013 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[8]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 4.995      ;
; -4.008 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[37] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.989      ;
; -4.008 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[43] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.058     ; 4.982      ;
; -3.998 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[12] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 4.968      ;
; -3.992 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[21] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.058     ; 4.966      ;
; -3.991 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[24] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.069     ; 4.954      ;
; -3.990 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[20] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.971      ;
; -3.989 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[8]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.054     ; 4.967      ;
; -3.986 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[7]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.044     ; 4.974      ;
; -3.982 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]  ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 4.984      ;
; -3.981 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[42] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.064     ; 4.949      ;
; -3.973 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[35] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 4.975      ;
; -3.969 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[0]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.056     ; 4.945      ;
; -3.965 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[32] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.036     ; 4.961      ;
; -3.965 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[10] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.064     ; 4.933      ;
; -3.964 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[2]  ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.065     ; 4.931      ;
; -3.962 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[23] ; fwdTable:CAM|data_out[0] ; Clock        ; Clock       ; 1.000        ; -0.061     ; 4.933      ;
; -3.961 ; y_current.writeState                                                                        ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.030     ; 4.963      ;
; -3.961 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[4]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.047     ; 4.946      ;
; -3.957 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[31] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.056     ; 4.933      ;
; -3.956 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[5]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 4.920      ;
; -3.952 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[14] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.053     ; 4.931      ;
; -3.950 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[3]  ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.056     ; 4.926      ;
; -3.947 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[40] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.928      ;
; -3.946 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[34] ; fwdTable:CAM|data_out[1] ; Clock        ; Clock       ; 1.000        ; -0.046     ; 4.932      ;
; -3.944 ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[15] ; fwdTable:CAM|data_out[2] ; Clock        ; Clock       ; 1.000        ; -0.055     ; 4.921      ;
+--------+---------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; y_current.waitState                                                                         ; y_current.waitState                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; y_current.doneState                                                                         ; y_current.doneState                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; y_current.checkState                                                                        ; y_current.doneState                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.256 ; y_current.resetState                                                                        ; y_current.waitState                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.408      ;
; 0.264 ; fwdTable:CAM|count[4]                                                                       ; fwdTable:CAM|count[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.416      ;
; 0.380 ; fwdTable:CAM|count[0]                                                                       ; fwdTable:CAM|count[0]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; fwdTable:CAM|count[3]                                                                       ; fwdTable:CAM|count[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.532      ;
; 0.391 ; fwdTable:CAM|count[1]                                                                       ; fwdTable:CAM|count[1]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.543      ;
; 0.392 ; fwdTable:CAM|data[24][1]                                                                    ; fwdTable:CAM|data_out[1]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.544      ;
; 0.400 ; fwdTable:CAM|count[2]                                                                       ; fwdTable:CAM|count[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.552      ;
; 0.439 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.591      ;
; 0.443 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.595      ;
; 0.443 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10]                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.595      ;
; 0.447 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.599      ;
; 0.447 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.599      ;
; 0.452 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11] ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11]                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.604      ;
; 0.459 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.611      ;
; 0.461 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.613      ;
; 0.461 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.613      ;
; 0.518 ; fwdTable:CAM|count[3]                                                                       ; fwdTable:CAM|count[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; fwdTable:CAM|count[0]                                                                       ; fwdTable:CAM|count[1]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.670      ;
; 0.529 ; fwdTable:CAM|count[1]                                                                       ; fwdTable:CAM|count[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.681      ;
; 0.539 ; fwdTable:CAM|data[24][0]                                                                    ; fwdTable:CAM|data_out[0]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; fwdTable:CAM|count[2]                                                                       ; fwdTable:CAM|count[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.692      ;
; 0.542 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a47~porta_address_reg9  ; Clock        ; Clock       ; 0.000        ; 0.061      ; 0.741      ;
; 0.542 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a47~porta_address_reg3  ; Clock        ; Clock       ; 0.000        ; 0.061      ; 0.741      ;
; 0.547 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a47~porta_address_reg8  ; Clock        ; Clock       ; 0.000        ; 0.061      ; 0.746      ;
; 0.553 ; fwdTable:CAM|count[0]                                                                       ; fwdTable:CAM|count[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.705      ;
; 0.555 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.707      ;
; 0.557 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.709      ;
; 0.559 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a47~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.061      ; 0.758      ;
; 0.564 ; fwdTable:CAM|count[1]                                                                       ; fwdTable:CAM|count[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.716      ;
; 0.567 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a24~porta_address_reg10 ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.762      ;
; 0.575 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a47~porta_address_reg5  ; Clock        ; Clock       ; 0.000        ; 0.061      ; 0.774      ;
; 0.575 ; fwdTable:CAM|count[2]                                                                       ; fwdTable:CAM|count[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.727      ;
; 0.577 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.729      ;
; 0.579 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a41~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.059      ; 0.776      ;
; 0.581 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11]                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.583 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a19~porta_address_reg10 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.776      ;
; 0.585 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.737      ;
; 0.588 ; fwdTable:CAM|count[0]                                                                       ; fwdTable:CAM|count[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.740      ;
; 0.590 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a26~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.060      ; 0.788      ;
; 0.594 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][43]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.746      ;
; 0.594 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][46]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.746      ;
; 0.597 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][44]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][47]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.749      ;
; 0.599 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a33~porta_address_reg10 ; Clock        ; Clock       ; 0.000        ; 0.051      ; 0.788      ;
; 0.599 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.751      ;
; 0.599 ; fwdTable:CAM|count[1]                                                                       ; fwdTable:CAM|count[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.751      ;
; 0.600 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a24~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.795      ;
; 0.601 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][45]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][42]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.753      ;
; 0.604 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][41]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.756      ;
; 0.606 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a19~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.799      ;
; 0.608 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a25~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.804      ;
; 0.612 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.764      ;
; 0.620 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a42~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.814      ;
; 0.620 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.772      ;
; 0.620 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.772      ;
; 0.623 ; fwdTable:CAM|count[0]                                                                       ; fwdTable:CAM|count[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.775      ;
; 0.634 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.636 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.636 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.643 ; y_current.writeState                                                                        ; fwdTable:CAM|data[30][2]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.002     ; 0.793      ;
; 0.643 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][7]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.002     ; 0.793      ;
; 0.644 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.002     ; 0.794      ;
; 0.647 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.799      ;
; 0.652 ; y_current.writeState                                                                        ; fwdTable:CAM|data[25][0]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.004     ; 0.800      ;
; 0.655 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.807      ;
; 0.663 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][28]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.003     ; 0.812      ;
; 0.664 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a26~porta_address_reg7  ; Clock        ; Clock       ; 0.000        ; 0.060      ; 0.862      ;
; 0.664 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][24]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.003     ; 0.813      ;
; 0.669 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.821      ;
; 0.670 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][29]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.003     ; 0.819      ;
; 0.670 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][27]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.003     ; 0.819      ;
; 0.671 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10]                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.823      ;
; 0.671 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[0]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.823      ;
; 0.673 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][25]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.003     ; 0.822      ;
; 0.674 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[16][31]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.003     ; 0.823      ;
; 0.675 ; fwdTable:CAM|data[15][2]                                                                    ; fwdTable:CAM|data_out[2]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.827      ;
; 0.680 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a25~porta_address_reg7  ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.876      ;
; 0.682 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10]                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.834      ;
; 0.683 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a42~porta_address_reg1  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.877      ;
; 0.689 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a47~porta_address_reg7  ; Clock        ; Clock       ; 0.000        ; 0.061      ; 0.888      ;
; 0.690 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[1]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5]                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.842      ;
; 0.695 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][18]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.847      ;
; 0.696 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][23]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.848      ;
; 0.697 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9]  ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10]                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.849      ;
; 0.699 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][22]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.851      ;
; 0.700 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][19]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.852      ;
; 0.701 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a41~porta_address_reg7  ; Clock        ; Clock       ; 0.000        ; 0.059      ; 0.898      ;
; 0.703 ; counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7]  ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a42~porta_address_reg7  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.897      ;
; 0.704 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][20]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.856      ;
; 0.704 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][21]                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.856      ;
; 0.705 ; y_current.writeState                                                                        ; fwdTable:CAM|tag[30][11]                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.856      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[16]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[16]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[17]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[17]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[18]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[18]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[19]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[19]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[20]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[20]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[21]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[21]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[22]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[22]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[23]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[23]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[24]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[24]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[25]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[25]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[26]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[26]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[27]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[27]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[28]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[28]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[29]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[29]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[30]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[30]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[31]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[31]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[32]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[32]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[33]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[33]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[34]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[34]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[35]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[35]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[36]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[36]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[37]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[37]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[38]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[38]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[39]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[39]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[40]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[40]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[41]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[41]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[42]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[42]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[43]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[43]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[44]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[44]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[45]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[45]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[46]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[46]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[47]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[47]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; tbrom48:cam_test_mem|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ram_block1a0~porta_address_reg1 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Reset     ; Clock      ; 3.830 ; 3.830 ; Rise       ; Clock           ;
; trigger   ; Clock      ; 3.144 ; 3.144 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Reset     ; Clock      ; -3.468 ; -3.468 ; Rise       ; Clock           ;
; trigger   ; Clock      ; -2.205 ; -2.205 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out[*]  ; Clock      ; 4.439 ; 4.439 ; Rise       ; Clock           ;
;  data_out[0] ; Clock      ; 4.282 ; 4.282 ; Rise       ; Clock           ;
;  data_out[1] ; Clock      ; 4.120 ; 4.120 ; Rise       ; Clock           ;
;  data_out[2] ; Clock      ; 4.439 ; 4.439 ; Rise       ; Clock           ;
; read_state   ; Clock      ; 4.501 ; 4.501 ; Rise       ; Clock           ;
; start_out    ; Clock      ; 4.466 ; 4.466 ; Rise       ; Clock           ;
; test_good    ; Clock      ; 5.770 ; 5.770 ; Rise       ; Clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out[*]  ; Clock      ; 4.120 ; 4.120 ; Rise       ; Clock           ;
;  data_out[0] ; Clock      ; 4.282 ; 4.282 ; Rise       ; Clock           ;
;  data_out[1] ; Clock      ; 4.120 ; 4.120 ; Rise       ; Clock           ;
;  data_out[2] ; Clock      ; 4.439 ; 4.439 ; Rise       ; Clock           ;
; read_state   ; Clock      ; 4.501 ; 4.501 ; Rise       ; Clock           ;
; start_out    ; Clock      ; 4.466 ; 4.466 ; Rise       ; Clock           ;
; test_good    ; Clock      ; 4.705 ; 4.705 ; Rise       ; Clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -11.223    ; 0.215 ; N/A      ; N/A     ; -1.423              ;
;  Clock           ; -11.223    ; 0.215 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -10705.657 ; 0.0   ; 0.0      ; 0.0     ; -3371.284           ;
;  Clock           ; -10705.657 ; 0.000 ; N/A      ; N/A     ; -3371.284           ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Reset     ; Clock      ; 7.395 ; 7.395 ; Rise       ; Clock           ;
; trigger   ; Clock      ; 6.001 ; 6.001 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Reset     ; Clock      ; -3.468 ; -3.468 ; Rise       ; Clock           ;
; trigger   ; Clock      ; -2.205 ; -2.205 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; data_out[*]  ; Clock      ; 8.023  ; 8.023  ; Rise       ; Clock           ;
;  data_out[0] ; Clock      ; 7.738  ; 7.738  ; Rise       ; Clock           ;
;  data_out[1] ; Clock      ; 7.354  ; 7.354  ; Rise       ; Clock           ;
;  data_out[2] ; Clock      ; 8.023  ; 8.023  ; Rise       ; Clock           ;
; read_state   ; Clock      ; 8.143  ; 8.143  ; Rise       ; Clock           ;
; start_out    ; Clock      ; 8.075  ; 8.075  ; Rise       ; Clock           ;
; test_good    ; Clock      ; 11.025 ; 11.025 ; Rise       ; Clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out[*]  ; Clock      ; 4.120 ; 4.120 ; Rise       ; Clock           ;
;  data_out[0] ; Clock      ; 4.282 ; 4.282 ; Rise       ; Clock           ;
;  data_out[1] ; Clock      ; 4.120 ; 4.120 ; Rise       ; Clock           ;
;  data_out[2] ; Clock      ; 4.439 ; 4.439 ; Rise       ; Clock           ;
; read_state   ; Clock      ; 4.501 ; 4.501 ; Rise       ; Clock           ;
; start_out    ; Clock      ; 4.466 ; 4.466 ; Rise       ; Clock           ;
; test_good    ; Clock      ; 4.705 ; 4.705 ; Rise       ; Clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 461863   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 461863   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 1656  ; 1656 ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu Nov 06 12:06:11 2014
Info: Command: quartus_sta fwdTable -c fwdTable
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fwdTable.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.223
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.223    -10705.657 Clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423     -3371.284 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.494
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.494     -3815.658 Clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423     -3371.284 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 457 megabytes
    Info: Processing ended: Thu Nov 06 12:06:15 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


