NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v5.sv","mvau_stream_tb_v5.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v5.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[280,0,3,"Module","Module"],[281,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[282,0,3,"Signals","Signals"],[283,0,5,"aresetn","aresetn"],[284,0,5,"rready","rready"],[285,0,5,"wready","wready"],[286,0,5,"wmem_wready","wmem_wready"],[287,0,5,"in_v","in_v"],[288,0,5,"in_wgt_v","in_wgt_v"],[289,0,5,"weights","weights"],[290,0,5,"in_wgt_packed","in_wgt_packed"],[291,0,5,"in_wgt_um","in_wgt_um"],[292,0,5,"in_mat","in_mat"],[293,0,5,"in_act","in_act"],[294,0,5,"mvau_beh","mvau_beh"],[295,0,5,"out_v","out_v"],[296,0,5,"out","out"],[297,0,5,"out_packed","out_packed"],[298,0,5,"test_count","test_count"],[299,0,5,"latency","latency"],[300,0,5,"sim_start","sim_start"],[301,0,5,"do_comp","do_comp"],[302,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[303,0,0,"CLK_GEN","CLK_GEN"],[304,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[305,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[306,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[307,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[308,0,2,"CALC_LATENCY","CALC_LATENCY"],[309,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[310,0,1,"Input Ready","Input_Ready"]]);