<?xml version='1.0' encoding='ISO-8859-1' ?>
<!-- Autogenerated Book-level XML file. -->
<!-- Created by Topicgen v1.1.4 -->
<!-- Using LegacyStandardAnalyzer -->
<!-- Creation Date: 2020-09-23 08:06:02 -->
<manual text="Virtuoso NC-Verilog Environment User Guide" description="Describes NC Verilog Integration tools, commands and forms, and the NC Verilog Integration environment." href="ncveruserTOC.html" pdfref="ncveruser.pdf" type="User Guide" >
   <topic  href="preface.html#pgfId-1016409" text="Preface" >
      <topic  href="preface.html#pgfId-1019148" text="Scope" />
      <topic  href="preface.html#pgfId-1019168" text="Licensing Requirements" />
      <topic  href="preface.html#pgfId-1017716" text="Related Documentation" >
         <topic  href="preface.html#pgfId-1020057" text="What&#8217;s New and KPNS" />
         <topic  href="preface.html#pgfId-1020062" text="Installation, Environment, and Infrastructure" />
         <topic  href="preface.html#pgfId-1020071" text="Technology Information" />
         <topic  href="preface.html#pgfId-1020094" text="Virtuoso Tools" />
      </topic>
      <topic  href="preface.html#pgfId-1019394" text="Additional Learning Resources" >
         <topic  href="preface.html#pgfId-1019395" text="Video Library" />
         <topic  href="preface.html#pgfId-1019400" text="Virtuoso Videos Book" />
         <topic  href="preface.html#pgfId-1019403" text="Rapid Adoption Kits" />
         <topic  href="preface.html#pgfId-1019428" text="Help and Support Facilities" />
      </topic>
      <topic  href="preface.html#pgfId-1019438" text="Customer Support" />
      <topic  href="preface.html#pgfId-1019447" text="Feedback about Documentation" />
      <topic  href="preface.html#pgfId-1019458" text="Typographic and Syntax Conventions" />
   </topic>
   <topic  href="chap1.html#pgfId-1011663" text="About the NC-Verilog Integration Environment" >
      <topic  href="chap1.html#pgfId-1018020" text="NC-Verilog Integration Tools" />
      <topic  href="chap1.html#pgfId-1018902" text="Entering the Environment" >
         <topic  href="chap1.html#pgfId-1020569" text="Entering the Environment from CIW" />
         <topic  href="chap1.html#pgfId-1019588" text="Entering the Environment from a Schematic View" />
      </topic>
      <topic  href="chap1.html#pgfId-1018904" text="Main NC-Verilog Window" />
      <topic  href="chap1.html#pgfId-1014861" text="SimVision Window" />
      <topic  href="chap1.html#pgfId-1015674" text="SimCompare" />
      <topic  href="chap1.html#pgfId-1018346" text="Managing the Run Directory" >
         <topic  href="chap1.html#pgfId-1018289" text="Test Fixture Files" />
      </topic>
      <topic  href="chap1.html#pgfId-1020123" text="Using Command Line Interface" >
         <topic  href="chap1.html#pgfId-1020515" text="Queuing Verilog Netlist Processes" />
      </topic>
   </topic>
   <topic  href="chap2.html#pgfId-1017519" text="NC-Verilog Integration Control Commands" >
      <topic  href="chap2.html#pgfId-1027738" text="About the Main NC-Verilog Window" >
         <topic  href="chap2.html#pgfId-1014445" text="Status Line" />
         <topic  href="chap2.html#pgfId-1014499" text="Menu Banner" />
         <topic  href="chap2.html#pgfId-1028082" text="Fixed Menu" />
         <topic  href="chap2.html#pgfId-1028091" text="Run Directory" />
         <topic  href="chap2.html#pgfId-1014548" text="Top Level Design Options" />
         <topic  href="chap2.html#pgfId-1014739" text="Simulate Options" />
      </topic>
      <topic  href="chap2.html#pgfId-1036458" text="Commands Menu" />
      <topic  href="chap2.html#pgfId-1014588" text="Setup Menu" >
         <topic  href="chap2.html#pgfId-1014598" text="SDF Delay Annotation" />
         <topic  href="chap2.html#pgfId-1020725" text="Setting the Delay Annotation Options" />
         <topic  href="chap2.html#pgfId-1014599" text="Netlist" />
         <topic  href="chap2.html#pgfId-1030537" text="Record Signals" />
         <topic  href="chap2.html#pgfId-1014601" text="Simulation" />
         <topic  href="chap2.html#pgfId-1015462" text="Simulation Compare" />
         <topic  href="chap2.html#pgfId-1026974" text="Cross Selection Setup" />
      </topic>
      <topic  href="chap2.html#pgfId-1014604" text="Results Menu" >
         <topic  href="chap2.html#pgfId-1014627" text="Netlist" />
         <topic  href="chap2.html#pgfId-1027283" text="Job Monitor" />
      </topic>
      <topic  href="chap2.html#pgfId-1036078" text="Help Menu" />
      <topic  href="chap2.html#pgfId-1014629" text="Fixed Menu" />
      <topic  href="chap2.html#pgfId-1020210" text="Customizing Command Form Options" />
   </topic>
   <topic  href="chap3.html#pgfId-1014240" text="Setting Up the Simulation Environment" >
      <topic  href="chap3.html#pgfId-1016822" text="Simulation Process Flowchart" />
      <topic  href="chap3.html#pgfId-1016825" text="Selecting a Design" />
      <topic  href="chap3.html#pgfId-1014292" text="Initializing a Design" />
      <topic  href="chap3.html#pgfId-1020382" text="Netlisting a Design" >
         <topic  href="chap3.html#pgfId-1020359" text="Specify Netlisting Options" />
         <topic  href="chap3.html#pgfId-1020461" text="Run Hierarchical Netlister" />
      </topic>
      <topic  href="chap3.html#pgfId-1014483" text="Creating Stimulus Template File" />
   </topic>
   <topic  href="chap4.html#pgfId-1022316" text="Running the Simulation" >
      <topic  href="chap4.html#pgfId-1022368" text="Simulation Process Flowchart" />
      <topic  href="chap4.html#pgfId-1026345" text="Introduction" />
      <topic  href="chap4.html#pgfId-1014265" text="Setting SDF Delay Annotation" >
         <topic  href="chap4.html#pgfId-1014343" text="Setting the Delay Annotation Options" />
      </topic>
      <topic  href="chap4.html#pgfId-1014463" text="Setting Simulation Setup Options" />
      <topic  href="chap4.html#pgfId-1014777" text="Simulating a Design" />
      <topic  href="chap4.html#pgfId-1027628" text="Cross-Selecting Design Objects" >
         <topic  href="chap4.html#pgfId-1028873" text="Cross-Selecting Objects during Interactive Simulation" />
         <topic  href="chap4.html#pgfId-1029319" text="Cross-Selecting Objects Using Simulation Data" />
         <topic  href="chap4.html#pgfId-1033557" text="Cross-Selecting Iterated Instances" />
      </topic>
      <topic  href="chap4.html#pgfId-1014792" text="Running a Batch Simulation" >
         <topic  href="chap4.html#pgfId-1014842" text="Monitoring Batch Simulations" />
      </topic>
      <topic  href="chap4.html#pgfId-1014994" text="Comparing Simulation Results" />
   </topic>
   <topic  href="chap5.html#pgfId-1023402" text="Netlisting" >
      <topic  href="chap5.html#pgfId-1048678" text="Simulation Process Flowchart" />
      <topic  href="chap5.html#pgfId-1048480" text="Netlister Inputs and Outputs" />
      <topic  href="chap5.html#pgfId-1014471" text="Property Types" >
         <topic  href="chap5.html#pgfId-1014479" text="Verilog Properties" />
         <topic  href="chap5.html#pgfId-1014483" text="Timing Delays and Drive Strengths" />
         <topic  href="chap5.html#pgfId-1014485" text="Verilog Views" />
         <topic  href="chap5.html#pgfId-1014495" text="Netlister Actions" />
      </topic>
      <topic  href="chap5.html#pgfId-1014499" text="Inherited Connection Support" >
         <topic  href="chap5.html#pgfId-1014518" text="Features" />
         <topic  href="chap5.html#pgfId-1014522" text="Limitations" />
         <topic  href="chap5.html#pgfId-1014528" text="Design Example" />
         <topic  href="chap5.html#pgfId-1014703" text="Netlist Example" />
         <topic  href="chap5.html#pgfId-1023640" text="Enhanced Support for Inherited Connections" />
      </topic>
      <topic  href="chap5.html#pgfId-1061236" text="Using a Verilog File Reference" />
      <topic  href="chap5.html#pgfId-1061250" text="Iterated Instances Support" />
      <topic  href="chap5.html#pgfId-1023712" text="Controlling Netlister Actions" >
         <topic  href="chap5.html#pgfId-1014942" text="Using View Lists" />
         <topic  href="chap5.html#pgfId-1014949" text="Using Stop Lists" />
         <topic  href="chap5.html#pgfId-1014957" text="Starting the Netlister" />
         <topic  href="chap5.html#pgfId-1014968" text="User Messages" />
         <topic  href="chap5.html#pgfId-1014978" text="Global Nets Not Power or Ground" />
         <topic  href="chap5.html#pgfId-1038528" text="Synchronizing Terminals" />
      </topic>
      <topic  href="chap5.html#pgfId-1038653" text="Adding Simulation Properties" >
         <topic  href="chap5.html#pgfId-1015017" text="Properties Added for Imported Modules" />
         <topic  href="chap5.html#pgfId-1062303" text="Adding Verilog Properties" />
         <topic  href="chap5.html#pgfId-1015237" text="Adding Delay Properties" />
         <topic  href="chap5.html#pgfId-1015362" text="Adding Drive Strength Properties" />
         <topic  href="chap5.html#pgfId-1015444" text="Adding nlAction Properties" />
         <topic  href="chap5.html#pgfId-1015536" text="Adding Ancillary Data Files" />
      </topic>
      <topic  href="chap5.html#pgfId-1015825" text="Netlisting Switch-RC Cells" >
         <topic  href="chap5.html#pgfId-1015828" text="Setting the RC Data Variable" />
         <topic  href="chap5.html#pgfId-1015838" text="Entering Switch-RC Properties" />
         <topic  href="chap5.html#pgfId-1015842" text="Formatting Functions for MOS Cells" />
         <topic  href="chap5.html#pgfId-1062358" text="Switch-RC Instance Properties" />
         <topic  href="chap5.html#pgfId-1068301" text="Switch-RC Net Properties" />
      </topic>
      <topic  href="chap5.html#pgfId-1016421" text="Using CDF Properties" >
         <topic  href="chap5.html#pgfId-1074820" text="Printing CDF Parameters in Inline Explicit Format" />
      </topic>
      <topic  href="chap5.html#pgfId-1073489" text="Formatting Netlists" >
         <topic  href="chap5.html#pgfId-1072853" text="hnlVerilogFormatInst Property" />
         <topic  href="chap5.html#pgfId-1073075" text="verilogFormatProc Property" />
      </topic>
      <topic  href="chap5.html#pgfId-1072887" text="Netlisting AutoLayout Views" />
      <topic  href="chap5.html#pgfId-1016601" text="Customizing Test Fixture Variables" >
         <topic  href="chap5.html#pgfId-1016603" text="Modifying the Test Module Name" />
         <topic  href="chap5.html#pgfId-1016605" text="Modifying the Test Fixture Template Name" />
         <topic  href="chap5.html#pgfId-1016607" text="Saving the Template File" />
         <topic  href="chap5.html#pgfId-1016610" text="Accessing the Map Table in the Stimulus File" />
         <topic  href="chap5.html#pgfId-1016612" text="Adding Design Kits to the Test Fixture File" />
      </topic>
      <topic  href="chap5.html#pgfId-1016621" text="Customizing the Netlisting Variables" >
         <topic  href="chap5.html#pgfId-1048280" text="Variables for Netlist Setup Form Controls" />
         <topic  href="chap5.html#pgfId-1048443" text="Other Variables used by Verilog Formatter" />
      </topic>
      <topic  href="chap5.html#pgfId-1023419" text="File Structure Created by the Netlister " >
         <topic  href="chap5.html#pgfId-1016733" text="Directories" />
         <topic  href="chap5.html#pgfId-1016792" text="Files" />
      </topic>
      <topic  href="chap5.html#pgfId-1020247" text="Split Bus" />
      <topic  href="chap5.html#pgfId-1025181" text="Support for Verilog IEEE 1364-2001" />
   </topic>
   <topic  href="chap6.html#pgfId-1029064" text="Working with the Stimulus" >
      <topic  href="chap6.html#pgfId-1025637" text="Simulation Process Flowchart" />
      <topic  href="chap6.html#pgfId-1025250" text="Specifying the Test Fixture" >
         <topic  href="chap6.html#pgfId-1025345" text="Using Default Test Fixture Files" />
         <topic  href="chap6.html#pgfId-1023612" text="Editing an Existing Test Fixture" />
      </topic>
      <topic  href="chap6.html#pgfId-1025668" text="Working with Test Fixture Files" />
   </topic>
   <topic  href="appA.html#pgfId-1018097" text="Customizing Your Environment" >
      <topic  href="appA.html#pgfId-1019825" text="Customizing Command Form Option Settings" >
         <topic  href="appA.html#pgfId-1017909" text="Form Options and SKILL Variables" />
      </topic>
      <topic  href="appA.html#pgfId-1019763" text="Specifying an Editor for Text Files" />
      <topic  href="appA.html#pgfId-1031789" text="Generating Logical Verilog Netlists of Designs" >
         <topic  href="appA.html#pgfId-1025299" text="Overview" />
         <topic  href="appA.html#pgfId-1021567" text="Terminology" />
         <topic  href="appA.html#pgfId-1028058" text="Generating a Logical Verilog Netlist" />
         <topic  href="appA.html#pgfId-1029672" text="Comparison Between a Regular and a Logical Verilog Netlist" />
      </topic>
   </topic>
   <topic  href="appB.html#pgfId-1036168" text="Running Simulations with Xcelium" />
</manual>
