{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512060509417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512060509419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:48:29 2017 " "Processing started: Thu Nov 30 10:48:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512060509419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060509419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pract7 -c pract7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pract7 -c pract7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060509420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512060509661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512060509662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branchControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branchControl-bdf_type " "Found design unit 1: branchControl-bdf_type" {  } { { "branchControl.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/branchControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528592 ""} { "Info" "ISGN_ENTITY_NAME" "1 branchControl " "Found entity 1: branchControl" {  } { { "branchControl.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/branchControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-ram_arc " "Found design unit 1: programCounter-ram_arc" {  } { { "programCounter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/programCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528593 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/programCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pract7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pract7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract7-bdf_type " "Found design unit 1: pract7-bdf_type" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/pract7.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528594 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract7 " "Found entity 1: pract7" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/pract7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-bdf_type " "Found design unit 1: extend-bdf_type" {  } { { "extend.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528594 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-flujo1 " "Found design unit 1: instruction_memory-flujo1" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528595 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-ram_arc " "Found design unit 1: data_memory-ram_arc" {  } { { "dataMemory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528595 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "dataMemory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/dataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-ram_arc " "Found design unit 1: register_file-ram_arc" {  } { { "RF.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/RF.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528596 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "RF.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/RF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compDos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compDos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compDos-bdf_type " "Found design unit 1: compDos-bdf_type" {  } { { "compDos.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/compDos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528597 ""} { "Info" "ISGN_ENTITY_NAME" "1 compDos " "Found entity 1: compDos" {  } { { "compDos.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/compDos.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-bdf_type " "Found design unit 1: shifter-bdf_type" {  } { { "shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528598 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528598 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instructionSpecification.vhd " "Can't analyze file -- file instructionSpecification.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512060528598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instDec-bdf_type " "Found design unit 1: instDec-bdf_type" {  } { { "instructionDecoder.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instructionDecoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528599 ""} { "Info" "ISGN_ENTITY_NAME" "1 instDec " "Found entity 1: instDec" {  } { { "instructionDecoder.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instructionDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroFill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroFill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroFill-bdf_type " "Found design unit 1: zeroFill-bdf_type" {  } { { "zeroFill.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/zeroFill.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528600 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroFill " "Found entity 1: zeroFill" {  } { { "zeroFill.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/zeroFill.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512060528600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pract7 " "Elaborating entity \"pract7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512060528672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchControl branchControl:b2v_inst1 " "Elaborating entity \"branchControl\" for hierarchy \"branchControl:b2v_inst1\"" {  } { { "pract7.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/pract7.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512060528675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:b2v_inst2 " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:b2v_inst2\"" {  } { { "pract7.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/pract7.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512060528676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:b2v_inst3 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:b2v_inst3\"" {  } { { "pract7.vhd" "b2v_inst3" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/pract7.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512060528678 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 instruction_memory.vhd(16) " "Verilog HDL or VHDL warning at instruction_memory.vhd(16): object \"R0\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528678 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 instruction_memory.vhd(17) " "Verilog HDL or VHDL warning at instruction_memory.vhd(17): object \"R1\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 instruction_memory.vhd(18) " "Verilog HDL or VHDL warning at instruction_memory.vhd(18): object \"R2\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3 instruction_memory.vhd(19) " "Verilog HDL or VHDL warning at instruction_memory.vhd(19): object \"R3\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 instruction_memory.vhd(20) " "Verilog HDL or VHDL warning at instruction_memory.vhd(20): object \"R4\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 instruction_memory.vhd(21) " "Verilog HDL or VHDL warning at instruction_memory.vhd(21): object \"R5\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 instruction_memory.vhd(22) " "Verilog HDL or VHDL warning at instruction_memory.vhd(22): object \"R6\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 instruction_memory.vhd(23) " "Verilog HDL or VHDL warning at instruction_memory.vhd(23): object \"R7\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVA instruction_memory.vhd(24) " "Verilog HDL or VHDL warning at instruction_memory.vhd(24): object \"MOVA\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INC instruction_memory.vhd(25) " "Verilog HDL or VHDL warning at instruction_memory.vhd(25): object \"INC\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SUB instruction_memory.vhd(27) " "Verilog HDL or VHDL warning at instruction_memory.vhd(27): object \"SUB\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEC instruction_memory.vhd(28) " "Verilog HDL or VHDL warning at instruction_memory.vhd(28): object \"DEC\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ANDD instruction_memory.vhd(29) " "Verilog HDL or VHDL warning at instruction_memory.vhd(29): object \"ANDD\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVB instruction_memory.vhd(33) " "Verilog HDL or VHDL warning at instruction_memory.vhd(33): object \"MOVB\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SHR instruction_memory.vhd(34) " "Verilog HDL or VHDL warning at instruction_memory.vhd(34): object \"SHR\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADI instruction_memory.vhd(37) " "Verilog HDL or VHDL warning at instruction_memory.vhd(37): object \"ADI\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ST instruction_memory.vhd(39) " "Verilog HDL or VHDL warning at instruction_memory.vhd(39): object \"ST\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRZ instruction_memory.vhd(40) " "Verilog HDL or VHDL warning at instruction_memory.vhd(40): object \"BRZ\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRN instruction_memory.vhd(41) " "Verilog HDL or VHDL warning at instruction_memory.vhd(41): object \"BRN\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JMP instruction_memory.vhd(42) " "Verilog HDL or VHDL warning at instruction_memory.vhd(42): object \"JMP\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/instruction_memory.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512060528679 "|pract7|instruction_memory:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instDec instDec:b2v_inst4 " "Elaborating entity \"instDec\" for hierarchy \"instDec:b2v_inst4\"" {  } { { "pract7.vhd" "b2v_inst4" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/pract7.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512060528680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroFill zeroFill:b2v_inst5 " "Elaborating entity \"zeroFill\" for hierarchy \"zeroFill:b2v_inst5\"" {  } { { "pract7.vhd" "b2v_inst5" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/pract7.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512060528681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:b2v_inst6 " "Elaborating entity \"extend\" for hierarchy \"extend:b2v_inst6\"" {  } { { "pract7.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/pract7.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512060528682 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "16 6 extend.vhd(31) " "VHDL expression error at extend.vhd(31): expression has 16 elements, but must have 6 elements" {  } { { "extend.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/extend.vhd" 31 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1512060528685 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "extend:b2v_inst6 " "Can't elaborate user hierarchy \"extend:b2v_inst6\"" {  } { { "pract7.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica07/pract7.vhd" 133 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512060528686 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "961 " "Peak virtual memory: 961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512060528817 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 10:48:48 2017 " "Processing ended: Thu Nov 30 10:48:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512060528817 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512060528817 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512060528817 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528817 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512060528968 ""}
