<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/ARMBaseInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">ARMBaseInstrInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="ARMBaseInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- ARMBaseInstrInfo.h - ARM Base Instruction Information ---*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the Base ARM implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="MCTargetDesc_2ARMBaseInfo_8h.html">MCTargetDesc/ARMBaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &lt;array&gt;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="ARMBaseInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   27</a></span><span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;ARMGenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">class </span>ARMBaseRegisterInfo;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">class </span>ARMSubtarget;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html">   35</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> : <span class="keyword">public</span> <a class="code hl_class" href="classARMGenInstrInfo.html">ARMGenInstrInfo</a> {</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>  <span class="comment">// Can be only subclassed.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <span class="keyword">explicit</span> <a class="code hl_class" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI);</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a83de3f9ab24662688a50952de742a4dd">expandLoadStackGuardBase</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>                                <span class="keywordtype">unsigned</span> LoadImmOpc, <span class="keywordtype">unsigned</span> LoadOpc) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"></span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">  /// Build the equivalent inputs of a REG_SEQUENCE for the given \p MI</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">  /// and \p DefIdx.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">  /// \p [out] InputRegs of the equivalent REG_SEQUENCE. Each element of</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">  /// the list is modeled as &lt;Reg:SubReg, SubIdx&gt;.</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">  /// E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">  /// two elements:</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">  /// - %1:sub1, sub0</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">  /// - %2&lt;:0&gt;, sub1</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">  /// with the pair \p MI, \p DefIdx. False otherwise.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">  /// \pre MI.isRegSequenceLike().</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#aba7f60edec8e7b982c598aa278f9420c">getRegSequenceLikeInputs</a>(</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;RegSubRegPairAndIdx&gt;</a> &amp;InputRegs) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"></span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">  /// Build the equivalent inputs of a EXTRACT_SUBREG for the given \p MI</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">  /// and \p DefIdx.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">  /// \p [out] InputReg of the equivalent EXTRACT_SUBREG.</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">  /// E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">  /// - %1:sub1, sub0</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">  /// with the pair \p MI, \p DefIdx. False otherwise.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">  /// \pre MI.isExtractSubregLike().</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#afc76a889f289a0e841775d80aa0338ba">getExtractSubregLikeInputs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>                                  <a class="code hl_typedef" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &amp;InputReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"></span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">  /// Build the equivalent inputs of a INSERT_SUBREG for the given \p MI</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">  /// and \p DefIdx.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">  /// \p [out] BaseReg and \p [out] InsertedReg contain</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">  /// the equivalent inputs of INSERT_SUBREG.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">  /// E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">  /// - BaseReg: %0:sub0</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">  /// - InsertedReg: %1:sub1, sub3</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">  /// with the pair \p MI, \p DefIdx. False otherwise.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">  /// \pre MI.isInsertSubregLike().</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"></span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#abc8556ad731efc2f7a407169624d812e">getInsertSubregLikeInputs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>                            <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>                            <a class="code hl_typedef" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &amp;InsertedReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"></span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">  /// Commutes the operands in the given instruction.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">  /// The commutable operands are specified by their indices OpIdx1 and OpIdx2.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">  /// Do not call this method for a non-commutable instruction or for</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">  /// non-commutable pair of operand indices OpIdx1 and OpIdx2.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">  /// Even though the instruction is commutable, the method may still</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#af76e71e7ea189719baa6f8819724fac5">commuteInstructionImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>                                       <span class="keywordtype">unsigned</span> OpIdx1,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>                                       <span class="keywordtype">unsigned</span> OpIdx2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"></span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">  /// If the specific machine instruction is a instruction that moves/copies</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">  /// value from one register to another register return true along with</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">  /// @Source machine operand and @Destination machine operand.</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#ac78a91aa8ed4a02a84534e4c3e0c5ffb">isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;Source,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;Destination) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <span class="comment">// Return whether the target has an explicit NOP encoding.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a324c804be47df2ecc6a140dc77f886bf">hasNOP</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="comment">// Return the non-pre/post incrementing version of &#39;Opc&#39;. Return 0</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="comment">// if there is not such an opcode.</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">  115</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span> = 0;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a4a56aca1de4d2a1803737110206c47eb">convertToThreeAddress</a>(<a class="code hl_class" href="classllvm_1_1ImmutableList_1_1iterator.html">MachineFunction::iterator</a> &amp;MFI,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>                                      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>                                      <a class="code hl_class" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a5df2d68f5108124f51112e732d713517">  121</a></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp;<a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a5df2d68f5108124f51112e732d713517">getRegisterInfo</a>() <span class="keyword">const</span> = 0;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#af60b6e85233b66dc672a98e641a408a9">  122</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;<a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#af60b6e85233b66dc672a98e641a408a9">getSubtarget</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Subtarget; }</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a1b4105078d9414276e67bb58a5f27306">CreateTargetHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a624af1a09f6ec191f88dfd2b26c3e54a">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="comment">// Branch analysis.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a9c27deca75181d5b0986eb74bc38a1b1">analyzeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>                     <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>                     <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a6769b286c60f2ddb73d5c01ab2951f9f">removeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#aa2351273089a9b61efc8258cc7778093">insertBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a1b0989b431ac4ebde3936d535004cb88">reverseBranchCondition</a>(<a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="comment">// Predication support.</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a82cd49093b0102e0d11c6a3e60731ea5">isPredicated</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a704420ac69ea3ab0e4dbb6f0769ee29a">  150</a></span>  <a class="code hl_enumeration" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a704420ac69ea3ab0e4dbb6f0769ee29a">getPredicate</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <span class="keywordtype">int</span> PIdx = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.findFirstPredOperandIdx();</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="keywordflow">return</span> PIdx != -1 ? (<a class="code hl_enumeration" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>)<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(PIdx).getImm()</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                      : <a class="code hl_enumvalue" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  }</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#ac6d61a8fec7e62b7b19947fe5820860d">PredicateInstruction</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                            <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#ac0158188ba4a3924c0284491250b3474">SubsumesPredicate</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred1,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                         <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a7f7d2d9c972d5b2756a04e22b194fd90">DefinesPredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                        std::vector&lt;MachineOperand&gt; &amp;Pred) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a8845a1756d587750a29c60cb382aa4e4">isPredicable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="comment">// CPSR defined in instruction</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a05e40e0592f6a3d97d6a86534e42f955">isCPSRDefined</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a7b9224464691cac5c21fb64c140c9957">isAddrMode3OpImm</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a58232ab068af02447fe7ed4d8bc04bd5">isAddrMode3OpMinusReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="comment">// Load, scaled register offset</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a7d6b50586c6d9ae77f7294920382c365">isLdstScaledReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="comment">// Load, scaled register offset, not plus LSL2</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a9eea907c314c2427934e68e16a46cf57">isLdstScaledRegNotPlusLsl2</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="comment">// Minus reg for ldstso addr mode</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#ad72bbe2381d08b2e0bb74f88fc05ae51">isLdstSoMinusReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="comment">// Scaled register offset in address mode 2</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#ad186b6631d6b9048445d2034eb58f0b7">isAm2ScaledReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="comment">// Load multiple, base reg in list</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a6f0b3068c26928cdc77a4250f73fb34a">isLDMBaseRegInList</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="comment">// get LDM variable defs size</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a47f7f8a180a8ec53b3a5512a035d174e">getLDMVariableDefsSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"></span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">  /// GetInstSize - Returns the size of the specified MachineInstr.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a6395fc391c48db81db6a83fef912ac07">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a7ead1391feda8ed6ce0a1ba30122340f">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                               <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a3ef446a11654fd9a45853aa1efd29d72">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                              <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a04416122daee6ebdebae0a2b61dc4423">isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>                                     <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#acbf7b5fa8848e1abd4a6c991cd6da64f">isStoreToStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>                                    <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a9e907f70e18fb67696cf3430f77c7149">copyToCPSR</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>                  <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> KillSrc,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#acf6de9364e750aa1c6f072cf746e26be">copyFromCPSR</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                    <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">bool</span> KillSrc,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a9ba08dcfda81cef60ae08d0e7421d893">copyPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a0ad9487a0d4aa007a5d851ca141f8ac1">storeRegToStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>                           <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a3b22fcc0d7dad53d3f9458e12b85dd09">loadRegFromStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>                            <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#abe2c3303ec55393902e579d316051289">expandPostRAPseudo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#afe08501833a78c86e99338e6fef0137c">shouldSink</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a01e7fb3f9a4a27fef3923283389756c1">reMaterialize</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>                     <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig,</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a7a4e4e4a8fa157eb9945d44717359bb1">duplicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertBefore,</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a396ce0a5b70320d155c9959a080d543f">AddDReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>                                     <span class="keywordtype">unsigned</span> SubIdx, <span class="keywordtype">unsigned</span> State,</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a5a480d1fb65446ff93ffc9f140e213ab">produceSameValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI0, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"></span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">  /// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">  /// determine if two loads are loading from the same base address. It should</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">  /// only return true if the base pointers are the same and the only</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">  /// differences between the two addresses is the offset. It also returns the</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">  /// offsets by reference.</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#ab1ec5f3b915078525275298dc021f58c">areLoadsFromSameBasePtr</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t &amp;Offset1,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                               int64_t &amp;Offset2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"></span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">  /// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">  /// determine (in conjunction with areLoadsFromSameBasePtr) if two loads</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">  /// should be scheduled togther. On some targets if two loads are loading from</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">  /// addresses in the same cache line, it&#39;s better if they are scheduled</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">  /// together. This function takes two integers that represent the load offsets</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">  /// from the common base address. It returns true if it decides it&#39;s desirable</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">  /// have already been scheduled after Load1.</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#ac624f59926b6618a1da5645cae8bc2c5">shouldScheduleLoadsNear</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>                               int64_t Offset1, int64_t Offset2,</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>                               <span class="keywordtype">unsigned</span> NumLoads) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a8309c88679a02fd91da5aa351a737e8d">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a3790c110e8f9d3ffde8dfde05bd53edb">isProfitableToIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>                           <span class="keywordtype">unsigned</span> NumCycles, <span class="keywordtype">unsigned</span> ExtraPredCycles,</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>                           <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a3790c110e8f9d3ffde8dfde05bd53edb">isProfitableToIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <span class="keywordtype">unsigned</span> NumT,</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                           <span class="keywordtype">unsigned</span> ExtraT, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                           <span class="keywordtype">unsigned</span> NumF, <span class="keywordtype">unsigned</span> ExtraF,</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>                           <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a55e712ae067b39367dd8df27c7fa5b39">  274</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a55e712ae067b39367dd8df27c7fa5b39">isProfitableToDupForIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>                                 <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    <span class="keywordflow">return</span> NumCycles == 1;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  }</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#ad537aedc883659240d215cd8613f7f9e">isProfitableToUnpredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>                                 <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"></span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">  /// compares against in CmpValue. Return true if the comparison instruction</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">  /// can be analyzed.</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a7205eae5bcb820874106e3b3e37d149c">analyzeCompare</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>                      <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;CmpMask,</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>                      <span class="keywordtype">int</span> &amp;CmpValue) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"></span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">  /// optimizeCompareInstr - Convert the instruction to set the zero flag so</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">  /// that we can remove a &quot;comparison with zero&quot;; Remove a redundant CMP</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">  /// instruction if the flags can be updated in the same way by an earlier</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">  /// instruction such as SUB.</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a61d975bae0275d3737380e196b484b74">optimizeCompareInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>                            <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> CmpMask, <span class="keywordtype">int</span> CmpValue,</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#af882e4e0e248f1f833eb8f4e00b06c62">analyzeSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>                     <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond, <span class="keywordtype">unsigned</span> &amp;TrueOp,</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>                     <span class="keywordtype">unsigned</span> &amp;FalseOp, <span class="keywordtype">bool</span> &amp;Optimizable) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a567798554f5c662fc4a85150a9058b69">optimizeSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>                               <a class="code hl_class" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl&lt;MachineInstr *&gt;</a> &amp;SeenMIs,</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>                               <span class="keywordtype">bool</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"></span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">  /// FoldImmediate - &#39;Reg&#39; is known to be defined by a move immediate</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">  /// instruction, try to fold the immediate into the use instruction.</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a1e41f859a963d4258d78795e08297f7a">FoldImmediate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>                     <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a41289ca8ad61ff8ab86bc82a0afd8e1c">getNumMicroOps</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a9e5fe767e3d27e618ad4a592d8c57a8e">getOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>                        <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a9e5fe767e3d27e618ad4a592d8c57a8e">getOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>                        <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>                        <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"></span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">  /// VFP/NEON execution domains.</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"></span>  std::pair&lt;uint16_t, uint16_t&gt;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#ad0d0b95162803bce3077da0508daa9a7">getExecutionDomain</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a5b3180edf81915b106633986034d7a01">setExecutionDomain</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Domain) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a51539193cc8ad7ae2884993bbb57ddea">getPartialRegUpdateClearance</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;, <span class="keywordtype">unsigned</span>,</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#aec0904aef5bec338f4fea047c49455aa">breakPartialRegDependency</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;, <span class="keywordtype">unsigned</span>,</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"></span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">  /// Get the number of addresses by LDM or VLDM or zero for unknown.</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a54d24a65d052560ecdc9cbd2194a5730">getNumLDMAddresses</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a31eba269056d6cd7830101118d1d9547">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#ae3b8142ae1da479687097277072cf97d">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a5cd1f16c5f15b23dfbd3f66027fc4dc1">getSerializableBitmaskMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <span class="keywordtype">unsigned</span> getInstBundleLength(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <span class="keywordtype">int</span> getVLDMDefCycle(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;DefMCID,</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>                      <span class="keywordtype">unsigned</span> DefClass,</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                      <span class="keywordtype">unsigned</span> DefIdx, <span class="keywordtype">unsigned</span> DefAlign) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="keywordtype">int</span> getLDMDefCycle(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;DefMCID,</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>                     <span class="keywordtype">unsigned</span> DefClass,</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>                     <span class="keywordtype">unsigned</span> DefIdx, <span class="keywordtype">unsigned</span> DefAlign) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <span class="keywordtype">int</span> getVSTMUseCycle(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;UseMCID,</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>                      <span class="keywordtype">unsigned</span> UseClass,</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                      <span class="keywordtype">unsigned</span> UseIdx, <span class="keywordtype">unsigned</span> UseAlign) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <span class="keywordtype">int</span> getSTMUseCycle(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;UseMCID,</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>                     <span class="keywordtype">unsigned</span> UseClass,</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>                     <span class="keywordtype">unsigned</span> UseIdx, <span class="keywordtype">unsigned</span> UseAlign) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a9e5fe767e3d27e618ad4a592d8c57a8e">getOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;DefMCID,</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>                        <span class="keywordtype">unsigned</span> DefIdx, <span class="keywordtype">unsigned</span> DefAlign,</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;UseMCID,</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>                        <span class="keywordtype">unsigned</span> UseIdx, <span class="keywordtype">unsigned</span> UseAlign) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <span class="keywordtype">int</span> getOperandLatencyImpl(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;DefMCID, <span class="keywordtype">unsigned</span> DefAdj,</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;DefMO, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <span class="keywordtype">unsigned</span> UseIdx,</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;UseMCID, <span class="keywordtype">unsigned</span> UseAdj) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  <span class="keywordtype">unsigned</span> getPredicationCost(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  <span class="keywordtype">unsigned</span> getInstrLatency(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>                           <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  <span class="keywordtype">int</span> getInstrLatency(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>                      <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_class" href="classNode.html">Node</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <span class="keywordtype">bool</span> hasHighOperandLatency(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>                             <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <span class="keywordtype">bool</span> hasLowDefLatency(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>                        <span class="keywordtype">unsigned</span> DefIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"></span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">  /// verifyInstruction - Perform target specific instruction verification.</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"></span>  <span class="keywordtype">bool</span> verifyInstruction(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>                         <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> expandLoadStackGuard(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span> = 0;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="keywordtype">void</span> expandMEMCPY(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"></span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">  /// Identify instructions that can be folded into a MOVCC instruction, and</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">  /// return the defining instruction.</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *canFoldIntoMOVCC(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">  /// Modeling special VFP / NEON fp MLA / MLS hazards.</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"></span><span class="comment"></span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">  /// MLxEntryMap - Map fp MLA / MLS to the corresponding entry in the internal</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">  /// MLx table.</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> MLxEntryMap;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"></span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">  /// MLxHazardOpcodes - Set of add / sub and multiply opcodes that would cause</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">  /// stalls when scheduled together with fp MLA / MLS opcodes.</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 16&gt;</a> MLxHazardOpcodes;</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">  /// isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">  /// instruction.</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#adea3c2409dae7b27a172ba7a8b6d17b5">  420</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#adea3c2409dae7b27a172ba7a8b6d17b5">isFpMLxInstruction</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    <span class="keywordflow">return</span> MLxEntryMap.<a class="code hl_function" href="classllvm_1_1DenseMapBase.html#a53408c95a7bfb5443b43fb2134c3eb23">count</a>(Opcode);</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  }</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"></span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">  /// isFpMLxInstruction - This version also returns the multiply opcode and the</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">  /// addition / subtraction opcode to expand to. Return true for &#39;HasLane&#39; for</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">  /// the MLX instructions with an extra lane operand.</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#adea3c2409dae7b27a172ba7a8b6d17b5">isFpMLxInstruction</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> &amp;MulOpc,</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>                          <span class="keywordtype">unsigned</span> &amp;AddSubOpc, <span class="keywordtype">bool</span> &amp;NegAcc,</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>                          <span class="keywordtype">bool</span> &amp;HasLane) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"></span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">  /// canCauseFpMLxStall - Return true if an instruction of the specified opcode</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">  /// will cause stalls when scheduled after (within 4-cycle window) a fp</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">  /// MLA / MLS instruction.</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a3191456b85282bb1bb504bcc48856d1f">  434</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a3191456b85282bb1bb504bcc48856d1f">canCauseFpMLxStall</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    <span class="keywordflow">return</span> MLxHazardOpcodes.<a class="code hl_function" href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">count</a>(Opcode);</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  }</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"></span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">  /// Returns true if the instruction has a shift by immediate that can be</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">  /// executed in one cycle less.</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#adf279a75270e2561fb5ce6d4128ad4f4">isSwiftFastImmShift</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"></span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">  /// Returns predicate register associated with the given frame instruction.</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a8a3ea3c557d071ba55dbd5fbd1fcc8be">  443</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseInstrInfo.html#a8a3ea3c557d071ba55dbd5fbd1fcc8be">getFramePred</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isFrameInstr(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>));</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    <span class="comment">// Operands of ADJCALLSTACKDOWN/ADJCALLSTACKUP:</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <span class="comment">// - argument declared in the pattern:</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    <span class="comment">// 0 - frame size</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <span class="comment">// 1 - arg of CALLSEQ_START/CALLSEQ_END</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <span class="comment">// 2 - predicate code (like ARMCC::AL)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <span class="comment">// - added by predOps:</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    <span class="comment">// 3 - predicate reg</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  }</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>};</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"></span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">/// Get the operands corresponding to the given \p Pred value. By default, the</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/// predicate register is assumed to be 0 (no register), but you can pass in a</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">/// \p PredReg if that is not the case.</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4ad97514ca5a771f28d31ee16af616f8">  459</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> std::array&lt;MachineOperand, 2&gt; <a class="code hl_function" href="namespacellvm.html#a4ad97514ca5a771f28d31ee16af616f8">predOps</a>(<a class="code hl_enumeration" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred,</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>                                                    <span class="keywordtype">unsigned</span> PredReg = 0) {</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <span class="keywordflow">return</span> {{<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(<span class="keyword">static_cast&lt;</span>int64_t<span class="keyword">&gt;</span>(Pred)),</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>           <a class="code hl_function" href="classllvm_1_1MachineOperand.html#a2f9eb80fcb6bb6b765539193fb51d651">MachineOperand::CreateReg</a>(PredReg, <span class="keyword">false</span>)}};</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>}</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"></span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">/// Get the operand corresponding to the conditional code result. By default,</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">/// this is 0 (no register).</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">  467</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code hl_function" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>(<span class="keywordtype">unsigned</span> CCReg = 0) {</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineOperand.html#a2f9eb80fcb6bb6b765539193fb51d651">MachineOperand::CreateReg</a>(CCReg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>}</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"></span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">/// Get the operand corresponding to the conditional code result for Thumb1.</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">/// This operand will always refer to CPSR and it will have the Define flag set.</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">/// You can optionally set the Dead flag by means of \p isDead.</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="namespacellvm.html#ac185ac23ce865ff964fd0999a1bc346d">  474</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code hl_function" href="namespacellvm.html#ac185ac23ce865ff964fd0999a1bc346d">t1CondCodeOp</a>(<span class="keywordtype">bool</span> isDead = <span class="keyword">false</span>) {</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineOperand.html#a2f9eb80fcb6bb6b765539193fb51d651">MachineOperand::CreateReg</a>(ARM::CPSR,</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>                                   <span class="comment">/*Define*/</span> <span class="keyword">true</span>, <span class="comment">/*Implicit*/</span> <span class="keyword">false</span>,</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>                                   <span class="comment">/*Kill*/</span> <span class="keyword">false</span>, isDead);</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>}</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="keyword">static</span> <span class="keyword">inline</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">  481</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="keywordflow">return</span> Opc == ARM::B || Opc == ARM::tB || Opc == ARM::t2B;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>}</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="namespacellvm.html#a32fb714dc42507917fed431c24b79020">  485</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a32fb714dc42507917fed431c24b79020">isVPTOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  <span class="keywordflow">return</span> Opc == ARM::MVE_VPTv16i8 || Opc == ARM::MVE_VPTv16u8 ||</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>         Opc == ARM::MVE_VPTv16s8 || Opc == ARM::MVE_VPTv8i16 ||</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>         Opc == ARM::MVE_VPTv8u16 || Opc == ARM::MVE_VPTv8s16 ||</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>         Opc == ARM::MVE_VPTv4i32 || Opc == ARM::MVE_VPTv4u32 ||</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>         Opc == ARM::MVE_VPTv4s32 || Opc == ARM::MVE_VPTv4f32 ||</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>         Opc == ARM::MVE_VPTv8f16 || Opc == ARM::MVE_VPTv16i8r ||</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>         Opc == ARM::MVE_VPTv16u8r || Opc == ARM::MVE_VPTv16s8r ||</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>         Opc == ARM::MVE_VPTv8i16r || Opc == ARM::MVE_VPTv8u16r ||</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>         Opc == ARM::MVE_VPTv8s16r || Opc == ARM::MVE_VPTv4i32r ||</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>         Opc == ARM::MVE_VPTv4u32r || Opc == ARM::MVE_VPTv4s32r ||</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>         Opc == ARM::MVE_VPTv4f32r || Opc == ARM::MVE_VPTv8f16r ||</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>         Opc == ARM::MVE_VPST;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>}</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="keyword">static</span> <span class="keyword">inline</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">  501</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  <span class="keywordflow">return</span> Opc == ARM::Bcc || Opc == ARM::tBcc || Opc == ARM::t2Bcc;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>}</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="namespacellvm.html#a6b37f55b5ab197bb725692f21204c9bc">  505</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a6b37f55b5ab197bb725692f21204c9bc">isJumpTableBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <span class="keywordflow">return</span> Opc == ARM::BR_JTr || Opc == ARM::BR_JTm_i12 ||</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>         Opc == ARM::BR_JTm_rs || Opc == ARM::BR_JTadd || Opc == ARM::tBR_JTr ||</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>         Opc == ARM::t2BR_JT;</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>}</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="keyword">static</span> <span class="keyword">inline</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">  512</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <span class="keywordflow">return</span> Opc == ARM::BX || Opc == ARM::MOVPCRX || Opc == ARM::tBRIND;</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>}</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="namespacellvm.html#a84c8853f87c6f19f9e75130f6b05d763">  516</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a84c8853f87c6f19f9e75130f6b05d763">isPopOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="keywordflow">return</span> Opc == ARM::tPOP_RET || Opc == ARM::LDMIA_RET ||</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>         Opc == ARM::t2LDMIA_RET || Opc == ARM::tPOP || Opc == ARM::LDMIA_UPD ||</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>         Opc == ARM::t2LDMIA_UPD || Opc == ARM::VLDMDIA_UPD;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>}</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="namespacellvm.html#a139d94c9f05d52dab00ed111ce058523">  522</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a139d94c9f05d52dab00ed111ce058523">isPushOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="keywordflow">return</span> Opc == ARM::tPUSH || Opc == ARM::t2STMDB_UPD ||</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>         Opc == ARM::STMDB_UPD || Opc == ARM::VSTMDDB_UPD;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>}</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"></span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">/// isValidCoprocessorNumber - decide whether an explicit coprocessor</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">/// number is legal in generic instructions like CDP. The answer can</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/// vary with the subtarget.</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="namespacellvm.html#a93c284935cf56d611bbd9c16a2bffbb9">  530</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a93c284935cf56d611bbd9c16a2bffbb9">isValidCoprocessorNumber</a>(<span class="keywordtype">unsigned</span> Num,</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a>&amp; featureBits) {</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <span class="comment">// Armv8-A disallows everything *other* than 111x (CP14 and CP15).</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <span class="keywordflow">if</span> (featureBits[ARM::HasV8Ops] &amp;&amp; (Num &amp; 0xE) != 0xE)</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <span class="comment">// Armv7 disallows 101x (CP10 and CP11), which clash with VFP/NEON.</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  <span class="keywordflow">if</span> (featureBits[ARM::HasV7Ops] &amp;&amp; (Num &amp; 0xE) == 0xA)</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <span class="comment">// Armv8.1-M also disallows 100x (CP8,CP9) and 111x (CP14,CP15)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <span class="comment">// which clash with MVE.</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <span class="keywordflow">if</span> (featureBits[ARM::HasV8_1MMainlineOps] &amp;&amp;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>      ((Num &amp; 0xE) == 0x8 || (Num &amp; 0xE) == 0xE))</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>}</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"></span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">/// getInstrPredicate - If instruction is predicated, returns its predicate</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">/// condition, otherwise returns AL. It also returns the condition code</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">/// register by reference.</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"></span><a class="code hl_enumeration" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> <a class="code hl_function" href="namespacellvm.html#a50c843da9e4176e8fc4cd669e8b496dc">getInstrPredicate</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;PredReg);</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm.html#ab3f9bea613d044657b6538b7c8105bb1">getMatchingCondBranchOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"></span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">/// Map pseudo instructions that imply an &#39;S&#39; bit onto real opcodes. Whether</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">/// the instruction is encoded with an &#39;S&#39; bit is determined by the optional</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">/// CPSR def operand.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm.html#af38d3efc162ab4c4fc14f9220c142b91">convertAddSubFlagsOpcode</a>(<span class="keywordtype">unsigned</span> OldOpc);</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"></span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/// emitARMRegPlusImmediate / emitT2RegPlusImmediate - Emits a series of</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/// instructions to materializea destreg = basereg + immediate in ARM / Thumb2</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">/// code.</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#a7a773fc6638b01ad5de06ed564abcde4">emitARMRegPlusImmediate</a>(MachineBasicBlock &amp;MBB,</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>                             <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;MBBI,</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>                             <span class="keyword">const</span> DebugLoc &amp;dl, <span class="keywordtype">unsigned</span> DestReg,</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>                             <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> NumBytes,</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>                             <a class="code hl_enumeration" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg,</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>                             <span class="keyword">const</span> ARMBaseInstrInfo &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <span class="keywordtype">unsigned</span> MIFlags = 0);</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#ab11b48c88bcdaeec5e09e88357665247">emitT2RegPlusImmediate</a>(MachineBasicBlock &amp;MBB,</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>                            <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;MBBI,</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>                            <span class="keyword">const</span> DebugLoc &amp;dl, <span class="keywordtype">unsigned</span> DestReg,</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>                            <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> NumBytes,</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>                            <a class="code hl_enumeration" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg,</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>                            <span class="keyword">const</span> ARMBaseInstrInfo &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <span class="keywordtype">unsigned</span> MIFlags = 0);</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#a2f579047ef7bc054db950296ab1850dc">emitThumbRegPlusImmediate</a>(MachineBasicBlock &amp;MBB,</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>                               <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;MBBI,</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>                               <span class="keyword">const</span> DebugLoc &amp;dl, <span class="keywordtype">unsigned</span> DestReg,</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>                               <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> NumBytes,</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>                               <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>                               <span class="keyword">const</span> ARMBaseRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>                               <span class="keywordtype">unsigned</span> MIFlags = 0);</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"></span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">/// Tries to add registers to the reglist of a given base-updating</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">/// push/pop instruction to adjust the stack by an additional</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">/// NumBytes. This can save a few bytes per function in code-size, but</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">/// obviously generates more memory traffic. As such, it only takes</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">/// effect in functions being optimised for size.</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a66436eae766ca32356bb075ec31ac449">tryFoldSPUpdateIntoPushPop</a>(<span class="keyword">const</span> ARMSubtarget &amp;Subtarget,</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>                                MachineFunction &amp;MF, MachineInstr *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>                                <span class="keywordtype">unsigned</span> NumBytes);</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"></span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">/// rewriteARMFrameIndex / rewriteT2FrameIndex -</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">/// Rewrite MI to access &#39;Offset&#39; bytes from the FP. Return false if the</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">/// offset could not be handled directly in MI, and return the left-over</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">/// portion by reference.</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">rewriteARMFrameIndex</a>(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> FrameRegIdx,</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>                          <span class="keywordtype">unsigned</span> FrameReg, <span class="keywordtype">int</span> &amp;Offset,</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>                          <span class="keyword">const</span> ARMBaseInstrInfo &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#aa7e3ca219769642a9d531a7102a5725a">rewriteT2FrameIndex</a>(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> FrameRegIdx,</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>                         <span class="keywordtype">unsigned</span> FrameReg, <span class="keywordtype">int</span> &amp;Offset,</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>                         <span class="keyword">const</span> ARMBaseInstrInfo &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"></span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">/// Return true if Reg is defd between From and To</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a3e2a565237b7880c7a6834517a5287b0">registerDefinedBetween</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>,</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>                            <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> To,</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>                            <span class="keyword">const</span> TargetRegisterInfo *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"></span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">/// Search backwards from a tBcc to find a tCMPi8 against 0, meaning</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">/// we can convert them to a tCBZ or tCBNZ. Return nullptr if not found.</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"></span>MachineInstr *<a class="code hl_function" href="namespacellvm.html#a079add9cf3b7069c79b91a3d8c7c28a3">findCMPToFoldIntoCBZ</a>(MachineInstr *Br,</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>                                   <span class="keyword">const</span> TargetRegisterInfo *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#ae7bc392573220746bf1ef1f95fa98b46">addUnpredicatedMveVpredNOp</a>(MachineInstrBuilder &amp;MIB);</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#a70d46437057045954d6bcdd452f65a88">addUnpredicatedMveVpredROp</a>(MachineInstrBuilder &amp;MIB, <span class="keywordtype">unsigned</span> DestReg);</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#a1aa408e30d1bdfe5eccc8979992ffefd">addPredicatedMveVpredNOp</a>(MachineInstrBuilder &amp;MIB, <span class="keywordtype">unsigned</span> Cond);</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#a9319edf6358dba177eeb1356563ae053">addPredicatedMveVpredROp</a>(MachineInstrBuilder &amp;MIB, <span class="keywordtype">unsigned</span> Cond,</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>                              <span class="keywordtype">unsigned</span> Inactive);</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="aBlockVerifier_8cpp_html_ae45c7d73c0ff5d177b59153ffae77f84"><div class="ttname"><a href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a></div><div class="ttdeci">BlockVerifier::State From</div><div class="ttdef"><b>Definition:</b> <a href="BlockVerifier_8cpp_source.html#l00055">BlockVerifier.cpp:55</a></div></div>
<div class="ttc" id="aDenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMCTargetDesc_2ARMBaseInfo_8h_html"><div class="ttname"><a href="MCTargetDesc_2ARMBaseInfo_8h.html">ARMBaseInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00977">MachineSink.cpp:977</a></div></div>
<div class="ttc" id="aPeepholeOptimizer_8cpp_html_ad153312ce0e21a9c411b560bd535b1b7"><div class="ttname"><a href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPairAndIdx RegSubRegPairAndIdx</div><div class="ttdef"><b>Definition:</b> <a href="PeepholeOptimizer_8cpp_source.html#l00101">PeepholeOptimizer.cpp:101</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassARMGenInstrInfo_html"><div class="ttname"><a href="classARMGenInstrInfo.html">ARMGenInstrInfo</a></div></div>
<div class="ttc" id="aclassNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00106">ItaniumDemangle.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00035">ARMBaseInstrInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a01e7fb3f9a4a27fef3923283389756c1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a01e7fb3f9a4a27fef3923283389756c1">llvm::ARMBaseInstrInfo::reMaterialize</a></div><div class="ttdeci">void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, unsigned SubIdx, const MachineInstr &amp;Orig, const TargetRegisterInfo &amp;TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01688">ARMBaseInstrInfo.cpp:1688</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a04416122daee6ebdebae0a2b61dc4423"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a04416122daee6ebdebae0a2b61dc4423">llvm::ARMBaseInstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">unsigned isLoadFromStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01494">ARMBaseInstrInfo.cpp:1494</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a05e40e0592f6a3d97d6a86534e42f955"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a05e40e0592f6a3d97d6a86534e42f955">llvm::ARMBaseInstrInfo::isCPSRDefined</a></div><div class="ttdeci">static bool isCPSRDefined(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00560">ARMBaseInstrInfo.cpp:560</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a0ad9487a0d4aa007a5d851ca141f8ac1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a0ad9487a0d4aa007a5d851ca141f8ac1">llvm::ARMBaseInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01027">ARMBaseInstrInfo.cpp:1028</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a1b0989b431ac4ebde3936d535004cb88"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a1b0989b431ac4ebde3936d535004cb88">llvm::ARMBaseInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00475">ARMBaseInstrInfo.cpp:476</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a1b4105078d9414276e67bb58a5f27306"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a1b4105078d9414276e67bb58a5f27306">llvm::ARMBaseInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00123">ARMBaseInstrInfo.cpp:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a1e41f859a963d4258d78795e08297f7a"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a1e41f859a963d4258d78795e08297f7a">llvm::ARMBaseInstrInfo::FoldImmediate</a></div><div class="ttdeci">bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, unsigned Reg, MachineRegisterInfo *MRI) const override</div><div class="ttdoc">FoldImmediate - 'Reg' is known to be defined by a move immediate instruction, try to fold the immedia...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03160">ARMBaseInstrInfo.cpp:3160</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a3191456b85282bb1bb504bcc48856d1f"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a3191456b85282bb1bb504bcc48856d1f">llvm::ARMBaseInstrInfo::canCauseFpMLxStall</a></div><div class="ttdeci">bool canCauseFpMLxStall(unsigned Opcode) const</div><div class="ttdoc">canCauseFpMLxStall - Return true if an instruction of the specified opcode will cause stalls when sch...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00434">ARMBaseInstrInfo.h:434</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a31eba269056d6cd7830101118d1d9547"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a31eba269056d6cd7830101118d1d9547">llvm::ARMBaseInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05284">ARMBaseInstrInfo.cpp:5284</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a324c804be47df2ecc6a140dc77f886bf"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a324c804be47df2ecc6a140dc77f886bf">llvm::ARMBaseInstrInfo::hasNOP</a></div><div class="ttdeci">bool hasNOP() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05190">ARMBaseInstrInfo.cpp:5190</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a3790c110e8f9d3ffde8dfde05bd53edb"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a3790c110e8f9d3ffde8dfde05bd53edb">llvm::ARMBaseInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01989">ARMBaseInstrInfo.cpp:1990</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a396ce0a5b70320d155c9959a080d543f"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a396ce0a5b70320d155c9959a080d543f">llvm::ARMBaseInstrInfo::AddDReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; AddDReg(MachineInstrBuilder &amp;MIB, unsigned Reg, unsigned SubIdx, unsigned State, const TargetRegisterInfo *TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01016">ARMBaseInstrInfo.cpp:1016</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a3b22fcc0d7dad53d3f9458e12b85dd09"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a3b22fcc0d7dad53d3f9458e12b85dd09">llvm::ARMBaseInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01266">ARMBaseInstrInfo.cpp:1267</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a3ef446a11654fd9a45853aa1efd29d72"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a3ef446a11654fd9a45853aa1efd29d72">llvm::ARMBaseInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01203">ARMBaseInstrInfo.cpp:1203</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a41289ca8ad61ff8ab86bc82a0afd8e1c"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a41289ca8ad61ff8ab86bc82a0afd8e1c">llvm::ARMBaseInstrInfo::getNumMicroOps</a></div><div class="ttdeci">unsigned getNumMicroOps(const InstrItineraryData *ItinData, const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03593">ARMBaseInstrInfo.cpp:3593</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a4600f410854a2540949d8bfb93c9c348"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">llvm::ARMBaseInstrInfo::getUnindexedOpcode</a></div><div class="ttdeci">virtual unsigned getUnindexedOpcode(unsigned Opc) const =0</div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a47f7f8a180a8ec53b3a5512a035d174e"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a47f7f8a180a8ec53b3a5512a035d174e">llvm::ARMBaseInstrInfo::getLDMVariableDefsSize</a></div><div class="ttdeci">unsigned getLDMVariableDefsSize(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03757">ARMBaseInstrInfo.cpp:3757</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a4a56aca1de4d2a1803737110206c47eb"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a4a56aca1de4d2a1803737110206c47eb">llvm::ARMBaseInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineInstr &amp;MI, LiveVariables *LV) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00141">ARMBaseInstrInfo.cpp:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a51539193cc8ad7ae2884993bbb57ddea"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a51539193cc8ad7ae2884993bbb57ddea">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance</a></div><div class="ttdeci">unsigned getPartialRegUpdateClearance(const MachineInstr &amp;, unsigned, const TargetRegisterInfo *) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05095">ARMBaseInstrInfo.cpp:5095</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a54d24a65d052560ecdc9cbd2194a5730"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a54d24a65d052560ecdc9cbd2194a5730">llvm::ARMBaseInstrInfo::getNumLDMAddresses</a></div><div class="ttdeci">unsigned getNumLDMAddresses(const MachineInstr &amp;MI) const</div><div class="ttdoc">Get the number of addresses by LDM or VLDM or zero for unknown.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03539">ARMBaseInstrInfo.cpp:3539</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a55e712ae067b39367dd8df27c7fa5b39"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a55e712ae067b39367dd8df27c7fa5b39">llvm::ARMBaseInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00274">ARMBaseInstrInfo.h:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a567798554f5c662fc4a85150a9058b69"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a567798554f5c662fc4a85150a9058b69">llvm::ARMBaseInstrInfo::optimizeSelect</a></div><div class="ttdeci">MachineInstr * optimizeSelect(MachineInstr &amp;MI, SmallPtrSetImpl&lt; MachineInstr * &gt; &amp;SeenMIs, bool) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02199">ARMBaseInstrInfo.cpp:2199</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a58232ab068af02447fe7ed4d8bc04bd5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a58232ab068af02447fe7ed4d8bc04bd5">llvm::ARMBaseInstrInfo::isAddrMode3OpMinusReg</a></div><div class="ttdeci">bool isAddrMode3OpMinusReg(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00575">ARMBaseInstrInfo.cpp:575</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a5a480d1fb65446ff93ffc9f140e213ab"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a5a480d1fb65446ff93ffc9f140e213ab">llvm::ARMBaseInstrInfo::produceSameValue</a></div><div class="ttdeci">bool produceSameValue(const MachineInstr &amp;MI0, const MachineInstr &amp;MI1, const MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01740">ARMBaseInstrInfo.cpp:1740</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a5b3180edf81915b106633986034d7a01"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a5b3180edf81915b106633986034d7a01">llvm::ARMBaseInstrInfo::setExecutionDomain</a></div><div class="ttdeci">void setExecutionDomain(MachineInstr &amp;MI, unsigned Domain) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04887">ARMBaseInstrInfo.cpp:4887</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a5cd1f16c5f15b23dfbd3f66027fc4dc1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a5cd1f16c5f15b23dfbd3f66027fc4dc1">llvm::ARMBaseInstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05299">ARMBaseInstrInfo.cpp:5299</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a5df2d68f5108124f51112e732d713517"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a5df2d68f5108124f51112e732d713517">llvm::ARMBaseInstrInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const ARMBaseRegisterInfo &amp; getRegisterInfo() const =0</div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a61d975bae0275d3737380e196b484b74"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a61d975bae0275d3737380e196b484b74">llvm::ARMBaseInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdoc">optimizeCompareInstr - Convert the instruction to set the zero flag so that we can remove a &quot;comparis...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02866">ARMBaseInstrInfo.cpp:2866</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a624af1a09f6ec191f88dfd2b26c3e54a"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a624af1a09f6ec191f88dfd2b26c3e54a">llvm::ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, const ScheduleDAG *DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00133">ARMBaseInstrInfo.cpp:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a6395fc391c48db81db6a83fef912ac07"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a6395fc391c48db81db6a83fef912ac07">llvm::ARMBaseInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GetInstSize - Returns the size of the specified MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00700">ARMBaseInstrInfo.cpp:700</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a6769b286c60f2ddb73d5c01ab2951f9f"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a6769b286c60f2ddb73d5c01ab2951f9f">llvm::ARMBaseInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00401">ARMBaseInstrInfo.cpp:401</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a6f0b3068c26928cdc77a4250f73fb34a"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a6f0b3068c26928cdc77a4250f73fb34a">llvm::ARMBaseInstrInfo::isLDMBaseRegInList</a></div><div class="ttdeci">bool isLDMBaseRegInList(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03747">ARMBaseInstrInfo.cpp:3747</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a704420ac69ea3ab0e4dbb6f0769ee29a"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a704420ac69ea3ab0e4dbb6f0769ee29a">llvm::ARMBaseInstrInfo::getPredicate</a></div><div class="ttdeci">ARMCC::CondCodes getPredicate(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00150">ARMBaseInstrInfo.h:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a7205eae5bcb820874106e3b3e37d149c"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7205eae5bcb820874106e3b3e37d149c">llvm::ARMBaseInstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</div><div class="ttdoc">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if h...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02640">ARMBaseInstrInfo.cpp:2640</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a7a4e4e4a8fa157eb9945d44717359bb1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7a4e4e4a8fa157eb9945d44717359bb1">llvm::ARMBaseInstrInfo::duplicate</a></div><div class="ttdeci">MachineInstr &amp; duplicate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsertBefore, const MachineInstr &amp;Orig) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01716">ARMBaseInstrInfo.cpp:1716</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a7b9224464691cac5c21fb64c140c9957"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7b9224464691cac5c21fb64c140c9957">llvm::ARMBaseInstrInfo::isAddrMode3OpImm</a></div><div class="ttdeci">bool isAddrMode3OpImm(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00567">ARMBaseInstrInfo.cpp:567</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a7d6b50586c6d9ae77f7294920382c365"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7d6b50586c6d9ae77f7294920382c365">llvm::ARMBaseInstrInfo::isLdstScaledReg</a></div><div class="ttdeci">bool isLdstScaledReg(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00587">ARMBaseInstrInfo.cpp:587</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a7ead1391feda8ed6ce0a1ba30122340f"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7ead1391feda8ed6ce0a1ba30122340f">llvm::ARMBaseInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01438">ARMBaseInstrInfo.cpp:1438</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a7f7d2d9c972d5b2756a04e22b194fd90"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7f7d2d9c972d5b2756a04e22b194fd90">llvm::ARMBaseInstrInfo::DefinesPredicate</a></div><div class="ttdeci">bool DefinesPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00545">ARMBaseInstrInfo.cpp:545</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a82cd49093b0102e0d11c6a3e60731ea5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a82cd49093b0102e0d11c6a3e60731ea5">llvm::ARMBaseInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00482">ARMBaseInstrInfo.cpp:482</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a8309c88679a02fd91da5aa351a737e8d"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a8309c88679a02fd91da5aa351a737e8d">llvm::ARMBaseInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01946">ARMBaseInstrInfo.cpp:1946</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a83de3f9ab24662688a50952de742a4dd"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a83de3f9ab24662688a50952de742a4dd">llvm::ARMBaseInstrInfo::expandLoadStackGuardBase</a></div><div class="ttdeci">void expandLoadStackGuardBase(MachineBasicBlock::iterator MI, unsigned LoadImmOpc, unsigned LoadOpc) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04726">ARMBaseInstrInfo.cpp:4726</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a8845a1756d587750a29c60cb382aa4e4"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a8845a1756d587750a29c60cb382aa4e4">llvm::ARMBaseInstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(const MachineInstr &amp;MI) const override</div><div class="ttdoc">isPredicable - Return true if the specified instruction can be predicated.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00654">ARMBaseInstrInfo.cpp:654</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a8a3ea3c557d071ba55dbd5fbd1fcc8be"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a8a3ea3c557d071ba55dbd5fbd1fcc8be">llvm::ARMBaseInstrInfo::getFramePred</a></div><div class="ttdeci">unsigned getFramePred(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns predicate register associated with the given frame instruction.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00443">ARMBaseInstrInfo.h:443</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a9ba08dcfda81cef60ae08d0e7421d893"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a9ba08dcfda81cef60ae08d0e7421d893">llvm::ARMBaseInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00830">ARMBaseInstrInfo.cpp:830</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a9c27deca75181d5b0986eb74bc38a1b1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a9c27deca75181d5b0986eb74bc38a1b1">llvm::ARMBaseInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00311">ARMBaseInstrInfo.cpp:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a9e5fe767e3d27e618ad4a592d8c57a8e"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a9e5fe767e3d27e618ad4a592d8c57a8e">llvm::ARMBaseInstrInfo::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04212">ARMBaseInstrInfo.cpp:4212</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a9e907f70e18fb67696cf3430f77c7149"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a9e907f70e18fb67696cf3430f77c7149">llvm::ARMBaseInstrInfo::copyToCPSR</a></div><div class="ttdeci">void copyToCPSR(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned SrcReg, bool KillSrc, const ARMSubtarget &amp;Subtarget) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00788">ARMBaseInstrInfo.cpp:788</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_a9eea907c314c2427934e68e16a46cf57"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a9eea907c314c2427934e68e16a46cf57">llvm::ARMBaseInstrInfo::isLdstScaledRegNotPlusLsl2</a></div><div class="ttdeci">bool isLdstScaledRegNotPlusLsl2(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00595">ARMBaseInstrInfo.cpp:595</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_aa2351273089a9b61efc8258cc7778093"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aa2351273089a9b61efc8258cc7778093">llvm::ARMBaseInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00428">ARMBaseInstrInfo.cpp:428</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_ab1ec5f3b915078525275298dc021f58c"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ab1ec5f3b915078525275298dc021f58c">llvm::ARMBaseInstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const override</div><div class="ttdoc">areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are lo...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01835">ARMBaseInstrInfo.cpp:1835</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_aba7f60edec8e7b982c598aa278f9420c"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aba7f60edec8e7b982c598aa278f9420c">llvm::ARMBaseInstrInfo::getRegSequenceLikeInputs</a></div><div class="ttdeci">bool getRegSequenceLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const override</div><div class="ttdoc">Build the equivalent inputs of a REG_SEQUENCE for the given MI and DefIdx.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05208">ARMBaseInstrInfo.cpp:5208</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_abc8556ad731efc2f7a407169624d812e"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#abc8556ad731efc2f7a407169624d812e">llvm::ARMBaseInstrInfo::getInsertSubregLikeInputs</a></div><div class="ttdeci">bool getInsertSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const override</div><div class="ttdoc">Build the equivalent inputs of a INSERT_SUBREG for the given MI and DefIdx.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05258">ARMBaseInstrInfo.cpp:5258</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_abe2c3303ec55393902e579d316051289"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#abe2c3303ec55393902e579d316051289">llvm::ARMBaseInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01563">ARMBaseInstrInfo.cpp:1563</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_ac0158188ba4a3924c0284491250b3474"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ac0158188ba4a3924c0284491250b3474">llvm::ARMBaseInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00519">ARMBaseInstrInfo.cpp:519</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_ac624f59926b6618a1da5645cae8bc2c5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ac624f59926b6618a1da5645cae8bc2c5">llvm::ARMBaseInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override</div><div class="ttdoc">shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction w...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01916">ARMBaseInstrInfo.cpp:1916</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_ac6d61a8fec7e62b7b19947fe5820860d"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ac6d61a8fec7e62b7b19947fe5820860d">llvm::ARMBaseInstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00498">ARMBaseInstrInfo.cpp:498</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_ac78a91aa8ed4a02a84534e4c3e0c5ffb"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ac78a91aa8ed4a02a84534e4c3e0c5ffb">llvm::ARMBaseInstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">bool isCopyInstrImpl(const MachineInstr &amp;MI, const MachineOperand *&amp;Source, const MachineOperand *&amp;Destination) const override</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00996">ARMBaseInstrInfo.cpp:996</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_acbf7b5fa8848e1abd4a6c991cd6da64f"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#acbf7b5fa8848e1abd4a6c991cd6da64f">llvm::ARMBaseInstrInfo::isStoreToStackSlotPostFE</a></div><div class="ttdeci">unsigned isStoreToStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01253">ARMBaseInstrInfo.cpp:1253</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_acf6de9364e750aa1c6f072cf746e26be"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#acf6de9364e750aa1c6f072cf746e26be">llvm::ARMBaseInstrInfo::copyFromCPSR</a></div><div class="ttdeci">void copyFromCPSR(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned DestReg, bool KillSrc, const ARMSubtarget &amp;Subtarget) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00768">ARMBaseInstrInfo.cpp:768</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_ad0d0b95162803bce3077da0508daa9a7"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ad0d0b95162803bce3077da0508daa9a7">llvm::ARMBaseInstrInfo::getExecutionDomain</a></div><div class="ttdeci">std::pair&lt; uint16_t, uint16_t &gt; getExecutionDomain(const MachineInstr &amp;MI) const override</div><div class="ttdoc">VFP/NEON execution domains.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04797">ARMBaseInstrInfo.cpp:4797</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_ad186b6631d6b9048445d2034eb58f0b7"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ad186b6631d6b9048445d2034eb58f0b7">llvm::ARMBaseInstrInfo::isAm2ScaledReg</a></div><div class="ttdeci">bool isAm2ScaledReg(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00616">ARMBaseInstrInfo.cpp:616</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_ad537aedc883659240d215cd8613f7f9e"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ad537aedc883659240d215cd8613f7f9e">llvm::ARMBaseInstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02080">ARMBaseInstrInfo.cpp:2080</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_ad72bbe2381d08b2e0bb74f88fc05ae51"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ad72bbe2381d08b2e0bb74f88fc05ae51">llvm::ARMBaseInstrInfo::isLdstSoMinusReg</a></div><div class="ttdeci">bool isLdstSoMinusReg(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00609">ARMBaseInstrInfo.cpp:609</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_adea3c2409dae7b27a172ba7a8b6d17b5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#adea3c2409dae7b27a172ba7a8b6d17b5">llvm::ARMBaseInstrInfo::isFpMLxInstruction</a></div><div class="ttdeci">bool isFpMLxInstruction(unsigned Opcode) const</div><div class="ttdoc">isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS instruction.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00420">ARMBaseInstrInfo.h:420</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_adf279a75270e2561fb5ce6d4128ad4f4"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#adf279a75270e2561fb5ce6d4128ad4f4">llvm::ARMBaseInstrInfo::isSwiftFastImmShift</a></div><div class="ttdeci">bool isSwiftFastImmShift(const MachineInstr *MI) const</div><div class="ttdoc">Returns true if the instruction has a shift by immediate that can be executed in one cycle less.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05194">ARMBaseInstrInfo.cpp:5194</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_ae3b8142ae1da479687097277072cf97d"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ae3b8142ae1da479687097277072cf97d">llvm::ARMBaseInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05290">ARMBaseInstrInfo.cpp:5290</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_aec0904aef5bec338f4fea047c49455aa"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aec0904aef5bec338f4fea047c49455aa">llvm::ARMBaseInstrInfo::breakPartialRegDependency</a></div><div class="ttdeci">void breakPartialRegDependency(MachineInstr &amp;, unsigned, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05156">ARMBaseInstrInfo.cpp:5156</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_af60b6e85233b66dc672a98e641a408a9"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#af60b6e85233b66dc672a98e641a408a9">llvm::ARMBaseInstrInfo::getSubtarget</a></div><div class="ttdeci">const ARMSubtarget &amp; getSubtarget() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00122">ARMBaseInstrInfo.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_af76e71e7ea189719baa6f8819724fac5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#af76e71e7ea189719baa6f8819724fac5">llvm::ARMBaseInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const override</div><div class="ttdoc">Commutes the operands in the given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02113">ARMBaseInstrInfo.cpp:2113</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_af882e4e0e248f1f833eb8f4e00b06c62"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#af882e4e0e248f1f833eb8f4e00b06c62">llvm::ARMBaseInstrInfo::analyzeSelect</a></div><div class="ttdeci">bool analyzeSelect(const MachineInstr &amp;MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02177">ARMBaseInstrInfo.cpp:2177</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_afc76a889f289a0e841775d80aa0338ba"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#afc76a889f289a0e841775d80aa0338ba">llvm::ARMBaseInstrInfo::getExtractSubregLikeInputs</a></div><div class="ttdeci">bool getExtractSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const override</div><div class="ttdoc">Build the equivalent inputs of a EXTRACT_SUBREG for the given MI and DefIdx.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05235">ARMBaseInstrInfo.cpp:5235</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseInstrInfo_html_afe08501833a78c86e99338e6fef0137c"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#afe08501833a78c86e99338e6fef0137c">llvm::ARMBaseInstrInfo::shouldSink</a></div><div class="ttdeci">bool shouldSink(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03142">ARMBaseInstrInfo.cpp:3142</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html">llvm::ARMBaseRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00097">ARMBaseRegisterInfo.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00044">ARMSubtarget.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMapBase_html_a53408c95a7bfb5443b43fb2134c3eb23"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a53408c95a7bfb5443b43fb2134c3eb23">llvm::DenseMapBase::count</a></div><div class="ttdeci">size_type count(const_arg_type_t&lt; KeyT &gt; Val) const</div><div class="ttdoc">Return 1 if the specified key is in the map, 0 otherwise.</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00171">DenseMap.h:171</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00710">DenseMap.h:711</a></div></div>
<div class="ttc" id="aclassllvm_1_1FeatureBitset_html"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html">llvm::FeatureBitset</a></div><div class="ttdoc">Container class for subtarget features.</div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00038">SubtargetFeature.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1ImmutableList_1_1iterator_html"><div class="ttname"><a href="classllvm_1_1ImmutableList_1_1iterator.html">llvm::ImmutableList::iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="ImmutableList_8h_source.html#l00085">ImmutableList.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00045">LiveVariables.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00164">MCInstrDesc.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ae34c996b58df9b9ce6695a0c8b70c533"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; MachineInstr &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00181">MachineBasicBlock.h:181</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a2f9eb80fcb6bb6b765539193fb51d651"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2f9eb80fcb6bb6b765539193fb51d651">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00765">MachineOperand.h:765</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00747">MachineOperand.h:747</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00494">SelectionDAGNodes.h:494</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle,...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallPtrSetImpl_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html">llvm::SmallPtrSetImpl</a></div><div class="ttdoc">A templated base class for SmallPtrSet which provides the typesafe interface that is common across al...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00343">SmallPtrSet.h:343</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00134">SmallSet.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html_a2a98f19750ba941ce791b75ca6d77e48"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">llvm::SmallSet::count</a></div><div class="ttdeci">size_type count(const T &amp;V) const</div><div class="ttdoc">count - Return 1 if the element is in the set, 0 otherwise.</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00164">SmallSet.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00048">StringRef.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">llvm::ARMCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00030">ARMBaseInfo.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdeci">@ AL</div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00046">ARMBaseInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a079add9cf3b7069c79b91a3d8c7c28a3"><div class="ttname"><a href="namespacellvm.html#a079add9cf3b7069c79b91a3d8c7c28a3">llvm::findCMPToFoldIntoCBZ</a></div><div class="ttdeci">MachineInstr * findCMPToFoldIntoCBZ(MachineInstr *Br, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Search backwards from a tBcc to find a tCMPi8 against 0, meaning we can convert them to a tCBZ or tCB...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05322">ARMBaseInstrInfo.cpp:5322</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0e6336a1dd23986cd15023ea0aae5269"><div class="ttname"><a href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">llvm::isCondBranchOpcode</a></div><div class="ttdeci">static bool isCondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00342">AArch64InstrInfo.h:342</a></div></div>
<div class="ttc" id="anamespacellvm_html_a139d94c9f05d52dab00ed111ce058523"><div class="ttname"><a href="namespacellvm.html#a139d94c9f05d52dab00ed111ce058523">llvm::isPushOpcode</a></div><div class="ttdeci">static bool isPushOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00522">ARMBaseInstrInfo.h:522</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1aa408e30d1bdfe5eccc8979992ffefd"><div class="ttname"><a href="namespacellvm.html#a1aa408e30d1bdfe5eccc8979992ffefd">llvm::addPredicatedMveVpredNOp</a></div><div class="ttdeci">void addPredicatedMveVpredNOp(MachineInstrBuilder &amp;MIB, unsigned Cond)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00819">ARMBaseInstrInfo.cpp:819</a></div></div>
<div class="ttc" id="anamespacellvm_html_a25ebb5d5fa4431b1a1835d0a5f4e2796"><div class="ttname"><a href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">llvm::isIndirectBranchOpcode</a></div><div class="ttdeci">static bool isIndirectBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00359">AArch64InstrInfo.h:359</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2f579047ef7bc054db950296ab1850dc"><div class="ttname"><a href="namespacellvm.html#a2f579047ef7bc054db950296ab1850dc">llvm::emitThumbRegPlusImmediate</a></div><div class="ttdeci">void emitThumbRegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned BaseReg, int NumBytes, const TargetInstrInfo &amp;TII, const ARMBaseRegisterInfo &amp;MRI, unsigned MIFlags=0)</div><div class="ttdoc">emitThumbRegPlusImmediate - Emits a series of instructions to materialize a destreg = basereg + immed...</div><div class="ttdef"><b>Definition:</b> <a href="ThumbRegisterInfo_8cpp_source.html#l00185">ThumbRegisterInfo.cpp:185</a></div></div>
<div class="ttc" id="anamespacellvm_html_a32fb714dc42507917fed431c24b79020"><div class="ttname"><a href="namespacellvm.html#a32fb714dc42507917fed431c24b79020">llvm::isVPTOpcode</a></div><div class="ttdeci">static bool isVPTOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00485">ARMBaseInstrInfo.h:485</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3e2a565237b7880c7a6834517a5287b0"><div class="ttname"><a href="namespacellvm.html#a3e2a565237b7880c7a6834517a5287b0">llvm::registerDefinedBetween</a></div><div class="ttdeci">bool registerDefinedBetween(unsigned Reg, MachineBasicBlock::iterator From, MachineBasicBlock::iterator To, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Return true if Reg is defd between From and To.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05312">ARMBaseInstrInfo.cpp:5312</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4ad97514ca5a771f28d31ee16af616f8"><div class="ttname"><a href="namespacellvm.html#a4ad97514ca5a771f28d31ee16af616f8">llvm::predOps</a></div><div class="ttdeci">static std::array&lt; MachineOperand, 2 &gt; predOps(ARMCC::CondCodes Pred, unsigned PredReg=0)</div><div class="ttdoc">Get the operands corresponding to the given Pred value.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00459">ARMBaseInstrInfo.h:459</a></div></div>
<div class="ttc" id="anamespacellvm_html_a50c843da9e4176e8fc4cd669e8b496dc"><div class="ttname"><a href="namespacellvm.html#a50c843da9e4176e8fc4cd669e8b496dc">llvm::getInstrPredicate</a></div><div class="ttdeci">ARMCC::CondCodes getInstrPredicate(const MachineInstr &amp;MI, unsigned &amp;PredReg)</div><div class="ttdoc">getInstrPredicate - If instruction is predicated, returns its predicate condition,...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02090">ARMBaseInstrInfo.cpp:2090</a></div></div>
<div class="ttc" id="anamespacellvm_html_a66436eae766ca32356bb075ec31ac449"><div class="ttname"><a href="namespacellvm.html#a66436eae766ca32356bb075ec31ac449">llvm::tryFoldSPUpdateIntoPushPop</a></div><div class="ttdeci">bool tryFoldSPUpdateIntoPushPop(const ARMSubtarget &amp;Subtarget, MachineFunction &amp;MF, MachineInstr *MI, unsigned NumBytes)</div><div class="ttdoc">Tries to add registers to the reglist of a given base-updating push/pop instruction to adjust the sta...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02362">ARMBaseInstrInfo.cpp:2362</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6b37f55b5ab197bb725692f21204c9bc"><div class="ttname"><a href="namespacellvm.html#a6b37f55b5ab197bb725692f21204c9bc">llvm::isJumpTableBranchOpcode</a></div><div class="ttdeci">static bool isJumpTableBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00505">ARMBaseInstrInfo.h:505</a></div></div>
<div class="ttc" id="anamespacellvm_html_a70d46437057045954d6bcdd452f65a88"><div class="ttname"><a href="namespacellvm.html#a70d46437057045954d6bcdd452f65a88">llvm::addUnpredicatedMveVpredROp</a></div><div class="ttdeci">void addUnpredicatedMveVpredROp(MachineInstrBuilder &amp;MIB, unsigned DestReg)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00813">ARMBaseInstrInfo.cpp:813</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7a773fc6638b01ad5de06ed564abcde4"><div class="ttname"><a href="namespacellvm.html#a7a773fc6638b01ad5de06ed564abcde4">llvm::emitARMRegPlusImmediate</a></div><div class="ttdeci">void emitARMRegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdoc">emitARMRegPlusImmediate / emitT2RegPlusImmediate - Emits a series of instructions to materializea des...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02321">ARMBaseInstrInfo.cpp:2321</a></div></div>
<div class="ttc" id="anamespacellvm_html_a84c8853f87c6f19f9e75130f6b05d763"><div class="ttname"><a href="namespacellvm.html#a84c8853f87c6f19f9e75130f6b05d763">llvm::isPopOpcode</a></div><div class="ttdeci">static bool isPopOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00516">ARMBaseInstrInfo.h:516</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9319edf6358dba177eeb1356563ae053"><div class="ttname"><a href="namespacellvm.html#a9319edf6358dba177eeb1356563ae053">llvm::addPredicatedMveVpredROp</a></div><div class="ttdeci">void addPredicatedMveVpredROp(MachineInstrBuilder &amp;MIB, unsigned Cond, unsigned Inactive)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00824">ARMBaseInstrInfo.cpp:824</a></div></div>
<div class="ttc" id="anamespacellvm_html_a93c284935cf56d611bbd9c16a2bffbb9"><div class="ttname"><a href="namespacellvm.html#a93c284935cf56d611bbd9c16a2bffbb9">llvm::isValidCoprocessorNumber</a></div><div class="ttdeci">static bool isValidCoprocessorNumber(unsigned Num, const FeatureBitset &amp;featureBits)</div><div class="ttdoc">isValidCoprocessorNumber - decide whether an explicit coprocessor number is legal in generic instruct...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00530">ARMBaseInstrInfo.h:530</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa74e4894fee993892fcd8ce9b66cc6bd"><div class="ttname"><a href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">llvm::rewriteARMFrameIndex</a></div><div class="ttdeci">bool rewriteARMFrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, int &amp;Offset, const ARMBaseInstrInfo &amp;TII)</div><div class="ttdoc">rewriteARMFrameIndex / rewriteT2FrameIndex - Rewrite MI to access 'Offset' bytes from the FP.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02483">ARMBaseInstrInfo.cpp:2483</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa7e3ca219769642a9d531a7102a5725a"><div class="ttname"><a href="namespacellvm.html#aa7e3ca219769642a9d531a7102a5725a">llvm::rewriteT2FrameIndex</a></div><div class="ttdeci">bool rewriteT2FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, int &amp;Offset, const ARMBaseInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8cpp_source.html#l00471">Thumb2InstrInfo.cpp:471</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab11b48c88bcdaeec5e09e88357665247"><div class="ttname"><a href="namespacellvm.html#ab11b48c88bcdaeec5e09e88357665247">llvm::emitT2RegPlusImmediate</a></div><div class="ttdeci">void emitT2RegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8cpp_source.html#l00231">Thumb2InstrInfo.cpp:231</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab3f9bea613d044657b6538b7c8105bb1"><div class="ttname"><a href="namespacellvm.html#ab3f9bea613d044657b6538b7c8105bb1">llvm::getMatchingCondBranchOpcode</a></div><div class="ttdeci">unsigned getMatchingCondBranchOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02102">ARMBaseInstrInfo.cpp:2102</a></div></div>
<div class="ttc" id="anamespacellvm_html_abbf5784629864b659e702b4861bc3b1e"><div class="ttname"><a href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">llvm::isUncondBranchOpcode</a></div><div class="ttdeci">static bool isUncondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00340">AArch64InstrInfo.h:340</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac185ac23ce865ff964fd0999a1bc346d"><div class="ttname"><a href="namespacellvm.html#ac185ac23ce865ff964fd0999a1bc346d">llvm::t1CondCodeOp</a></div><div class="ttdeci">static MachineOperand t1CondCodeOp(bool isDead=false)</div><div class="ttdoc">Get the operand corresponding to the conditional code result for Thumb1.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00474">ARMBaseInstrInfo.h:474</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad2c3e98260a6eb6daa3ba1da72a45e05"><div class="ttname"><a href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">llvm::condCodeOp</a></div><div class="ttdeci">static MachineOperand condCodeOp(unsigned CCReg=0)</div><div class="ttdoc">Get the operand corresponding to the conditional code result.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00467">ARMBaseInstrInfo.h:467</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae7bc392573220746bf1ef1f95fa98b46"><div class="ttname"><a href="namespacellvm.html#ae7bc392573220746bf1ef1f95fa98b46">llvm::addUnpredicatedMveVpredNOp</a></div><div class="ttdeci">void addUnpredicatedMveVpredNOp(MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00808">ARMBaseInstrInfo.cpp:808</a></div></div>
<div class="ttc" id="anamespacellvm_html_af38d3efc162ab4c4fc14f9220c142b91"><div class="ttname"><a href="namespacellvm.html#af38d3efc162ab4c4fc14f9220c142b91">llvm::convertAddSubFlagsOpcode</a></div><div class="ttdeci">unsigned convertAddSubFlagsOpcode(unsigned OldOpc)</div><div class="ttdoc">Map pseudo instructions that imply an 'S' bit onto real opcodes.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02314">ARMBaseInstrInfo.cpp:2314</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">llvm::TargetInstrInfo::RegSubRegPair</a></div><div class="ttdoc">A pair composed of a register and a sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00427">TargetInstrInfo.h:427</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:46 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
