Analysis & Synthesis report for eb_controller
Mon Jul 21 19:04:24 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |eb_controller_top_module|led_logic:inst5|led_no
 11. State Machine - |eb_controller_top_module|black_line_following:inst25|current_state
 12. State Machine - |eb_controller_top_module|SLM:inst18|state
 13. State Machine - |eb_controller_top_module|RPM:inst22|state
 14. State Machine - |eb_controller_top_module|SAM_Decoder:inst27|state
 15. State Machine - |eb_controller_top_module|cpu_controller:inst8|present
 16. State Machine - |eb_controller_top_module|uart_rx:inst16|state
 17. State Machine - |eb_controller_top_module|CSL_Decoder:inst28|state
 18. State Machine - |eb_controller_top_module|start_end_points_decoder:inst13|state
 19. State Machine - |eb_controller_top_module|servo_gripper:inst4|current_state
 20. State Machine - |eb_controller_top_module|servo_gripper:inst4|prev_state
 21. State Machine - |eb_controller_top_module|RDM:inst21|state
 22. State Machine - |eb_controller_top_module|uart_tx:inst17|state
 23. User-Specified and Inferred Latches
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for sld_signaltap:auto_signaltap_0
 30. Parameter Settings for User Entity Instance: ADC_Controller:inst1
 31. Parameter Settings for User Entity Instance: uart_tx:inst17
 32. Parameter Settings for User Entity Instance: servo_gripper:inst4
 33. Parameter Settings for User Entity Instance: CSL_Decoder:inst28
 34. Parameter Settings for User Entity Instance: uart_rx:inst16
 35. Parameter Settings for User Entity Instance: turn_direction_logic:inst
 36. Parameter Settings for User Entity Instance: node_position_direction:inst11
 37. Parameter Settings for User Entity Instance: cpu_controller:inst8
 38. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg
 39. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4
 40. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:pcaddbranch
 41. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:pcmux
 42. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:pcjalrmux
 43. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|reg_file:rf
 44. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:srcbmux
 45. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|alu:alu
 46. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:auipcadder
 47. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux
 48. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux
 49. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|instr_mem:instrmem
 50. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|data_mem:datamem
 51. Parameter Settings for User Entity Instance: SAM_Decoder:inst27
 52. Parameter Settings for User Entity Instance: color_sensor:inst7
 53. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 54. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult1
 55. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult0
 56. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult11
 57. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult10
 58. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult13
 59. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult12
 60. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult15
 61. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult14
 62. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult17
 63. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult16
 64. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult19
 65. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult18
 66. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult3
 67. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult2
 68. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult5
 69. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult4
 70. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult7
 71. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult6
 72. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult9
 73. Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult8
 74. lpm_mult Parameter Settings by Entity Instance
 75. Port Connectivity Checks: "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux"
 76. Port Connectivity Checks: "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:auipcadder"
 77. Port Connectivity Checks: "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4"
 78. Signal Tap Logic Analyzer Settings
 79. Post-Synthesis Netlist Statistics for Top Partition
 80. Elapsed Time Per Partition
 81. Connections to In-System Debugging Instance "auto_signaltap_0"
 82. Analysis & Synthesis Messages
 83. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 21 19:04:24 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; eb_controller                               ;
; Top-level Entity Name              ; eb_controller_top_module                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 12,936                                      ;
;     Total combinational functions  ; 8,279                                       ;
;     Dedicated logic registers      ; 5,877                                       ;
; Total registers                    ; 5877                                        ;
; Total pins                         ; 31                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                    ;
+------------------------------------------------------------------+--------------------------+--------------------+
; Option                                                           ; Setting                  ; Default Value      ;
+------------------------------------------------------------------+--------------------------+--------------------+
; Device                                                           ; EP4CE22F17C6             ;                    ;
; Top-level entity name                                            ; eb_controller_top_module ; eb_controller      ;
; Family name                                                      ; Cyclone IV E             ; Cyclone V          ;
; Use smart compilation                                            ; Off                      ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                       ; On                 ;
; Enable compact report table                                      ; Off                      ; Off                ;
; Restructure Multiplexers                                         ; Auto                     ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                      ; Off                ;
; Preserve fewer node names                                        ; On                       ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                   ; Enable             ;
; Verilog Version                                                  ; Verilog_2001             ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993                ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                     ; Auto               ;
; Safe State Machine                                               ; Off                      ; Off                ;
; Extract Verilog State Machines                                   ; On                       ; On                 ;
; Extract VHDL State Machines                                      ; On                       ; On                 ;
; Ignore Verilog initial constructs                                ; Off                      ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                     ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                      ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                       ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                       ; On                 ;
; Parallel Synthesis                                               ; On                       ; On                 ;
; DSP Block Balancing                                              ; Auto                     ; Auto               ;
; NOT Gate Push-Back                                               ; On                       ; On                 ;
; Power-Up Don't Care                                              ; On                       ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                      ; Off                ;
; Remove Duplicate Registers                                       ; On                       ; On                 ;
; Ignore CARRY Buffers                                             ; Off                      ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                      ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                      ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                      ; Off                ;
; Ignore LCELL Buffers                                             ; Off                      ; Off                ;
; Ignore SOFT Buffers                                              ; On                       ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                      ; Off                ;
; Optimization Technique                                           ; Balanced                 ; Balanced           ;
; Carry Chain Length                                               ; 70                       ; 70                 ;
; Auto Carry Chains                                                ; On                       ; On                 ;
; Auto Open-Drain Pins                                             ; On                       ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                      ; Off                ;
; Auto ROM Replacement                                             ; On                       ; On                 ;
; Auto RAM Replacement                                             ; On                       ; On                 ;
; Auto DSP Block Replacement                                       ; On                       ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                     ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                     ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                       ; On                 ;
; Strict RAM Replacement                                           ; Off                      ; Off                ;
; Allow Synchronous Control Signals                                ; On                       ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                      ; Off                ;
; Auto RAM Block Balancing                                         ; On                       ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                      ; Off                ;
; Auto Resource Sharing                                            ; Off                      ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                      ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                      ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                      ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                       ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                      ; Off                ;
; Timing-Driven Synthesis                                          ; On                       ; On                 ;
; Report Parameter Settings                                        ; On                       ; On                 ;
; Report Source Assignments                                        ; On                       ; On                 ;
; Report Connectivity Checks                                       ; On                       ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                      ; Off                ;
; Synchronization Register Chain Length                            ; 2                        ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation       ; Normal compilation ;
; HDL message level                                                ; Level2                   ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                      ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                     ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                     ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                      ; 100                ;
; Clock MUX Protection                                             ; On                       ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                      ; Off                ;
; Block Design Naming                                              ; Auto                     ; Auto               ;
; SDC constraint protection                                        ; Off                      ; Off                ;
; Synthesis Effort                                                 ; Auto                     ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                       ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                      ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                   ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                     ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                       ; On                 ;
+------------------------------------------------------------------+--------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; message_select.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/message_select.v                                                   ;             ;
; code/components/reset_ff.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/reset_ff.v                                         ;             ;
; code/components/reg_file.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/reg_file.v                                         ;             ;
; code/components/mux4.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/mux4.v                                             ;             ;
; code/components/mux2.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/mux2.v                                             ;             ;
; code/components/main_decoder.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/main_decoder.v                                     ;             ;
; code/components/imm_extend.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/imm_extend.v                                       ;             ;
; code/components/datapath.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v                                         ;             ;
; code/components/controller.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/controller.v                                       ;             ;
; code/components/alu_decoder.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/alu_decoder.v                                      ;             ;
; code/components/alu.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/alu.v                                              ;             ;
; code/components/adder.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/adder.v                                            ;             ;
; code/t1c_riscv_cpu.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/t1c_riscv_cpu.v                                               ;             ;
; code/riscv_cpu.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/riscv_cpu.v                                                   ;             ;
; code/instr_mem.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/instr_mem.v                                                   ;             ;
; code/data_mem.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/data_mem.v                                                    ;             ;
; Black_line_following.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/Black_line_following.v                                             ;             ;
; ADC_controller.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/ADC_controller.v                                                   ;             ;
; freq_scaling_3125k.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/freq_scaling_3125k.v                                               ;             ;
; SAM_Decoder.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v                                                      ;             ;
; CSL_Decoder.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/CSL_Decoder.v                                                      ;             ;
; turn_direction_logic.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v                                             ;             ;
; pwm_generator.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/pwm_generator.v                                                    ;             ;
; color_sensor.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/color_sensor.v                                                     ;             ;
; led_logic.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/led_logic.v                                                        ;             ;
; uart_rx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v                                                          ;             ;
; SLM.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v                                                              ;             ;
; uart_tx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v                                                          ;             ;
; RPM.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v                                                              ;             ;
; RDM.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v                                                              ;             ;
; start_end_points_decoder.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/start_end_points_decoder.v                                         ;             ;
; cpu_controller.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/cpu_controller.v                                                   ;             ;
; node_position_direction.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v                                          ;             ;
; eb_controller_top_module.bdf                                       ; yes             ; User Block Diagram/Schematic File            ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf                                       ;             ;
; csl_valid.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/csl_valid.v                                                        ;             ;
; all_resolved.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/all_resolved.v                                                     ;             ;
; robot_enabler.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/robot_enabler.v                                                    ;             ;
; servo_gripper.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v                                                    ;             ;
; code/program.hex                                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/program.hex                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                    ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                  ;             ;
; db/altsyncram_0824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/altsyncram_0824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                  ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                               ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                       ;             ;
; db/cntr_1ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cntr_1ii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                   ; altera_sld  ;
; db/ip/sld9eb61013/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                  ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                  ;             ;
; db/mult_g1t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/mult_g1t.tdf                                                    ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                               ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc                                                   ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc                                                  ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                       ;             ;
; db/add_sub_pvi.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/add_sub_pvi.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                        ;
+---------------------------------------------+--------------------------------------+
; Resource                                    ; Usage                                ;
+---------------------------------------------+--------------------------------------+
; Estimated Total logic elements              ; 12,936                               ;
;                                             ;                                      ;
; Total combinational functions               ; 8279                                 ;
; Logic element usage by number of LUT inputs ;                                      ;
;     -- 4 input functions                    ; 5878                                 ;
;     -- 3 input functions                    ; 1534                                 ;
;     -- <=2 input functions                  ; 867                                  ;
;                                             ;                                      ;
; Logic elements by mode                      ;                                      ;
;     -- normal mode                          ; 7304                                 ;
;     -- arithmetic mode                      ; 975                                  ;
;                                             ;                                      ;
; Total registers                             ; 5877                                 ;
;     -- Dedicated logic registers            ; 5877                                 ;
;     -- I/O registers                        ; 0                                    ;
;                                             ;                                      ;
; I/O pins                                    ; 31                                   ;
; Total memory bits                           ; 16768                                ;
;                                             ;                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                    ;
;                                             ;                                      ;
; Maximum fan-out node                        ; freq_scaling_3125k:inst9|adc_clk_out ;
; Maximum fan-out                             ; 3630                                 ;
; Total fan-out                               ; 49808                                ;
; Average fan-out                             ; 3.47                                 ;
+---------------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |eb_controller_top_module                                                                                                               ; 8279 (2)            ; 5877 (0)                  ; 16768       ; 0            ; 0       ; 0         ; 31   ; 0            ; |eb_controller_top_module                                                                                                                                                                                                                                                                                                                                            ; eb_controller_top_module          ; work         ;
;    |ADC_Controller:inst1|                                                                                                               ; 39 (39)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|ADC_Controller:inst1                                                                                                                                                                                                                                                                                                                       ; ADC_Controller                    ; work         ;
;    |CSL_Decoder:inst28|                                                                                                                 ; 44 (44)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|CSL_Decoder:inst28                                                                                                                                                                                                                                                                                                                         ; CSL_Decoder                       ; work         ;
;    |RDM:inst21|                                                                                                                         ; 70 (70)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|RDM:inst21                                                                                                                                                                                                                                                                                                                                 ; RDM                               ; work         ;
;    |RPM:inst22|                                                                                                                         ; 68 (68)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|RPM:inst22                                                                                                                                                                                                                                                                                                                                 ; RPM                               ; work         ;
;    |SAM_Decoder:inst27|                                                                                                                 ; 226 (226)           ; 110 (110)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|SAM_Decoder:inst27                                                                                                                                                                                                                                                                                                                         ; SAM_Decoder                       ; work         ;
;    |SLM:inst18|                                                                                                                         ; 67 (67)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|SLM:inst18                                                                                                                                                                                                                                                                                                                                 ; SLM                               ; work         ;
;    |all_resolved:inst6|                                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|all_resolved:inst6                                                                                                                                                                                                                                                                                                                         ; all_resolved                      ; work         ;
;    |black_line_following:inst25|                                                                                                        ; 34 (34)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|black_line_following:inst25                                                                                                                                                                                                                                                                                                                ; black_line_following              ; work         ;
;    |color_sensor:inst7|                                                                                                                 ; 198 (198)           ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|color_sensor:inst7                                                                                                                                                                                                                                                                                                                         ; color_sensor                      ; work         ;
;    |cpu_controller:inst8|                                                                                                               ; 82 (82)             ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|cpu_controller:inst8                                                                                                                                                                                                                                                                                                                       ; cpu_controller                    ; work         ;
;    |csl_valid:inst2|                                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|csl_valid:inst2                                                                                                                                                                                                                                                                                                                            ; csl_valid                         ; work         ;
;    |freq_scaling_3125k:inst9|                                                                                                           ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|freq_scaling_3125k:inst9                                                                                                                                                                                                                                                                                                                   ; freq_scaling_3125k                ; work         ;
;    |led_logic:inst5|                                                                                                                    ; 111 (111)           ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|led_logic:inst5                                                                                                                                                                                                                                                                                                                            ; led_logic                         ; work         ;
;    |message_select:inst24|                                                                                                              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|message_select:inst24                                                                                                                                                                                                                                                                                                                      ; message_select                    ; work         ;
;    |node_position_direction:inst11|                                                                                                     ; 1314 (734)          ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11                                                                                                                                                                                                                                                                                                             ; node_position_direction           ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult0                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult0|mult_g1t:auto_generated                                                                                                                                                                                                                                                                      ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult10|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult10                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult10|mult_g1t:auto_generated                                                                                                                                                                                                                                                                     ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult11|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult11                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult11|mult_g1t:auto_generated                                                                                                                                                                                                                                                                     ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult12|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult12                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult12|mult_g1t:auto_generated                                                                                                                                                                                                                                                                     ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult13|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult13                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult13|mult_g1t:auto_generated                                                                                                                                                                                                                                                                     ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult14|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult14                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult14|mult_g1t:auto_generated                                                                                                                                                                                                                                                                     ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult15|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult15                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult15|mult_g1t:auto_generated                                                                                                                                                                                                                                                                     ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult16|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult16                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult16|mult_g1t:auto_generated                                                                                                                                                                                                                                                                     ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult17|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult17                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult17|mult_g1t:auto_generated                                                                                                                                                                                                                                                                     ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult18|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult18                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult18|mult_g1t:auto_generated                                                                                                                                                                                                                                                                     ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult19|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult19                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult19|mult_g1t:auto_generated                                                                                                                                                                                                                                                                     ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult1                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult1|mult_g1t:auto_generated                                                                                                                                                                                                                                                                      ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult2                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult2|mult_g1t:auto_generated                                                                                                                                                                                                                                                                      ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult3                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult3|mult_g1t:auto_generated                                                                                                                                                                                                                                                                      ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult4                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult4|mult_g1t:auto_generated                                                                                                                                                                                                                                                                      ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult5|                                                                                                                  ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult5                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult5|mult_g1t:auto_generated                                                                                                                                                                                                                                                                      ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult6|                                                                                                                  ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult6                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult6|mult_g1t:auto_generated                                                                                                                                                                                                                                                                      ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult7|                                                                                                                  ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult7                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult7|mult_g1t:auto_generated                                                                                                                                                                                                                                                                      ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult8|                                                                                                                  ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult8                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult8|mult_g1t:auto_generated                                                                                                                                                                                                                                                                      ; mult_g1t                          ; work         ;
;       |lpm_mult:Mult9|                                                                                                                  ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult9                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_g1t:auto_generated|                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|node_position_direction:inst11|lpm_mult:Mult9|mult_g1t:auto_generated                                                                                                                                                                                                                                                                      ; mult_g1t                          ; work         ;
;    |pwm_generator:inst12|                                                                                                               ; 66 (66)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|pwm_generator:inst12                                                                                                                                                                                                                                                                                                                       ; pwm_generator                     ; work         ;
;    |robot_enabler:inst10|                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|robot_enabler:inst10                                                                                                                                                                                                                                                                                                                       ; robot_enabler                     ; work         ;
;    |servo_gripper:inst4|                                                                                                                ; 325 (325)           ; 153 (153)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|servo_gripper:inst4                                                                                                                                                                                                                                                                                                                        ; servo_gripper                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 732 (2)             ; 1847 (262)                ; 16768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 730 (0)             ; 1585 (0)                  ; 16768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 730 (88)            ; 1585 (598)                ; 16768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 16768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0824:auto_generated                                                                                                                                                 ; altsyncram_0824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 308 (1)             ; 671 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 262 (0)             ; 655 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 393 (393)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 262 (0)             ; 262 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 45 (45)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 197 (10)            ; 181 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_1ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated                                                             ; cntr_1ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 131 (131)           ; 131 (131)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |start_end_points_decoder:inst13|                                                                                                    ; 47 (47)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|start_end_points_decoder:inst13                                                                                                                                                                                                                                                                                                            ; start_end_points_decoder          ; work         ;
;    |t1c_riscv_cpu:inst14|                                                                                                               ; 4593 (57)           ; 3104 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14                                                                                                                                                                                                                                                                                                                       ; t1c_riscv_cpu                     ; work         ;
;       |data_mem:datamem|                                                                                                                ; 1547 (1547)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem                                                                                                                                                                                                                                                                                                      ; data_mem                          ; work         ;
;       |instr_mem:instrmem|                                                                                                              ; 575 (575)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|instr_mem:instrmem                                                                                                                                                                                                                                                                                                    ; instr_mem                         ; work         ;
;       |riscv_cpu:rvcpu|                                                                                                                 ; 2414 (0)            ; 1056 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu                                                                                                                                                                                                                                                                                                       ; riscv_cpu                         ; work         ;
;          |controller:c|                                                                                                                 ; 25 (4)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|controller:c                                                                                                                                                                                                                                                                                          ; controller                        ; work         ;
;             |alu_decoder:ad|                                                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|controller:c|alu_decoder:ad                                                                                                                                                                                                                                                                           ; alu_decoder                       ; work         ;
;             |main_decoder:md|                                                                                                           ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|controller:c|main_decoder:md                                                                                                                                                                                                                                                                          ; main_decoder                      ; work         ;
;          |datapath:dp|                                                                                                                  ; 2389 (0)            ; 1056 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp                                                                                                                                                                                                                                                                                           ; datapath                          ; work         ;
;             |adder:auipcadder|                                                                                                          ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:auipcadder                                                                                                                                                                                                                                                                          ; adder                             ; work         ;
;             |adder:pcadd4|                                                                                                              ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4                                                                                                                                                                                                                                                                              ; adder                             ; work         ;
;             |adder:pcaddbranch|                                                                                                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:pcaddbranch                                                                                                                                                                                                                                                                         ; adder                             ; work         ;
;             |alu:alu|                                                                                                                   ; 663 (663)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|alu:alu                                                                                                                                                                                                                                                                                   ; alu                               ; work         ;
;             |imm_extend:ext|                                                                                                            ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|imm_extend:ext                                                                                                                                                                                                                                                                            ; imm_extend                        ; work         ;
;             |mux2:lauipcmux|                                                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;             |mux2:pcjalrmux|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:pcjalrmux                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;             |mux2:srcbmux|                                                                                                              ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:srcbmux                                                                                                                                                                                                                                                                              ; mux2                              ; work         ;
;             |mux4:resultmux|                                                                                                            ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux                                                                                                                                                                                                                                                                            ; mux4                              ; work         ;
;             |reg_file:rf|                                                                                                               ; 1413 (1413)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|reg_file:rf                                                                                                                                                                                                                                                                               ; reg_file                          ; work         ;
;             |reset_ff:pcreg|                                                                                                            ; 39 (39)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg                                                                                                                                                                                                                                                                            ; reset_ff                          ; work         ;
;    |turn_direction_logic:inst|                                                                                                          ; 36 (36)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|turn_direction_logic:inst                                                                                                                                                                                                                                                                                                                  ; turn_direction_logic              ; work         ;
;    |uart_rx:inst16|                                                                                                                     ; 42 (42)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|uart_rx:inst16                                                                                                                                                                                                                                                                                                                             ; uart_rx                           ; work         ;
;    |uart_tx:inst17|                                                                                                                     ; 40 (40)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eb_controller_top_module|uart_tx:inst17                                                                                                                                                                                                                                                                                                                             ; uart_tx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 131          ; 128          ; 131          ; 16768 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eb_controller_top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eb_controller_top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eb_controller_top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eb_controller_top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eb_controller_top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |eb_controller_top_module|led_logic:inst5|led_no ;
+-----------+-----------+-----------+------------------------------+
; Name      ; led_no.00 ; led_no.10 ; led_no.01                    ;
+-----------+-----------+-----------+------------------------------+
; led_no.00 ; 0         ; 0         ; 0                            ;
; led_no.01 ; 1         ; 0         ; 1                            ;
; led_no.10 ; 1         ; 1         ; 0                            ;
+-----------+-----------+-----------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eb_controller_top_module|black_line_following:inst25|current_state                                                                        ;
+-----------------------------+-----------------------------+---------------------------+--------------------+--------------------+--------------------------+
; Name                        ; current_state.UTURN_REVERSE ; current_state.LINE_FOLLOW ; current_state.TURN ; current_state.IDLE ; current_state.UTURN_TURN ;
+-----------------------------+-----------------------------+---------------------------+--------------------+--------------------+--------------------------+
; current_state.IDLE          ; 0                           ; 0                         ; 0                  ; 0                  ; 0                        ;
; current_state.TURN          ; 0                           ; 0                         ; 1                  ; 1                  ; 0                        ;
; current_state.LINE_FOLLOW   ; 0                           ; 1                         ; 0                  ; 1                  ; 0                        ;
; current_state.UTURN_REVERSE ; 1                           ; 0                         ; 0                  ; 1                  ; 0                        ;
; current_state.UTURN_TURN    ; 0                           ; 0                         ; 0                  ; 1                  ; 1                        ;
+-----------------------------+-----------------------------+---------------------------+--------------------+--------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |eb_controller_top_module|SLM:inst18|state ;
+--------------+------------+--------------+-----------------+
; Name         ; state.S_TX ; state.S_IDLE ; state.S_WAIT    ;
+--------------+------------+--------------+-----------------+
; state.S_IDLE ; 0          ; 0            ; 0               ;
; state.S_TX   ; 1          ; 1            ; 0               ;
; state.S_WAIT ; 0          ; 1            ; 1               ;
+--------------+------------+--------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |eb_controller_top_module|RPM:inst22|state                            ;
+--------------+--------------+------------+--------------+--------------+--------------+
; Name         ; state.S_WAIT ; state.S_TX ; state.S_LOAD ; state.S_IDLE ; state.S_DONE ;
+--------------+--------------+------------+--------------+--------------+--------------+
; state.S_IDLE ; 0            ; 0          ; 0            ; 0            ; 0            ;
; state.S_LOAD ; 0            ; 0          ; 1            ; 1            ; 0            ;
; state.S_TX   ; 0            ; 1          ; 0            ; 1            ; 0            ;
; state.S_WAIT ; 1            ; 0          ; 0            ; 1            ; 0            ;
; state.S_DONE ; 0            ; 0          ; 0            ; 1            ; 1            ;
+--------------+--------------+------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eb_controller_top_module|SAM_Decoder:inst27|state                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------+--------------+-----------------+--------------+---------------+------------------+------------------+------------------+--------------+-----------+---------------+------------------+------------------+------------------+--------------+-----------+---------------+------------------+------------------+------------------+--------------+-----------+---------------+-----------+-----------+--------------+
; Name             ; state.S_WAIT ; state.S_PROCESS ; state.S_HASH ; state.S_DASH4 ; state.S_TOKEN3_2 ; state.S_TOKEN3_1 ; state.S_TOKEN3_0 ; state.S_DOT3 ; state.S_3 ; state.S_DASH3 ; state.S_TOKEN2_2 ; state.S_TOKEN2_1 ; state.S_TOKEN2_0 ; state.S_DOT2 ; state.S_2 ; state.S_DASH2 ; state.S_TOKEN1_2 ; state.S_TOKEN1_1 ; state.S_TOKEN1_0 ; state.S_DOT1 ; state.S_1 ; state.S_DASH1 ; state.S_M ; state.S_A ; state.S_IDLE ;
+------------------+--------------+-----------------+--------------+---------------+------------------+------------------+------------------+--------------+-----------+---------------+------------------+------------------+------------------+--------------+-----------+---------------+------------------+------------------+------------------+--------------+-----------+---------------+-----------+-----------+--------------+
; state.S_IDLE     ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 0            ;
; state.S_A        ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 1         ; 1            ;
; state.S_M        ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 1         ; 0         ; 1            ;
; state.S_DASH1    ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 1             ; 0         ; 0         ; 1            ;
; state.S_1        ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 1         ; 0             ; 0         ; 0         ; 1            ;
; state.S_DOT1     ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 1            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_TOKEN1_0 ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 1                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_TOKEN1_1 ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 1                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_TOKEN1_2 ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 1                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_DASH2    ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 1             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_2        ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 1         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_DOT2     ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 1            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_TOKEN2_0 ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 1                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_TOKEN2_1 ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 1                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_TOKEN2_2 ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 1                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_DASH3    ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 1             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_3        ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 1         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_DOT3     ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 1            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_TOKEN3_0 ; 0            ; 0               ; 0            ; 0             ; 0                ; 0                ; 1                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_TOKEN3_1 ; 0            ; 0               ; 0            ; 0             ; 0                ; 1                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_TOKEN3_2 ; 0            ; 0               ; 0            ; 0             ; 1                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_DASH4    ; 0            ; 0               ; 0            ; 1             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_HASH     ; 0            ; 0               ; 1            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_PROCESS  ; 0            ; 1               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
; state.S_WAIT     ; 1            ; 0               ; 0            ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0                ; 0                ; 0                ; 0            ; 0         ; 0             ; 0         ; 0         ; 1            ;
+------------------+--------------+-----------------+--------------+---------------+------------------+------------------+------------------+--------------+-----------+---------------+------------------+------------------+------------------+--------------+-----------+---------------+------------------+------------------+------------------+--------------+-----------+---------------+-----------+-----------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |eb_controller_top_module|cpu_controller:inst8|present  ;
+-------------------+-------------------+--------------+------------------+
; Name              ; present.WRITE_MEM ; present.IDLE ; present.READ_MEM ;
+-------------------+-------------------+--------------+------------------+
; present.WRITE_MEM ; 0                 ; 0            ; 0                ;
; present.READ_MEM  ; 1                 ; 0            ; 1                ;
; present.IDLE      ; 1                 ; 1            ; 0                ;
+-------------------+-------------------+--------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |eb_controller_top_module|uart_rx:inst16|state                   ;
+--------------+--------------+------------+-------------+------------+------------+
; Name         ; state.PARITY ; state.DATA ; state.START ; state.IDLE ; state.STOP ;
+--------------+--------------+------------+-------------+------------+------------+
; state.IDLE   ; 0            ; 0          ; 0           ; 0          ; 0          ;
; state.START  ; 0            ; 0          ; 1           ; 1          ; 0          ;
; state.DATA   ; 0            ; 1          ; 0           ; 1          ; 0          ;
; state.PARITY ; 1            ; 0          ; 0           ; 1          ; 0          ;
; state.STOP   ; 0            ; 0          ; 0           ; 1          ; 1          ;
+--------------+--------------+------------+-------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eb_controller_top_module|CSL_Decoder:inst28|state                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1101 ; state.1100 ; state.1011 ; state.1010 ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eb_controller_top_module|start_end_points_decoder:inst13|state                                                                                                                                                                    ;
+---------------------------+--------------+---------------------------+------------------------+--------------------------+-----------------------+------------------+-------------------------+------------------+------------------+--------------+
; Name                      ; state.S_DONE ; state.S_WAIT_ARRIVE_PLACE ; state.S_PROC_SAM_PLACE ; state.S_WAIT_ARRIVE_PICK ; state.S_PROC_SAM_PICK ; state.S_WAIT_SAM ; state.S_WAIT_ARRIVE_CSL ; state.S_PROC_CSL ; state.S_WAIT_CSL ; state.S_INIT ;
+---------------------------+--------------+---------------------------+------------------------+--------------------------+-----------------------+------------------+-------------------------+------------------+------------------+--------------+
; state.S_INIT              ; 0            ; 0                         ; 0                      ; 0                        ; 0                     ; 0                ; 0                       ; 0                ; 0                ; 0            ;
; state.S_WAIT_CSL          ; 0            ; 0                         ; 0                      ; 0                        ; 0                     ; 0                ; 0                       ; 0                ; 1                ; 1            ;
; state.S_PROC_CSL          ; 0            ; 0                         ; 0                      ; 0                        ; 0                     ; 0                ; 0                       ; 1                ; 0                ; 1            ;
; state.S_WAIT_ARRIVE_CSL   ; 0            ; 0                         ; 0                      ; 0                        ; 0                     ; 0                ; 1                       ; 0                ; 0                ; 1            ;
; state.S_WAIT_SAM          ; 0            ; 0                         ; 0                      ; 0                        ; 0                     ; 1                ; 0                       ; 0                ; 0                ; 1            ;
; state.S_PROC_SAM_PICK     ; 0            ; 0                         ; 0                      ; 0                        ; 1                     ; 0                ; 0                       ; 0                ; 0                ; 1            ;
; state.S_WAIT_ARRIVE_PICK  ; 0            ; 0                         ; 0                      ; 1                        ; 0                     ; 0                ; 0                       ; 0                ; 0                ; 1            ;
; state.S_PROC_SAM_PLACE    ; 0            ; 0                         ; 1                      ; 0                        ; 0                     ; 0                ; 0                       ; 0                ; 0                ; 1            ;
; state.S_WAIT_ARRIVE_PLACE ; 0            ; 1                         ; 0                      ; 0                        ; 0                     ; 0                ; 0                       ; 0                ; 0                ; 1            ;
; state.S_DONE              ; 1            ; 0                         ; 0                      ; 0                        ; 0                     ; 0                ; 0                       ; 0                ; 0                ; 1            ;
+---------------------------+--------------+---------------------------+------------------------+--------------------------+-----------------------+------------------+-------------------------+------------------+------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eb_controller_top_module|servo_gripper:inst4|current_state                                                                                                                                                                                                                                                                              ;
+-------------------------------------+-------------------------------+--------------------------+-------------------------------------+---------------------------------+------------------------------+---------------------------+------------------------------------+---------------------------+--------------------------------+--------------------+
; Name                                ; current_state.LEAVE_MOVING_UP ; current_state.LEAVE_WAIT ; current_state.LEAVE_OPENING_GRIPPER ; current_state.LEAVE_MOVING_DOWN ; current_state.GRIP_MOVING_UP ; current_state.GRIP_WAIT_2 ; current_state.GRIP_CLOSING_GRIPPER ; current_state.GRIP_WAIT_1 ; current_state.GRIP_MOVING_DOWN ; current_state.IDLE ;
+-------------------------------------+-------------------------------+--------------------------+-------------------------------------+---------------------------------+------------------------------+---------------------------+------------------------------------+---------------------------+--------------------------------+--------------------+
; current_state.IDLE                  ; 0                             ; 0                        ; 0                                   ; 0                               ; 0                            ; 0                         ; 0                                  ; 0                         ; 0                              ; 0                  ;
; current_state.GRIP_MOVING_DOWN      ; 0                             ; 0                        ; 0                                   ; 0                               ; 0                            ; 0                         ; 0                                  ; 0                         ; 1                              ; 1                  ;
; current_state.GRIP_WAIT_1           ; 0                             ; 0                        ; 0                                   ; 0                               ; 0                            ; 0                         ; 0                                  ; 1                         ; 0                              ; 1                  ;
; current_state.GRIP_CLOSING_GRIPPER  ; 0                             ; 0                        ; 0                                   ; 0                               ; 0                            ; 0                         ; 1                                  ; 0                         ; 0                              ; 1                  ;
; current_state.GRIP_WAIT_2           ; 0                             ; 0                        ; 0                                   ; 0                               ; 0                            ; 1                         ; 0                                  ; 0                         ; 0                              ; 1                  ;
; current_state.GRIP_MOVING_UP        ; 0                             ; 0                        ; 0                                   ; 0                               ; 1                            ; 0                         ; 0                                  ; 0                         ; 0                              ; 1                  ;
; current_state.LEAVE_MOVING_DOWN     ; 0                             ; 0                        ; 0                                   ; 1                               ; 0                            ; 0                         ; 0                                  ; 0                         ; 0                              ; 1                  ;
; current_state.LEAVE_OPENING_GRIPPER ; 0                             ; 0                        ; 1                                   ; 0                               ; 0                            ; 0                         ; 0                                  ; 0                         ; 0                              ; 1                  ;
; current_state.LEAVE_WAIT            ; 0                             ; 1                        ; 0                                   ; 0                               ; 0                            ; 0                         ; 0                                  ; 0                         ; 0                              ; 1                  ;
; current_state.LEAVE_MOVING_UP       ; 1                             ; 0                        ; 0                                   ; 0                               ; 0                            ; 0                         ; 0                                  ; 0                         ; 0                              ; 1                  ;
+-------------------------------------+-------------------------------+--------------------------+-------------------------------------+---------------------------------+------------------------------+---------------------------+------------------------------------+---------------------------+--------------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eb_controller_top_module|servo_gripper:inst4|prev_state                                                                                                                                                                                                                                                ;
+----------------------------------+----------------------------+-----------------------+----------------------------------+------------------------------+---------------------------+------------------------+---------------------------------+------------------------+-----------------------------+-----------------+
; Name                             ; prev_state.LEAVE_MOVING_UP ; prev_state.LEAVE_WAIT ; prev_state.LEAVE_OPENING_GRIPPER ; prev_state.LEAVE_MOVING_DOWN ; prev_state.GRIP_MOVING_UP ; prev_state.GRIP_WAIT_2 ; prev_state.GRIP_CLOSING_GRIPPER ; prev_state.GRIP_WAIT_1 ; prev_state.GRIP_MOVING_DOWN ; prev_state.IDLE ;
+----------------------------------+----------------------------+-----------------------+----------------------------------+------------------------------+---------------------------+------------------------+---------------------------------+------------------------+-----------------------------+-----------------+
; prev_state.IDLE                  ; 0                          ; 0                     ; 0                                ; 0                            ; 0                         ; 0                      ; 0                               ; 0                      ; 0                           ; 0               ;
; prev_state.GRIP_MOVING_DOWN      ; 0                          ; 0                     ; 0                                ; 0                            ; 0                         ; 0                      ; 0                               ; 0                      ; 1                           ; 1               ;
; prev_state.GRIP_WAIT_1           ; 0                          ; 0                     ; 0                                ; 0                            ; 0                         ; 0                      ; 0                               ; 1                      ; 0                           ; 1               ;
; prev_state.GRIP_CLOSING_GRIPPER  ; 0                          ; 0                     ; 0                                ; 0                            ; 0                         ; 0                      ; 1                               ; 0                      ; 0                           ; 1               ;
; prev_state.GRIP_WAIT_2           ; 0                          ; 0                     ; 0                                ; 0                            ; 0                         ; 1                      ; 0                               ; 0                      ; 0                           ; 1               ;
; prev_state.GRIP_MOVING_UP        ; 0                          ; 0                     ; 0                                ; 0                            ; 1                         ; 0                      ; 0                               ; 0                      ; 0                           ; 1               ;
; prev_state.LEAVE_MOVING_DOWN     ; 0                          ; 0                     ; 0                                ; 1                            ; 0                         ; 0                      ; 0                               ; 0                      ; 0                           ; 1               ;
; prev_state.LEAVE_OPENING_GRIPPER ; 0                          ; 0                     ; 1                                ; 0                            ; 0                         ; 0                      ; 0                               ; 0                      ; 0                           ; 1               ;
; prev_state.LEAVE_WAIT            ; 0                          ; 1                     ; 0                                ; 0                            ; 0                         ; 0                      ; 0                               ; 0                      ; 0                           ; 1               ;
; prev_state.LEAVE_MOVING_UP       ; 1                          ; 0                     ; 0                                ; 0                            ; 0                         ; 0                      ; 0                               ; 0                      ; 0                           ; 1               ;
+----------------------------------+----------------------------+-----------------------+----------------------------------+------------------------------+---------------------------+------------------------+---------------------------------+------------------------+-----------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |eb_controller_top_module|RDM:inst21|state                            ;
+--------------+--------------+------------+--------------+--------------+--------------+
; Name         ; state.S_WAIT ; state.S_TX ; state.S_LOAD ; state.S_IDLE ; state.S_DONE ;
+--------------+--------------+------------+--------------+--------------+--------------+
; state.S_IDLE ; 0            ; 0          ; 0            ; 0            ; 0            ;
; state.S_LOAD ; 0            ; 0          ; 1            ; 1            ; 0            ;
; state.S_TX   ; 0            ; 1          ; 0            ; 1            ; 0            ;
; state.S_WAIT ; 1            ; 0          ; 0            ; 1            ; 0            ;
; state.S_DONE ; 0            ; 0          ; 0            ; 1            ; 1            ;
+--------------+--------------+------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |eb_controller_top_module|uart_tx:inst17|state                                ;
+--------------+------------+------------+--------------+------------+-------------+------------+
; Name         ; state.DONE ; state.STOP ; state.PARITY ; state.DATA ; state.START ; state.IDLE ;
+--------------+------------+------------+--------------+------------+-------------+------------+
; state.IDLE   ; 0          ; 0          ; 0            ; 0          ; 0           ; 0          ;
; state.START  ; 0          ; 0          ; 0            ; 0          ; 1           ; 1          ;
; state.DATA   ; 0          ; 0          ; 0            ; 1          ; 0           ; 1          ;
; state.PARITY ; 0          ; 0          ; 1            ; 0          ; 0           ; 1          ;
; state.STOP   ; 0          ; 1          ; 0            ; 0          ; 0           ; 1          ;
; state.DONE   ; 1          ; 0          ; 0            ; 0          ; 0           ; 1          ;
+--------------+------------+------------+--------------+------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal            ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------+------------------------+
; servo_gripper:inst4|grip_done                      ; servo_gripper:inst4|Selector27 ; yes                    ;
; servo_gripper:inst4|leave_done                     ; servo_gripper:inst4|Selector25 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                                ;                        ;
+----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+------------------------------------------------------+--------------------------------------------------------------+
; Register name                                        ; Reason for Removal                                           ;
+------------------------------------------------------+--------------------------------------------------------------+
; led_logic:inst5|rgb_mi[2]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[0][7]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[0][6]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[0][5]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[0][4]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[0][3]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[0][2]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[0][1]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[0][0]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[1][7]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[1][6]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[1][5]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[1][4]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[1][3]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[1][2]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[1][1]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[1][0]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[2][7]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[2][6]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[2][5]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[2][4]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[2][3]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[2][2]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[2][1]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[2][0]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[3][7]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[3][6]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[3][5]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[3][4]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[3][3]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[3][2]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[3][1]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[3][0]                             ; Stuck at VCC due to stuck port data_in                       ;
; RPM:inst22|message_length[2]                         ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[0][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[0][3]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[0][2]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[0][0]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[1][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[1][3]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[1][2]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[1][1]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[1][0]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[2][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[2][4]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[2][1]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[3][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[3][6]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[3][5]                             ; Stuck at VCC due to stuck port data_in                       ;
; RPM:inst22|message[3][4]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[3][1]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[4][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[5][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[6][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[7][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[7][6]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[7][5]                             ; Stuck at VCC due to stuck port data_in                       ;
; RPM:inst22|message[8][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[8][6]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[8][5]                             ; Stuck at VCC due to stuck port data_in                       ;
; RPM:inst22|message[8][4]                             ; Stuck at GND due to stuck port data_in                       ;
; node_position_direction:inst11|directions[20..23]    ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message_length[2]                         ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[0][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[0][3]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[0][2]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[0][0]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[1][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[1][4]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[1][3]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[1][1]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[1][0]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[2][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[2][4]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[2][1]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[3][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[3][6]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[3][5]                             ; Stuck at VCC due to stuck port data_in                       ;
; RDM:inst21|message[3][4]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[3][1]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[4][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[5][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[6][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[7][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[7][6]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[7][5]                             ; Stuck at VCC due to stuck port data_in                       ;
; RDM:inst21|message[8][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[8][6]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[8][5]                             ; Stuck at VCC due to stuck port data_in                       ;
; RDM:inst21|message[8][4]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[13][0]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[8][7]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[8][6]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[8][5]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[8][4]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[8][1]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[9][7]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[9][4]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[9][2]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[9][1]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[10][7]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[11][7]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[11][6]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[11][5]                            ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[11][4]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[11][1]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[12][7]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[12][6]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[12][5]                            ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[12][4]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[12][3]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[12][2]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[13][7]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[13][6]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[13][5]                            ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[13][4]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[13][3]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[13][2]                            ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|message[13][1]                            ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[9][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[9][6]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[9][5]                             ; Stuck at VCC due to stuck port data_in                       ;
; RPM:inst22|message[9][4]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[9][3]                             ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|message[9][2]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[9][7]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[9][6]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[9][5]                             ; Stuck at VCC due to stuck port data_in                       ;
; RDM:inst21|message[9][4]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[9][3]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[9][2]                             ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|message[0][5]                             ; Merged with RDM:inst21|message[1][5]                         ;
; RDM:inst21|message[1][5]                             ; Merged with RDM:inst21|message[5][5]                         ;
; RDM:inst21|message[5][5]                             ; Merged with RDM:inst21|message[2][5]                         ;
; RDM:inst21|message[2][5]                             ; Merged with RDM:inst21|message[4][5]                         ;
; RPM:inst22|message[5][5]                             ; Merged with RPM:inst22|message[4][5]                         ;
; RPM:inst22|message[4][5]                             ; Merged with RPM:inst22|message[2][5]                         ;
; RPM:inst22|message[2][5]                             ; Merged with RPM:inst22|message[1][5]                         ;
; RPM:inst22|message[1][5]                             ; Merged with RPM:inst22|message[0][5]                         ;
; RDM:inst21|message[3][3]                             ; Merged with RDM:inst21|message[2][0]                         ;
; RDM:inst21|message[2][0]                             ; Merged with RDM:inst21|message[2][2]                         ;
; RDM:inst21|message[2][2]                             ; Merged with RDM:inst21|message[2][3]                         ;
; RDM:inst21|message[2][3]                             ; Merged with RDM:inst21|message[2][6]                         ;
; RDM:inst21|message[2][6]                             ; Merged with RDM:inst21|message[1][2]                         ;
; RDM:inst21|message[1][2]                             ; Merged with RDM:inst21|message[0][1]                         ;
; RDM:inst21|message[0][1]                             ; Merged with RDM:inst21|message[0][4]                         ;
; RDM:inst21|message[0][4]                             ; Merged with RDM:inst21|message[0][6]                         ;
; RDM:inst21|message[0][6]                             ; Merged with RDM:inst21|message_length[3]                     ;
; RDM:inst21|message_length[3]                         ; Merged with RDM:inst21|message[1][6]                         ;
; RDM:inst21|message[1][6]                             ; Merged with RDM:inst21|message[8][0]                         ;
; RDM:inst21|message[8][0]                             ; Merged with RDM:inst21|message[6][4]                         ;
; RDM:inst21|message[6][4]                             ; Merged with RDM:inst21|message[5][4]                         ;
; RDM:inst21|message[5][4]                             ; Merged with RDM:inst21|message[5][6]                         ;
; RDM:inst21|message[5][6]                             ; Merged with RDM:inst21|message[4][6]                         ;
; RDM:inst21|message[4][6]                             ; Merged with RDM:inst21|message[3][0]                         ;
; RDM:inst21|message[3][0]                             ; Merged with RDM:inst21|message[3][2]                         ;
; RPM:inst22|message[4][6]                             ; Merged with RPM:inst22|message[3][0]                         ;
; RPM:inst22|message[3][0]                             ; Merged with RPM:inst22|message[3][2]                         ;
; RPM:inst22|message[3][2]                             ; Merged with RPM:inst22|message[3][3]                         ;
; RPM:inst22|message[3][3]                             ; Merged with RPM:inst22|message[2][0]                         ;
; RPM:inst22|message[2][0]                             ; Merged with RPM:inst22|message[5][4]                         ;
; RPM:inst22|message[5][4]                             ; Merged with RPM:inst22|message[2][3]                         ;
; RPM:inst22|message[2][3]                             ; Merged with RPM:inst22|message[8][0]                         ;
; RPM:inst22|message[8][0]                             ; Merged with RPM:inst22|message[2][6]                         ;
; RPM:inst22|message[2][6]                             ; Merged with RPM:inst22|message[1][4]                         ;
; RPM:inst22|message[1][4]                             ; Merged with RPM:inst22|message[5][6]                         ;
; RPM:inst22|message[5][6]                             ; Merged with RPM:inst22|message[2][2]                         ;
; RPM:inst22|message[2][2]                             ; Merged with RPM:inst22|message[0][1]                         ;
; RPM:inst22|message[0][1]                             ; Merged with RPM:inst22|message[0][4]                         ;
; RPM:inst22|message[0][4]                             ; Merged with RPM:inst22|message[6][4]                         ;
; RPM:inst22|message[6][4]                             ; Merged with RPM:inst22|message[0][6]                         ;
; RPM:inst22|message[0][6]                             ; Merged with RPM:inst22|message_length[3]                     ;
; RPM:inst22|message_length[3]                         ; Merged with RPM:inst22|message[1][6]                         ;
; RPM:inst22|message[5][1]                             ; Merged with RPM:inst22|message_length[1]                     ;
; RPM:inst22|message[6][2]                             ; Merged with RPM:inst22|message_length[1]                     ;
; RPM:inst22|message[7][4]                             ; Merged with RPM:inst22|message_length[1]                     ;
; RPM:inst22|message[8][3]                             ; Merged with RPM:inst22|message_length[1]                     ;
; RPM:inst22|message[8][2]                             ; Merged with RPM:inst22|message_length[1]                     ;
; RPM:inst22|message[7][3]                             ; Merged with RPM:inst22|message_length[0]                     ;
; RPM:inst22|message[7][2]                             ; Merged with RPM:inst22|message_length[0]                     ;
; RPM:inst22|message[8][1]                             ; Merged with RPM:inst22|message_length[0]                     ;
; RPM:inst22|message[1][6]                             ; Merged with RPM:inst22|message[0][5]                         ;
; RPM:inst22|message[5][3]                             ; Merged with RPM:inst22|message[4][3]                         ;
; RPM:inst22|message[6][3]                             ; Merged with RPM:inst22|message[4][3]                         ;
; RPM:inst22|message[6][5]                             ; Merged with RPM:inst22|message[6][6]                         ;
; cpu_controller:inst8|ext_wrt_data[27]                ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[27]               ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[28,29]             ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[11,28]            ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[30]                ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[29]               ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[31]                ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[3,4,12..15,30,31] ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[5]                 ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[16]               ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[6,7]               ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[17]               ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[8,9]               ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[6,18]             ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[10,11]             ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[19]               ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[12,13]             ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[7,20]             ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[14,15]             ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[21]               ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[16,17]             ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[1,8,22]           ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[18,19]             ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[23]               ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[20,21]             ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[9,24]             ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[22..24]            ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[5]                ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[25]                ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_data_addr[10,26]            ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; cpu_controller:inst8|ext_wrt_data[26]                ; Merged with cpu_controller:inst8|ext_data_addr[0]            ;
; RDM:inst21|message[5][1]                             ; Merged with RDM:inst21|message_length[1]                     ;
; RDM:inst21|message[6][2]                             ; Merged with RDM:inst21|message_length[1]                     ;
; RDM:inst21|message[7][4]                             ; Merged with RDM:inst21|message_length[1]                     ;
; RDM:inst21|message[8][3]                             ; Merged with RDM:inst21|message_length[1]                     ;
; RDM:inst21|message[8][2]                             ; Merged with RDM:inst21|message_length[1]                     ;
; RDM:inst21|message[4][3]                             ; Merged with RDM:inst21|message_length[0]                     ;
; RDM:inst21|message[7][3]                             ; Merged with RDM:inst21|message_length[0]                     ;
; RDM:inst21|message[7][2]                             ; Merged with RDM:inst21|message_length[0]                     ;
; RDM:inst21|message[8][1]                             ; Merged with RDM:inst21|message_length[0]                     ;
; RDM:inst21|message[4][5]                             ; Merged with RDM:inst21|message[3][2]                         ;
; RDM:inst21|message[6][3]                             ; Merged with RDM:inst21|message[5][3]                         ;
; RDM:inst21|message[6][5]                             ; Merged with RDM:inst21|message[6][6]                         ;
; ADC_Controller:inst1|mem1[2][1]                      ; Merged with ADC_Controller:inst1|mem1[2][0]                  ;
; ADC_Controller:inst1|mem1[0][0]                      ; Merged with ADC_Controller:inst1|mem1[2][0]                  ;
; ADC_Controller:inst1|mem1[1][2]                      ; Merged with ADC_Controller:inst1|mem1[2][0]                  ;
; ADC_Controller:inst1|mem1[1][0]                      ; Merged with ADC_Controller:inst1|mem1[2][2]                  ;
; ADC_Controller:inst1|mem1[1][1]                      ; Merged with ADC_Controller:inst1|mem1[2][2]                  ;
; ADC_Controller:inst1|mem1[0][2]                      ; Merged with ADC_Controller:inst1|mem1[2][2]                  ;
; ADC_Controller:inst1|mem1[0][1]                      ; Merged with ADC_Controller:inst1|mem1[2][2]                  ;
; servo_gripper:inst4|gripper_counter[19]              ; Merged with servo_gripper:inst4|arm_counter[19]              ;
; servo_gripper:inst4|gripper_counter[18]              ; Merged with servo_gripper:inst4|arm_counter[18]              ;
; servo_gripper:inst4|gripper_counter[17]              ; Merged with servo_gripper:inst4|arm_counter[17]              ;
; servo_gripper:inst4|gripper_counter[16]              ; Merged with servo_gripper:inst4|arm_counter[16]              ;
; servo_gripper:inst4|gripper_counter[15]              ; Merged with servo_gripper:inst4|arm_counter[15]              ;
; servo_gripper:inst4|gripper_counter[14]              ; Merged with servo_gripper:inst4|arm_counter[14]              ;
; servo_gripper:inst4|gripper_counter[13]              ; Merged with servo_gripper:inst4|arm_counter[13]              ;
; servo_gripper:inst4|gripper_counter[12]              ; Merged with servo_gripper:inst4|arm_counter[12]              ;
; servo_gripper:inst4|gripper_counter[11]              ; Merged with servo_gripper:inst4|arm_counter[11]              ;
; servo_gripper:inst4|gripper_counter[10]              ; Merged with servo_gripper:inst4|arm_counter[10]              ;
; servo_gripper:inst4|gripper_counter[9]               ; Merged with servo_gripper:inst4|arm_counter[9]               ;
; servo_gripper:inst4|gripper_counter[8]               ; Merged with servo_gripper:inst4|arm_counter[8]               ;
; servo_gripper:inst4|gripper_counter[7]               ; Merged with servo_gripper:inst4|arm_counter[7]               ;
; servo_gripper:inst4|gripper_counter[6]               ; Merged with servo_gripper:inst4|arm_counter[6]               ;
; servo_gripper:inst4|gripper_counter[5]               ; Merged with servo_gripper:inst4|arm_counter[5]               ;
; servo_gripper:inst4|gripper_counter[4]               ; Merged with servo_gripper:inst4|arm_counter[4]               ;
; servo_gripper:inst4|gripper_counter[3]               ; Merged with servo_gripper:inst4|arm_counter[3]               ;
; servo_gripper:inst4|gripper_counter[2]               ; Merged with servo_gripper:inst4|arm_counter[2]               ;
; servo_gripper:inst4|gripper_counter[1]               ; Merged with servo_gripper:inst4|arm_counter[1]               ;
; servo_gripper:inst4|gripper_counter[0]               ; Merged with servo_gripper:inst4|arm_counter[0]               ;
; CSL_Decoder:inst28|csl_prev_node_of_end_point[4]     ; Merged with CSL_Decoder:inst28|csl_end[4]                    ;
; CSL_Decoder:inst28|csl_start[3]                      ; Merged with CSL_Decoder:inst28|csl_end[4]                    ;
; CSL_Decoder:inst28|csl_start[4]                      ; Merged with CSL_Decoder:inst28|csl_end[0]                    ;
; CSL_Decoder:inst28|csl_start[0,2]                    ; Merged with CSL_Decoder:inst28|csl_prev_node_of_end_point[0] ;
; SLM:inst18|message[4][7]                             ; Merged with SLM:inst18|message[4][3]                         ;
; SLM:inst18|message[5][2]                             ; Merged with SLM:inst18|message[4][3]                         ;
; SLM:inst18|message[5][3]                             ; Merged with SLM:inst18|message[4][3]                         ;
; SLM:inst18|message[5][7]                             ; Merged with SLM:inst18|message[4][3]                         ;
; SLM:inst18|message[6][1]                             ; Merged with SLM:inst18|message[4][3]                         ;
; SLM:inst18|message[6][3]                             ; Merged with SLM:inst18|message[4][3]                         ;
; SLM:inst18|message[6][7]                             ; Merged with SLM:inst18|message[4][3]                         ;
; SLM:inst18|message[7][2]                             ; Merged with SLM:inst18|message[4][3]                         ;
; SLM:inst18|message[7][3]                             ; Merged with SLM:inst18|message[4][3]                         ;
; SLM:inst18|message[7][6]                             ; Merged with SLM:inst18|message[4][3]                         ;
; SLM:inst18|message[7][7]                             ; Merged with SLM:inst18|message[4][3]                         ;
; SLM:inst18|message[5][0]                             ; Merged with SLM:inst18|message[4][6]                         ;
; SLM:inst18|message[5][1]                             ; Merged with SLM:inst18|message[4][6]                         ;
; SLM:inst18|message[5][4]                             ; Merged with SLM:inst18|message[4][6]                         ;
; SLM:inst18|message[5][6]                             ; Merged with SLM:inst18|message[4][6]                         ;
; SLM:inst18|message[6][0]                             ; Merged with SLM:inst18|message[4][6]                         ;
; SLM:inst18|message[6][2]                             ; Merged with SLM:inst18|message[4][6]                         ;
; SLM:inst18|message[6][4]                             ; Merged with SLM:inst18|message[4][6]                         ;
; SLM:inst18|message[6][6]                             ; Merged with SLM:inst18|message[4][6]                         ;
; SLM:inst18|message[7][4]                             ; Merged with SLM:inst18|message[4][6]                         ;
; SLM:inst18|message[10][6]                            ; Merged with SLM:inst18|message[10][0]                        ;
; SLM:inst18|message[9][0]                             ; Merged with SLM:inst18|message[10][0]                        ;
; SLM:inst18|message[9][6]                             ; Merged with SLM:inst18|message[10][0]                        ;
; SLM:inst18|message[5][5]                             ; Merged with SLM:inst18|message[4][5]                         ;
; SLM:inst18|message[6][5]                             ; Merged with SLM:inst18|message[4][5]                         ;
; SLM:inst18|message[9][5]                             ; Merged with SLM:inst18|message[10][5]                        ;
; SLM:inst18|message[10][4]                            ; Merged with SLM:inst18|message[10][1]                        ;
; SLM:inst18|message[11][2]                            ; Merged with SLM:inst18|message[11][0]                        ;
; SLM:inst18|message[11][3]                            ; Merged with SLM:inst18|message[11][0]                        ;
; SLM:inst18|message[12][0]                            ; Merged with SLM:inst18|message[11][0]                        ;
; SLM:inst18|message[12][1]                            ; Merged with SLM:inst18|message[11][0]                        ;
; SLM:inst18|message[8][0]                             ; Merged with SLM:inst18|message[11][0]                        ;
; SLM:inst18|message[8][2]                             ; Merged with SLM:inst18|message[11][0]                        ;
; SLM:inst18|message[8][3]                             ; Merged with SLM:inst18|message[11][0]                        ;
; SLM:inst18|message[10][3]                            ; Merged with SLM:inst18|message[10][2]                        ;
; SLM:inst18|message[4][2]                             ; Merged with SLM:inst18|message[4][1]                         ;
; RPM:inst22|message[9][1]                             ; Merged with RPM:inst22|message[9][0]                         ;
; RDM:inst21|message[9][1]                             ; Merged with RDM:inst21|message[9][0]                         ;
; CSL_Decoder:inst28|csl_prev_node_of_end_point[2,3]   ; Merged with CSL_Decoder:inst28|csl_end[3]                    ;
; CSL_Decoder:inst28|csl_start[1]                      ; Merged with CSL_Decoder:inst28|csl_end[3]                    ;
; cpu_controller:inst8|ext_data_addr[0]                ; Stuck at GND due to stuck port data_in                       ;
; ADC_Controller:inst1|mem1[2][0]                      ; Stuck at VCC due to stuck port data_in                       ;
; ADC_Controller:inst1|mem1[2][2]                      ; Stuck at GND due to stuck port data_in                       ;
; RPM:inst22|tx_msg[7]                                 ; Stuck at GND due to stuck port data_in                       ;
; RDM:inst21|tx_msg[7]                                 ; Stuck at GND due to stuck port data_in                       ;
; cpu_controller:inst8|ext_mem_wrt                     ; Merged with cpu_controller:inst8|reset                       ;
; CSL_Decoder:inst28|csl_prev_node_of_end_point[0]     ; Stuck at GND due to stuck port data_in                       ;
; cpu_controller:inst8|ext_data_addr[25]               ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[7][5]                             ; Stuck at VCC due to stuck port data_in                       ;
; SLM:inst18|message[4][3]                             ; Stuck at GND due to stuck port data_in                       ;
; SLM:inst18|tx_msg[7]                                 ; Stuck at GND due to stuck port data_in                       ;
; uart_tx:inst17|shift_reg[7]                          ; Stuck at GND due to stuck port data_in                       ;
; ADC_Controller:inst1|channel_select[2]               ; Stuck at GND due to stuck port data_in                       ;
; ADC_Controller:inst1|data_counter[0]                 ; Merged with ADC_Controller:inst1|din_counter[0]              ;
; black_line_following:inst25|current_state~4          ; Lost fanout                                                  ;
; black_line_following:inst25|current_state~5          ; Lost fanout                                                  ;
; SLM:inst18|state~9                                   ; Lost fanout                                                  ;
; SLM:inst18|state~10                                  ; Lost fanout                                                  ;
; RPM:inst22|state~9                                   ; Lost fanout                                                  ;
; RPM:inst22|state~10                                  ; Lost fanout                                                  ;
; SAM_Decoder:inst27|state~29                          ; Lost fanout                                                  ;
; SAM_Decoder:inst27|state~30                          ; Lost fanout                                                  ;
; SAM_Decoder:inst27|state~31                          ; Lost fanout                                                  ;
; SAM_Decoder:inst27|state~32                          ; Lost fanout                                                  ;
; SAM_Decoder:inst27|state~33                          ; Lost fanout                                                  ;
; uart_rx:inst16|state~7                               ; Lost fanout                                                  ;
; uart_rx:inst16|state~8                               ; Lost fanout                                                  ;
; CSL_Decoder:inst28|state~2                           ; Lost fanout                                                  ;
; CSL_Decoder:inst28|state~3                           ; Lost fanout                                                  ;
; CSL_Decoder:inst28|state~4                           ; Lost fanout                                                  ;
; CSL_Decoder:inst28|state~5                           ; Lost fanout                                                  ;
; start_end_points_decoder:inst13|state~14             ; Lost fanout                                                  ;
; start_end_points_decoder:inst13|state~15             ; Lost fanout                                                  ;
; start_end_points_decoder:inst13|state~16             ; Lost fanout                                                  ;
; start_end_points_decoder:inst13|state~17             ; Lost fanout                                                  ;
; servo_gripper:inst4|current_state~4                  ; Lost fanout                                                  ;
; servo_gripper:inst4|current_state~5                  ; Lost fanout                                                  ;
; servo_gripper:inst4|current_state~6                  ; Lost fanout                                                  ;
; servo_gripper:inst4|current_state~7                  ; Lost fanout                                                  ;
; servo_gripper:inst4|prev_state~4                     ; Lost fanout                                                  ;
; servo_gripper:inst4|prev_state~5                     ; Lost fanout                                                  ;
; servo_gripper:inst4|prev_state~6                     ; Lost fanout                                                  ;
; servo_gripper:inst4|prev_state~7                     ; Lost fanout                                                  ;
; RDM:inst21|state~9                                   ; Lost fanout                                                  ;
; RDM:inst21|state~10                                  ; Lost fanout                                                  ;
; uart_tx:inst17|state~8                               ; Lost fanout                                                  ;
; uart_tx:inst17|state~9                               ; Lost fanout                                                  ;
; uart_tx:inst17|state~10                              ; Lost fanout                                                  ;
; SLM:inst18|message[10][5]                            ; Merged with SLM:inst18|message[10][0]                        ;
; ADC_Controller:inst1|data_counter[1]                 ; Merged with ADC_Controller:inst1|din_counter[1]              ;
; ADC_Controller:inst1|data_counter[2]                 ; Merged with ADC_Controller:inst1|din_counter[2]              ;
; ADC_Controller:inst1|data_counter[3]                 ; Merged with ADC_Controller:inst1|din_counter[3]              ;
; Total Number of Removed Registers = 381              ;                                                              ;
+------------------------------------------------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                  ;
+------------------------------+---------------------------+---------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register            ;
+------------------------------+---------------------------+---------------------------------------------------+
; RPM:inst22|message_length[2] ; Stuck at GND              ; RPM:inst22|tx_msg[7], uart_tx:inst17|shift_reg[7] ;
;                              ; due to stuck port data_in ;                                                   ;
; SLM:inst18|message[0][7]     ; Stuck at GND              ; SLM:inst18|tx_msg[7]                              ;
;                              ; due to stuck port data_in ;                                                   ;
; RDM:inst21|message_length[2] ; Stuck at GND              ; RDM:inst21|tx_msg[7]                              ;
;                              ; due to stuck port data_in ;                                                   ;
+------------------------------+---------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5877  ;
; Number of registers using Synchronous Clear  ; 208   ;
; Number of registers using Synchronous Load   ; 126   ;
; Number of registers using Asynchronous Clear ; 1101  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4293  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; servo_gripper:inst4|arm_control[16]                                                                                                                                                                                                                                                                                             ; 7       ;
; servo_gripper:inst4|arm_control[14]                                                                                                                                                                                                                                                                                             ; 7       ;
; servo_gripper:inst4|arm_control[13]                                                                                                                                                                                                                                                                                             ; 7       ;
; servo_gripper:inst4|arm_control[12]                                                                                                                                                                                                                                                                                             ; 7       ;
; servo_gripper:inst4|arm_control[9]                                                                                                                                                                                                                                                                                              ; 7       ;
; servo_gripper:inst4|arm_control[8]                                                                                                                                                                                                                                                                                              ; 7       ;
; servo_gripper:inst4|arm_control[4]                                                                                                                                                                                                                                                                                              ; 7       ;
; servo_gripper:inst4|arm_control[3]                                                                                                                                                                                                                                                                                              ; 7       ;
; servo_gripper:inst4|gripper_control[16]                                                                                                                                                                                                                                                                                         ; 5       ;
; servo_gripper:inst4|gripper_control[14]                                                                                                                                                                                                                                                                                         ; 5       ;
; servo_gripper:inst4|gripper_control[12]                                                                                                                                                                                                                                                                                         ; 4       ;
; servo_gripper:inst4|gripper_control[10]                                                                                                                                                                                                                                                                                         ; 5       ;
; servo_gripper:inst4|gripper_control[8]                                                                                                                                                                                                                                                                                          ; 5       ;
; servo_gripper:inst4|gripper_control[7]                                                                                                                                                                                                                                                                                          ; 5       ;
; servo_gripper:inst4|gripper_control[6]                                                                                                                                                                                                                                                                                          ; 5       ;
; servo_gripper:inst4|gripper_control[3]                                                                                                                                                                                                                                                                                          ; 5       ;
; servo_gripper:inst4|gripper_control[2]                                                                                                                                                                                                                                                                                          ; 4       ;
; ADC_Controller:inst1|adc_cs                                                                                                                                                                                                                                                                                                     ; 2       ;
; uart_tx:inst17|tx                                                                                                                                                                                                                                                                                                               ; 2       ;
; color_sensor:inst7|filter[1]                                                                                                                                                                                                                                                                                                    ; 20      ;
; color_sensor:inst7|filter[0]                                                                                                                                                                                                                                                                                                    ; 21      ;
; start_end_points_decoder:inst13|start_point[0]                                                                                                                                                                                                                                                                                  ; 8       ;
; turn_direction_logic:inst|turn_direction[1]                                                                                                                                                                                                                                                                                     ; 5       ;
; SLM:inst18|tx_msg[4]                                                                                                                                                                                                                                                                                                            ; 1       ;
; SLM:inst18|tx_msg[6]                                                                                                                                                                                                                                                                                                            ; 1       ;
; SLM:inst18|tx_msg[0]                                                                                                                                                                                                                                                                                                            ; 1       ;
; SLM:inst18|tx_msg[1]                                                                                                                                                                                                                                                                                                            ; 1       ;
; pwm_generator:inst12|pwm_b                                                                                                                                                                                                                                                                                                      ; 2       ;
; pwm_generator:inst12|pwm_f                                                                                                                                                                                                                                                                                                      ; 2       ;
; cpu_controller:inst8|reset                                                                                                                                                                                                                                                                                                      ; 82      ;
; RPM:inst22|message[0][5]                                                                                                                                                                                                                                                                                                        ; 8       ;
; SLM:inst18|message[4][5]                                                                                                                                                                                                                                                                                                        ; 2       ;
; pwm_generator:inst12|clk_500Hz                                                                                                                                                                                                                                                                                                  ; 14      ;
; SLM:inst18|fsu_count[0]                                                                                                                                                                                                                                                                                                         ; 5       ;
; SLM:inst18|psu_count[0]                                                                                                                                                                                                                                                                                                         ; 5       ;
; SLM:inst18|wsu_count[0]                                                                                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 46                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |eb_controller_top_module|cpu_controller:inst8|ext_data_addr[25]                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |eb_controller_top_module|cpu_controller:inst8|ext_wrt_data[0]                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |eb_controller_top_module|uart_rx:inst16|sample_counter[4]                                      ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |eb_controller_top_module|led_logic:inst5|mi_counter[14]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |eb_controller_top_module|uart_tx:inst17|baud_counter[4]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |eb_controller_top_module|turn_direction_logic:inst|var_index[3]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |eb_controller_top_module|ADC_Controller:inst1|channel_select[2]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |eb_controller_top_module|color_sensor:inst7|red_count[15]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg|q[1]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg|q[29] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |eb_controller_top_module|pwm_generator:inst12|counter_1MHz[0]                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |eb_controller_top_module|servo_gripper:inst4|arm_control[10]                                   ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |eb_controller_top_module|servo_gripper:inst4|state_timer[24]                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |eb_controller_top_module|servo_gripper:inst4|gripper_control[9]                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |eb_controller_top_module|servo_gripper:inst4|arm_step_counter[12]                              ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |eb_controller_top_module|servo_gripper:inst4|gripper_step_counter[24]                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |eb_controller_top_module|CSL_Decoder:inst28|unit_type[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |eb_controller_top_module|color_sensor:inst7|color[1]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |eb_controller_top_module|color_sensor:inst7|blue_count[11]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |eb_controller_top_module|color_sensor:inst7|green_count[1]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |eb_controller_top_module|start_end_points_decoder:inst13|end_point[2]                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |eb_controller_top_module|start_end_points_decoder:inst13|end_point[1]                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |eb_controller_top_module|SLM:inst18|index[0]                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |eb_controller_top_module|uart_tx:inst17|bit_count[1]                                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |eb_controller_top_module|uart_tx:inst17|shift_reg[1]                                           ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |eb_controller_top_module|SLM:inst18|message[4][3]                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |eb_controller_top_module|CSL_Decoder:inst28|csl_end[2]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |eb_controller_top_module|CSL_Decoder:inst28|csl_end[3]                                         ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[63][21]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[62][4]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[61][11]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[60][20]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[59][26]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[58][16]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[57][22]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[56][17]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[55][26]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[54][26]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[53][26]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[52][26]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[51][26]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[50][15]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[49][20]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[48][2]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[47][2]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[46][27]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[45][25]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[44][3]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[43][4]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[42][1]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[41][13]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[40][15]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[39][4]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[38][7]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[37][16]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[36][18]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[35][1]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[34][1]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[33][29]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[32][22]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[31][15]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[30][7]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[29][9]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[28][1]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[27][18]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[26][19]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[25][17]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[24][14]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[23][7]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[22][30]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[21][5]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[20][1]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[19][1]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[18][8]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[17][2]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[16][14]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[15][26]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[14][26]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[13][26]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[12][26]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[11][26]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[10][26]                ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[9][16]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[8][9]                  ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[7][19]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[6][26]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[5][8]                  ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[4][1]                  ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[3][31]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[2][8]                  ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[1][22]                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|data_ram[0][23]                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |eb_controller_top_module|led_logic:inst5|rgb3[0]                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |eb_controller_top_module|start_end_points_decoder:inst13|prev_node_of_start_point[3]           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |eb_controller_top_module|start_end_points_decoder:inst13|start_point[2]                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |eb_controller_top_module|SLM:inst18|message[7][0]                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |eb_controller_top_module|led_logic:inst5|rgb1[2]                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |eb_controller_top_module|led_logic:inst5|rgb2[0]                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |eb_controller_top_module|SAM_Decoder:inst27|subunit[1]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |eb_controller_top_module|servo_gripper:inst4|arm_control[16]                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |eb_controller_top_module|servo_gripper:inst4|gripper_control[8]                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |eb_controller_top_module|SLM:inst18|message[4][5]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eb_controller_top_module|node_position_direction:inst11|Mux9                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |eb_controller_top_module|message_select:inst24|tx_data[2]                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |eb_controller_top_module|ADC_Controller:inst1|channel                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |eb_controller_top_module|node_position_direction:inst11|Mux9                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |eb_controller_top_module|node_position_direction:inst11|Mux9                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |eb_controller_top_module|node_position_direction:inst11|Mux9                                   ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[23] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |eb_controller_top_module|cpu_controller:inst8|Selector6                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |eb_controller_top_module|RPM:inst22|Selector6                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |eb_controller_top_module|RDM:inst21|Selector5                                                  ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem|Mux2050                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[11] ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[14] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |eb_controller_top_module|SLM:inst18|Selector3                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |eb_controller_top_module|node_position_direction:inst11|Mux9                                   ;
; 13:1               ; 7 bits    ; 56 LEs        ; 49 LEs               ; 7 LEs                  ; No         ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|alu:alu|alu_out[22]  ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|alu:alu|alu_out[8]   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |eb_controller_top_module|uart_rx:inst16|Selector3                                              ;
; 14:1               ; 4 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; No         ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|alu:alu|alu_out[25]  ;
; 13:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|alu:alu|alu_out[5]   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[1]  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |eb_controller_top_module|start_end_points_decoder:inst13|Selector17                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |eb_controller_top_module|uart_tx:inst17|Selector16                                             ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[3]  ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|alu:alu|alu_out[28]  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|alu:alu|alu_out[3]   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |eb_controller_top_module|servo_gripper:inst4|Selector6                                         ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |eb_controller_top_module|servo_gripper:inst4|Selector4                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Controller:inst1 ;
+----------------+--------------+-----------------------------------+
; Parameter Name ; Value        ; Type                              ;
+----------------+--------------+-----------------------------------+
; THRESHOLD      ; 000111110100 ; Unsigned Binary                   ;
+----------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:inst17 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; BAUD_COUNT     ; 27    ; Signed Integer                     ;
; IDLE           ; 0     ; Signed Integer                     ;
; START          ; 1     ; Signed Integer                     ;
; DATA           ; 2     ; Signed Integer                     ;
; PARITY         ; 3     ; Signed Integer                     ;
; STOP           ; 4     ; Signed Integer                     ;
; DONE           ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servo_gripper:inst4     ;
+-----------------------+----------------------------+-----------------+
; Parameter Name        ; Value                      ; Type            ;
+-----------------------+----------------------------+-----------------+
; PWM_UPPER_LIMIT       ; 10111001100011000          ; Unsigned Binary ;
; PWM_LOWER_LIMIT       ; 10001000101110000          ; Unsigned Binary ;
; STEP_INTERVAL_ARM     ; 00000001111010000100100000 ; Unsigned Binary ;
; STEP_SIZE_ARM         ; 00000000111110100          ; Unsigned Binary ;
; PWM_OPEN              ; 10101010111001100          ; Unsigned Binary ;
; PWM_CLOSED            ; 01111010000100100          ; Unsigned Binary ;
; STEP_INTERVAL_GRIP    ; 00000001111010000100100000 ; Unsigned Binary ;
; STEP_SIZE_GRIP        ; 00000000111110100          ; Unsigned Binary ;
; IDLE                  ; 0000                       ; Unsigned Binary ;
; GRIP_MOVING_DOWN      ; 0001                       ; Unsigned Binary ;
; GRIP_WAIT_1           ; 0010                       ; Unsigned Binary ;
; GRIP_CLOSING_GRIPPER  ; 0011                       ; Unsigned Binary ;
; GRIP_WAIT_2           ; 0100                       ; Unsigned Binary ;
; GRIP_MOVING_UP        ; 0101                       ; Unsigned Binary ;
; LEAVE_MOVING_DOWN     ; 0110                       ; Unsigned Binary ;
; LEAVE_OPENING_GRIPPER ; 0111                       ; Unsigned Binary ;
; LEAVE_WAIT            ; 1000                       ; Unsigned Binary ;
; LEAVE_MOVING_UP       ; 1001                       ; Unsigned Binary ;
+-----------------------+----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CSL_Decoder:inst28 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; PU_START       ; 01010 ; Unsigned Binary                        ;
; PU_END         ; 11110 ; Unsigned Binary                        ;
; PU_PREV        ; 11100 ; Unsigned Binary                        ;
; FU_START       ; 11000 ; Unsigned Binary                        ;
; FU_END         ; 10011 ; Unsigned Binary                        ;
; FU_PREV        ; 10010 ; Unsigned Binary                        ;
; WU_START       ; 10010 ; Unsigned Binary                        ;
; WU_END         ; 01011 ; Unsigned Binary                        ;
; WU_PREV        ; 01100 ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:inst16 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                    ;
; START          ; 001   ; Unsigned Binary                    ;
; DATA           ; 010   ; Unsigned Binary                    ;
; PARITY         ; 011   ; Unsigned Binary                    ;
; STOP           ; 100   ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: turn_direction_logic:inst ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; PU_path_length ; 100   ; Unsigned Binary                               ;
; FU_path_length ; 100   ; Unsigned Binary                               ;
; WU_path_length ; 100   ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: node_position_direction:inst11 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LEFT           ; 01    ; Unsigned Binary                                    ;
; STRAIGHT       ; 11    ; Unsigned Binary                                    ;
; RIGHT          ; 10    ; Unsigned Binary                                    ;
; U_TURN         ; 00    ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_controller:inst8 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WRITE_MEM      ; 00    ; Unsigned Binary                          ;
; READ_MEM       ; 01    ; Unsigned Binary                          ;
; IDLE           ; 10    ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:pcaddbranch ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:pcmux ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:pcjalrmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|reg_file:rf ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:srcbmux ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|alu:alu ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:auipcadder ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|instr_mem:instrmem ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                              ;
; MEM_SIZE       ; 512   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst14|data_mem:datamem ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                            ;
; MEM_SIZE       ; 64    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SAM_Decoder:inst27 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; PSU1           ; 11011 ; Unsigned Binary                        ;
; PSU2           ; 11101 ; Unsigned Binary                        ;
; PSU3           ; 11111 ; Unsigned Binary                        ;
; MU1            ; 01001 ; Unsigned Binary                        ;
; MU2            ; 01000 ; Unsigned Binary                        ;
; MU3            ; 00111 ; Unsigned Binary                        ;
; SU1            ; 00101 ; Unsigned Binary                        ;
; SU2            ; 00100 ; Unsigned Binary                        ;
; SU3            ; 00011 ; Unsigned Binary                        ;
; FSU1           ; 11001 ; Unsigned Binary                        ;
; FSU2           ; 10110 ; Unsigned Binary                        ;
; FSU3           ; 10100 ; Unsigned Binary                        ;
; WSU1           ; 10001 ; Unsigned Binary                        ;
; WSU2           ; 01111 ; Unsigned Binary                        ;
; WSU3           ; 01101 ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_sensor:inst7 ;
+-----------------+-------+---------------------------------------+
; Parameter Name  ; Value ; Type                                  ;
+-----------------+-------+---------------------------------------+
; ST_RED          ; 00    ; Unsigned Binary                       ;
; ST_BLUE         ; 01    ; Unsigned Binary                       ;
; ST_CLEAR        ; 10    ; Unsigned Binary                       ;
; ST_GREEN        ; 11    ; Unsigned Binary                       ;
; WHITE_THRESHOLD ; 350   ; Signed Integer                        ;
; COLOR_THRESHOLD ; 50    ; Signed Integer                        ;
+-----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 131                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 131                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 414                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 131                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4            ; Untyped                        ;
; LPM_WIDTHB                                     ; 4            ; Untyped                        ;
; LPM_WIDTHP                                     ; 8            ; Untyped                        ;
; LPM_WIDTHR                                     ; 8            ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4            ; Untyped                        ;
; LPM_WIDTHB                                     ; 4            ; Untyped                        ;
; LPM_WIDTHP                                     ; 8            ; Untyped                        ;
; LPM_WIDTHR                                     ; 8            ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                         ;
; LPM_WIDTHB                                     ; 4            ; Untyped                         ;
; LPM_WIDTHP                                     ; 8            ; Untyped                         ;
; LPM_WIDTHR                                     ; 8            ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                         ;
; LPM_WIDTHB                                     ; 4            ; Untyped                         ;
; LPM_WIDTHP                                     ; 8            ; Untyped                         ;
; LPM_WIDTHR                                     ; 8            ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                         ;
; LPM_WIDTHB                                     ; 4            ; Untyped                         ;
; LPM_WIDTHP                                     ; 8            ; Untyped                         ;
; LPM_WIDTHR                                     ; 8            ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                         ;
; LPM_WIDTHB                                     ; 4            ; Untyped                         ;
; LPM_WIDTHP                                     ; 8            ; Untyped                         ;
; LPM_WIDTHR                                     ; 8            ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult15 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                         ;
; LPM_WIDTHB                                     ; 4            ; Untyped                         ;
; LPM_WIDTHP                                     ; 8            ; Untyped                         ;
; LPM_WIDTHR                                     ; 8            ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                         ;
; LPM_WIDTHB                                     ; 4            ; Untyped                         ;
; LPM_WIDTHP                                     ; 8            ; Untyped                         ;
; LPM_WIDTHR                                     ; 8            ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult17 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                         ;
; LPM_WIDTHB                                     ; 4            ; Untyped                         ;
; LPM_WIDTHP                                     ; 8            ; Untyped                         ;
; LPM_WIDTHR                                     ; 8            ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult16 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                         ;
; LPM_WIDTHB                                     ; 4            ; Untyped                         ;
; LPM_WIDTHP                                     ; 8            ; Untyped                         ;
; LPM_WIDTHR                                     ; 8            ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult19 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                         ;
; LPM_WIDTHB                                     ; 4            ; Untyped                         ;
; LPM_WIDTHP                                     ; 8            ; Untyped                         ;
; LPM_WIDTHR                                     ; 8            ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult18 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                         ;
; LPM_WIDTHB                                     ; 4            ; Untyped                         ;
; LPM_WIDTHP                                     ; 8            ; Untyped                         ;
; LPM_WIDTHR                                     ; 8            ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4            ; Untyped                        ;
; LPM_WIDTHB                                     ; 4            ; Untyped                        ;
; LPM_WIDTHP                                     ; 8            ; Untyped                        ;
; LPM_WIDTHR                                     ; 8            ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4            ; Untyped                        ;
; LPM_WIDTHB                                     ; 4            ; Untyped                        ;
; LPM_WIDTHP                                     ; 8            ; Untyped                        ;
; LPM_WIDTHR                                     ; 8            ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4            ; Untyped                        ;
; LPM_WIDTHB                                     ; 4            ; Untyped                        ;
; LPM_WIDTHP                                     ; 8            ; Untyped                        ;
; LPM_WIDTHR                                     ; 8            ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4            ; Untyped                        ;
; LPM_WIDTHB                                     ; 4            ; Untyped                        ;
; LPM_WIDTHP                                     ; 8            ; Untyped                        ;
; LPM_WIDTHR                                     ; 8            ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4            ; Untyped                        ;
; LPM_WIDTHB                                     ; 4            ; Untyped                        ;
; LPM_WIDTHP                                     ; 8            ; Untyped                        ;
; LPM_WIDTHR                                     ; 8            ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4            ; Untyped                        ;
; LPM_WIDTHB                                     ; 4            ; Untyped                        ;
; LPM_WIDTHP                                     ; 8            ; Untyped                        ;
; LPM_WIDTHR                                     ; 8            ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4            ; Untyped                        ;
; LPM_WIDTHB                                     ; 4            ; Untyped                        ;
; LPM_WIDTHP                                     ; 8            ; Untyped                        ;
; LPM_WIDTHR                                     ; 8            ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: node_position_direction:inst11|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4            ; Untyped                        ;
; LPM_WIDTHB                                     ; 4            ; Untyped                        ;
; LPM_WIDTHP                                     ; 8            ; Untyped                        ;
; LPM_WIDTHR                                     ; 8            ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_g1t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                         ;
+---------------------------------------+------------------------------------------------+
; Name                                  ; Value                                          ;
+---------------------------------------+------------------------------------------------+
; Number of entity instances            ; 20                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult15 ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult17 ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult16 ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult19 ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult18 ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; node_position_direction:inst11|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 4                                              ;
;     -- LPM_WIDTHB                     ; 4                                              ;
;     -- LPM_WIDTHP                     ; 8                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
+---------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux" ;
+-----------+-------+----------+--------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                      ;
+-----------+-------+----------+--------------------------------------------------------------+
; d1[11..0] ; Input ; Info     ; Stuck at GND                                                 ;
+-----------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:auipcadder" ;
+----------+-------+----------+-----------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                         ;
+----------+-------+----------+-----------------------------------------------------------------+
; a[11..0] ; Input ; Info     ; Stuck at GND                                                    ;
+----------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4" ;
+----------+-------+----------+-------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                     ;
+----------+-------+----------+-------------------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                                ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                                ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                                ;
+----------+-------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 131                 ; 131              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 148                         ;
; cycloneiii_ff         ; 3940                        ;
;     CLR               ; 112                         ;
;     CLR SLD           ; 38                          ;
;     ENA               ; 3258                        ;
;     ENA CLR           ; 204                         ;
;     ENA CLR SCLR      ; 84                          ;
;     ENA CLR SLD       ; 11                          ;
;     ENA SCLR          ; 71                          ;
;     ENA SLD           ; 6                           ;
;     SCLR SLD          ; 5                           ;
;     plain             ; 151                         ;
; cycloneiii_lcell_comb ; 7422                        ;
;     arith             ; 898                         ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 307                         ;
;         3 data inputs ; 570                         ;
;     normal            ; 6524                        ;
;         0 data inputs ; 41                          ;
;         1 data inputs ; 41                          ;
;         2 data inputs ; 323                         ;
;         3 data inputs ; 713                         ;
;         4 data inputs ; 5406                        ;
;                       ;                             ;
; Max LUT depth         ; 35.00                       ;
; Average LUT depth     ; 16.74                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:42     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                        ; Details                                                                                                                                                        ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CSL_Decoder:inst28|Go_to_WU                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CSL_Decoder:inst28|Go_to_WU                              ; N/A                                                                                                                                                            ;
; CSL_Decoder:inst28|Go_to_WU                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CSL_Decoder:inst28|Go_to_WU                              ; N/A                                                                                                                                                            ;
; black_line_following:inst25|line_sensor[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst1|LessThan7~3                         ; N/A                                                                                                                                                            ;
; black_line_following:inst25|line_sensor[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst1|LessThan7~3                         ; N/A                                                                                                                                                            ;
; black_line_following:inst25|line_sensor[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst1|LessThan6~3                         ; N/A                                                                                                                                                            ;
; black_line_following:inst25|line_sensor[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst1|LessThan6~3                         ; N/A                                                                                                                                                            ;
; black_line_following:inst25|line_sensor[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst1|LessThan5~3                         ; N/A                                                                                                                                                            ;
; black_line_following:inst25|line_sensor[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst1|LessThan5~3                         ; N/A                                                                                                                                                            ;
; clk                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[0][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[0][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[2][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[2][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[2][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[2][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[2][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[2][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[2][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[2][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[2][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[2][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[3][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[3][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[3][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[3][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[3][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[3][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[3][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[3][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[3][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[3][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[0][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[0][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[4][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[4][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[4][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[4][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[4][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[4][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[4][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[4][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[4][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[4][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[5][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[5][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[5][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[5][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[5][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[5][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[5][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[5][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[5][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[5][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[0][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[0][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[6][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[6][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[6][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[6][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[32]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[6][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[32]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[6][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[33]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[6][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[33]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[6][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[34]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[6][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[34]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[6][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[35]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[7][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[35]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[7][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[36]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[7][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[36]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[7][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[37]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[7][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[37]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[7][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[38]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[7][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[38]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[7][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[39]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[7][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[39]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[7][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[0][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[0][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[40]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[8][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[40]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[8][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[41]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[8][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[41]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[8][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[42]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[8][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[42]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[8][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[43]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[8][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[43]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[8][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[44]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[8][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[44]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[8][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[45]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[9][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[45]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[9][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[46]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[9][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[46]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[9][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[47]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[9][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[47]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[9][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[48]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[9][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[48]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[9][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[49]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[9][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[49]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[9][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[0][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[0][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[50]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[10][0]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[50]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[10][0]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[51]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[10][1]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[51]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[10][1]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[52]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[10][2]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[52]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[10][2]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[53]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[10][3]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[53]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[10][3]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[54]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[10][4]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[54]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[10][4]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[55]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[11][0]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[55]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[11][0]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[56]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[11][1]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[56]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[11][1]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[57]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[11][2]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[57]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[11][2]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[58]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[11][3]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[58]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[11][3]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[59]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[11][4]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[59]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[11][4]                         ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[1][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[1][0]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[60]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[60]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[61]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[61]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[62]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[62]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[63]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[63]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[64]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[64]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[65]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[65]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[66]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[66]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[67]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[67]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[68]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[68]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[69]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[69]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[1][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[1][1]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[70]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[70]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[71]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[71]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[72]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[72]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[73]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[73]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[74]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[74]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[1][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[1][2]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[1][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[1][3]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[1][4]                          ; N/A                                                                                                                                                            ;
; cpu_controller:inst8|node_values[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst8|path[1][4]                          ; N/A                                                                                                                                                            ;
; enA                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; black_line_following:inst25|enA                          ; N/A                                                                                                                                                            ;
; enA                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; black_line_following:inst25|enA                          ; N/A                                                                                                                                                            ;
; enB                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; black_line_following:inst25|enB                          ; N/A                                                                                                                                                            ;
; enB                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; black_line_following:inst25|enB                          ; N/A                                                                                                                                                            ;
; in1                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; black_line_following:inst25|in1                          ; N/A                                                                                                                                                            ;
; in1                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; black_line_following:inst25|in1                          ; N/A                                                                                                                                                            ;
; in2                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; black_line_following:inst25|in2                          ; N/A                                                                                                                                                            ;
; in2                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; black_line_following:inst25|in2                          ; N/A                                                                                                                                                            ;
; in3                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; black_line_following:inst25|in3                          ; N/A                                                                                                                                                            ;
; in3                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; black_line_following:inst25|in3                          ; N/A                                                                                                                                                            ;
; in4                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; black_line_following:inst25|in4                          ; N/A                                                                                                                                                            ;
; in4                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; black_line_following:inst25|in4                          ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[0]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[0]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[10]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[10]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[11]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[11]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[12]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[12]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[13]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[13]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[14]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[14]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[15]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[15]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[16]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[16]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[17]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[17]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[18]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[18]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[19]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[19]            ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[1]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[1]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[2]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[2]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[3]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[3]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[4]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[4]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[5]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[5]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[6]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[6]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[7]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[7]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[8]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[8]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[9]             ; N/A                                                                                                                                                            ;
; node_position_direction:inst11|directions[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; node_position_direction:inst11|directions[9]             ; N/A                                                                                                                                                            ;
; robot_enabler:inst10|robot_enabled             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; robot_enabler:inst10|robot_enabled                       ; N/A                                                                                                                                                            ;
; robot_enabler:inst10|robot_enabled             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; robot_enabler:inst10|robot_enabled                       ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|end_point[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|end_point[0]             ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|end_point[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|end_point[0]             ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|end_point[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|end_point[1]             ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|end_point[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|end_point[1]             ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|end_point[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|end_point[2]             ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|end_point[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|end_point[2]             ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|end_point[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|end_point[3]             ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|end_point[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|end_point[3]             ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|end_point[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|end_point[4]             ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|end_point[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|end_point[4]             ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|start_point[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|start_point[0]~_wirecell ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|start_point[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|start_point[0]~_wirecell ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|start_point[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|start_point[1]           ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|start_point[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|start_point[1]           ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|start_point[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|start_point[2]           ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|start_point[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|start_point[2]           ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|start_point[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|start_point[3]           ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|start_point[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|start_point[3]           ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|start_point[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|start_point[4]           ; N/A                                                                                                                                                            ;
; start_end_points_decoder:inst13|start_point[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_end_points_decoder:inst13|start_point[4]           ; N/A                                                                                                                                                            ;
; turn_direction_logic:inst|WU_seq[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|WU_seq[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; turn_direction_logic:inst|turn_direction[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; turn_direction_logic:inst|turn_direction[0]              ; N/A                                                                                                                                                            ;
; turn_direction_logic:inst|turn_direction[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; turn_direction_logic:inst|turn_direction[0]              ; N/A                                                                                                                                                            ;
; turn_direction_logic:inst|turn_direction[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; turn_direction_logic:inst|turn_direction[1]~_wirecell    ; N/A                                                                                                                                                            ;
; turn_direction_logic:inst|turn_direction[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; turn_direction_logic:inst|turn_direction[1]~_wirecell    ; N/A                                                                                                                                                            ;
; turn_direction_logic:inst|unit_lap_done        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; turn_direction_logic:inst|unit_lap_done                  ; N/A                                                                                                                                                            ;
; turn_direction_logic:inst|unit_lap_done        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; turn_direction_logic:inst|unit_lap_done                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                                                                                            ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jul 21 19:03:06 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eb_controller -c eb_controller
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file message_select.v
    Info (12023): Found entity 1: message_select File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/message_select.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/components/reset_ff.v
    Info (12023): Found entity 1: reset_ff File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/reset_ff.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/reg_file.v
    Info (12023): Found entity 1: reg_file File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/reg_file.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file code/components/mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/mux4.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/mux3.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/mux2.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/main_decoder.v
    Info (12023): Found entity 1: main_decoder File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/main_decoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/imm_extend.v
    Info (12023): Found entity 1: imm_extend File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/imm_extend.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file code/components/datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file code/components/controller.v
    Info (12023): Found entity 1: controller File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/controller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v
    Info (12023): Found entity 1: alu_decoder File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/alu_decoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/adder.v
    Info (12023): Found entity 1: adder File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/adder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/t1c_riscv_cpu.v
    Info (12023): Found entity 1: t1c_riscv_cpu File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/t1c_riscv_cpu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/riscv_cpu.v
    Info (12023): Found entity 1: riscv_cpu File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/riscv_cpu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/instr_mem.v
    Info (12023): Found entity 1: instr_mem File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/instr_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/data_mem.v
    Info (12023): Found entity 1: data_mem File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/data_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file black_line_following.v
    Info (12023): Found entity 1: black_line_following File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/Black_line_following.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adc_controller.v
    Info (12023): Found entity 1: ADC_Controller File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/ADC_controller.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file freq_scaling_3125k.v
    Info (12023): Found entity 1: freq_scaling_3125k File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/freq_scaling_3125k.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file sam_decoder.v
    Info (12023): Found entity 1: SAM_Decoder File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file csl_decoder.v
    Info (12023): Found entity 1: CSL_Decoder File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/CSL_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file turn_direction_logic.v
    Info (12023): Found entity 1: turn_direction_logic File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pwm_generator.v
    Info (12023): Found entity 1: pwm_generator File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/pwm_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_sensor.v
    Info (12023): Found entity 1: color_sensor File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/color_sensor.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file led_logic.v
    Info (12023): Found entity 1: led_logic File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/led_logic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file slm.v
    Info (12023): Found entity 1: SLM File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file rpm.v
    Info (12023): Found entity 1: RPM File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rdm.v
    Info (12023): Found entity 1: RDM File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file start_end_points_decoder.v
    Info (12023): Found entity 1: start_end_points_decoder File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/start_end_points_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu_controller.v
    Info (12023): Found entity 1: cpu_controller File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/cpu_controller.v Line: 1
Warning (10463): Verilog HDL Declaration warning at node_position_direction.v(66): "cross" is SystemVerilog-2005 keyword File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file node_position_direction.v
    Info (12023): Found entity 1: node_position_direction File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eb_controller_top_module.bdf
    Info (12023): Found entity 1: eb_controller_top_module
Info (12021): Found 1 design units, including 1 entities, in source file csl_valid.v
    Info (12023): Found entity 1: csl_valid File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/csl_valid.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file all_resolved.v
    Info (12023): Found entity 1: all_resolved File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/all_resolved.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file robot_enabler.v
    Info (12023): Found entity 1: robot_enabler File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/robot_enabler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file servo_gripper.v
    Info (12023): Found entity 1: servo_gripper File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at riscv_cpu.v(19): created implicit net for "PCSrc" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/riscv_cpu.v Line: 19
Info (12127): Elaborating entity "eb_controller_top_module" for the top level hierarchy
Info (12128): Elaborating entity "freq_scaling_3125k" for hierarchy "freq_scaling_3125k:inst9"
Info (12128): Elaborating entity "ADC_Controller" for hierarchy "ADC_Controller:inst1"
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:inst17"
Warning (10230): Verilog HDL assignment warning at uart_tx.v(86): truncated value with size 32 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v Line: 86
Warning (10230): Verilog HDL assignment warning at uart_tx.v(94): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v Line: 94
Warning (10230): Verilog HDL assignment warning at uart_tx.v(98): truncated value with size 32 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v Line: 98
Warning (10230): Verilog HDL assignment warning at uart_tx.v(107): truncated value with size 32 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v Line: 107
Warning (10230): Verilog HDL assignment warning at uart_tx.v(117): truncated value with size 32 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v Line: 117
Info (12128): Elaborating entity "message_select" for hierarchy "message_select:inst24"
Info (12128): Elaborating entity "RDM" for hierarchy "RDM:inst21"
Warning (10230): Verilog HDL assignment warning at RDM.v(17): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 17
Warning (10230): Verilog HDL assignment warning at RDM.v(18): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 18
Warning (10230): Verilog HDL assignment warning at RDM.v(19): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 19
Warning (10230): Verilog HDL assignment warning at RDM.v(21): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 21
Warning (10230): Verilog HDL assignment warning at RDM.v(22): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 22
Warning (10230): Verilog HDL assignment warning at RDM.v(23): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 23
Warning (10230): Verilog HDL assignment warning at RDM.v(25): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 25
Warning (10230): Verilog HDL assignment warning at RDM.v(26): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 26
Warning (10230): Verilog HDL assignment warning at RDM.v(27): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 27
Warning (10230): Verilog HDL assignment warning at RDM.v(29): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 29
Warning (10230): Verilog HDL assignment warning at RDM.v(30): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 30
Warning (10230): Verilog HDL assignment warning at RDM.v(31): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 31
Warning (10230): Verilog HDL assignment warning at RDM.v(230): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 230
Warning (10240): Verilog HDL Always Construct warning at RDM.v(53): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[15][0]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[15][1]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[15][2]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[15][3]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[15][4]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[15][5]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[15][6]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[15][7]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[14][0]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[14][1]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[14][2]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[14][3]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[14][4]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[14][5]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[14][6]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[14][7]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[13][0]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[13][1]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[13][2]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[13][3]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[13][4]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[13][5]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[13][6]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[13][7]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[12][0]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[12][1]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[12][2]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[12][3]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[12][4]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[12][5]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[12][6]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[12][7]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[11][0]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[11][1]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[11][2]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[11][3]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[11][4]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[11][5]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[11][6]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[11][7]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[10][0]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[10][1]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[10][2]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[10][3]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[10][4]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[10][5]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[10][6]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (10041): Inferred latch for "message[10][7]" at RDM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v Line: 53
Info (12128): Elaborating entity "servo_gripper" for hierarchy "servo_gripper:inst4"
Warning (10230): Verilog HDL assignment warning at servo_gripper.v(78): truncated value with size 32 to match size of target (26) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 78
Warning (10240): Verilog HDL Always Construct warning at servo_gripper.v(119): inferring latch(es) for variable "grip_done", which holds its previous value in one or more paths through the always construct File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 119
Warning (10240): Verilog HDL Always Construct warning at servo_gripper.v(119): inferring latch(es) for variable "leave_done", which holds its previous value in one or more paths through the always construct File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 119
Warning (10230): Verilog HDL assignment warning at servo_gripper.v(193): truncated value with size 32 to match size of target (26) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 193
Warning (10230): Verilog HDL assignment warning at servo_gripper.v(199): truncated value with size 32 to match size of target (26) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 199
Warning (10240): Verilog HDL Always Construct warning at servo_gripper.v(183): inferring latch(es) for variable "arm_control", which holds its previous value in one or more paths through the always construct File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 183
Warning (10230): Verilog HDL assignment warning at servo_gripper.v(218): truncated value with size 32 to match size of target (26) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 218
Warning (10230): Verilog HDL assignment warning at servo_gripper.v(224): truncated value with size 32 to match size of target (26) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 224
Warning (10240): Verilog HDL Always Construct warning at servo_gripper.v(208): inferring latch(es) for variable "gripper_control", which holds its previous value in one or more paths through the always construct File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 208
Warning (10230): Verilog HDL assignment warning at servo_gripper.v(238): truncated value with size 32 to match size of target (20) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 238
Warning (10230): Verilog HDL assignment warning at servo_gripper.v(254): truncated value with size 32 to match size of target (20) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 254
Info (10264): Verilog HDL Case Statement information at servo_gripper.v(266): all case item expressions in this case statement are onehot File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 266
Info (10041): Inferred latch for "gripper_control[0]" at servo_gripper.v(208) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 208
Info (10041): Inferred latch for "gripper_control[1]" at servo_gripper.v(208) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 208
Info (10041): Inferred latch for "arm_control[0]" at servo_gripper.v(183) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 183
Info (10041): Inferred latch for "arm_control[1]" at servo_gripper.v(183) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 183
Info (10041): Inferred latch for "leave_done" at servo_gripper.v(119) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 119
Info (10041): Inferred latch for "grip_done" at servo_gripper.v(119) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 119
Info (12128): Elaborating entity "start_end_points_decoder" for hierarchy "start_end_points_decoder:inst13"
Info (12128): Elaborating entity "csl_valid" for hierarchy "csl_valid:inst2"
Info (12128): Elaborating entity "CSL_Decoder" for hierarchy "CSL_Decoder:inst28"
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:inst16"
Warning (10036): Verilog HDL or VHDL warning at uart_rx.v(53): object "parity_calc" assigned a value but never read File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v Line: 53
Warning (10230): Verilog HDL assignment warning at uart_rx.v(88): truncated value with size 32 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v Line: 88
Warning (10230): Verilog HDL assignment warning at uart_rx.v(100): truncated value with size 32 to match size of target (3) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v Line: 100
Warning (10230): Verilog HDL assignment warning at uart_rx.v(105): truncated value with size 32 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v Line: 105
Warning (10230): Verilog HDL assignment warning at uart_rx.v(107): truncated value with size 32 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v Line: 107
Warning (10230): Verilog HDL assignment warning at uart_rx.v(125): truncated value with size 32 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v Line: 125
Warning (10230): Verilog HDL assignment warning at uart_rx.v(127): truncated value with size 32 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v Line: 127
Warning (10230): Verilog HDL assignment warning at uart_rx.v(141): truncated value with size 32 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v Line: 141
Info (12128): Elaborating entity "turn_direction_logic" for hierarchy "turn_direction_logic:inst"
Warning (10036): Verilog HDL or VHDL warning at turn_direction_logic.v(43): object "mode" assigned a value but never read File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v Line: 43
Warning (10855): Verilog HDL warning at turn_direction_logic.v(33): initial value for variable PU_seq should be constant File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v Line: 33
Warning (10855): Verilog HDL warning at turn_direction_logic.v(33): initial value for variable FU_seq should be constant File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v Line: 33
Warning (10855): Verilog HDL warning at turn_direction_logic.v(33): initial value for variable WU_seq should be constant File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v Line: 33
Warning (10230): Verilog HDL assignment warning at turn_direction_logic.v(81): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v Line: 81
Warning (10230): Verilog HDL assignment warning at turn_direction_logic.v(94): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v Line: 94
Warning (10030): Net "PU_seq" at turn_direction_logic.v(32) has no driver or initial value, using a default initial value '0' File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v Line: 32
Warning (10030): Net "FU_seq" at turn_direction_logic.v(32) has no driver or initial value, using a default initial value '0' File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v Line: 32
Warning (10030): Net "WU_seq" at turn_direction_logic.v(32) has no driver or initial value, using a default initial value '0' File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v Line: 32
Info (12128): Elaborating entity "node_position_direction" for hierarchy "node_position_direction:inst11"
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(25): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 25
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(27): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 27
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(28): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 28
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(29): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 29
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(30): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 30
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(31): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 31
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(32): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 32
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(33): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 33
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(34): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 34
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(35): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 35
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(48): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 48
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(49): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 49
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(50): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 50
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(51): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 51
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(52): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 52
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(53): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 53
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(54): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 54
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(55): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 55
Warning (10230): Verilog HDL assignment warning at node_position_direction.v(56): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 56
Info (12128): Elaborating entity "cpu_controller" for hierarchy "cpu_controller:inst8"
Warning (10230): Verilog HDL assignment warning at cpu_controller.v(44): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/cpu_controller.v Line: 44
Info (12128): Elaborating entity "t1c_riscv_cpu" for hierarchy "t1c_riscv_cpu:inst14"
Warning (10230): Verilog HDL assignment warning at t1c_riscv_cpu.v(33): truncated value with size 32 to match size of target (1) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/t1c_riscv_cpu.v Line: 33
Info (12128): Elaborating entity "riscv_cpu" for hierarchy "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/t1c_riscv_cpu.v Line: 29
Info (12128): Elaborating entity "controller" for hierarchy "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|controller:c" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/riscv_cpu.v Line: 20
Info (12128): Elaborating entity "main_decoder" for hierarchy "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|controller:c|main_decoder:md" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/controller.v Line: 21
Warning (10270): Verilog HDL Case Statement warning at main_decoder.v(27): incomplete case statement has no default case item File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/main_decoder.v Line: 27
Info (12128): Elaborating entity "alu_decoder" for hierarchy "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|controller:c|alu_decoder:ad" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/controller.v Line: 23
Info (12128): Elaborating entity "datapath" for hierarchy "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/riscv_cpu.v Line: 24
Info (12128): Elaborating entity "reset_ff" for hierarchy "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v Line: 23
Info (12128): Elaborating entity "adder" for hierarchy "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v Line: 24
Info (12128): Elaborating entity "mux2" for hierarchy "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux2:pcmux" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v Line: 26
Info (12128): Elaborating entity "reg_file" for hierarchy "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|reg_file:rf" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v Line: 30
Info (12128): Elaborating entity "imm_extend" for hierarchy "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|imm_extend:ext" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v Line: 31
Info (12128): Elaborating entity "alu" for hierarchy "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|alu:alu" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v Line: 35
Warning (10270): Verilog HDL Case Statement warning at alu.v(26): incomplete case statement has no default case item File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/alu.v Line: 26
Info (12128): Elaborating entity "mux4" for hierarchy "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v Line: 40
Info (12128): Elaborating entity "instr_mem" for hierarchy "t1c_riscv_cpu:inst14|instr_mem:instrmem" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/t1c_riscv_cpu.v Line: 30
Warning (10850): Verilog HDL warning at instr_mem.v(15): number of words (256) in memory file does not match the number of elements in the address range [0:511] File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/instr_mem.v Line: 15
Warning (10030): Net "instr_ram.data_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/instr_mem.v Line: 10
Warning (10030): Net "instr_ram.waddr_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/instr_mem.v Line: 10
Warning (10030): Net "instr_ram.we_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/instr_mem.v Line: 10
Info (12128): Elaborating entity "data_mem" for hierarchy "t1c_riscv_cpu:inst14|data_mem:datamem" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/t1c_riscv_cpu.v Line: 31
Warning (10230): Verilog HDL assignment warning at data_mem.v(14): truncated value with size 32 to match size of target (6) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/data_mem.v Line: 14
Warning (10230): Verilog HDL assignment warning at data_mem.v(42): truncated value with size 32 to match size of target (8) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/data_mem.v Line: 42
Warning (10230): Verilog HDL assignment warning at data_mem.v(43): truncated value with size 32 to match size of target (16) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/data_mem.v Line: 43
Info (12128): Elaborating entity "SAM_Decoder" for hierarchy "SAM_Decoder:inst27"
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(112): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 112
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(113): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 113
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(297): truncated value with size 32 to match size of target (2) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 297
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(302): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 302
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(311): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 311
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(319): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 319
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(320): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 320
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(330): truncated value with size 32 to match size of target (2) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 330
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(333): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 333
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(341): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 341
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(349): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 349
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(350): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 350
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(360): truncated value with size 32 to match size of target (2) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 360
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(363): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 363
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(371): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 371
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(379): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 379
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(380): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 380
Warning (10230): Verilog HDL assignment warning at SAM_Decoder.v(399): truncated value with size 32 to match size of target (2) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v Line: 399
Info (12128): Elaborating entity "RPM" for hierarchy "RPM:inst22"
Warning (10230): Verilog HDL assignment warning at RPM.v(17): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 17
Warning (10230): Verilog HDL assignment warning at RPM.v(18): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 18
Warning (10230): Verilog HDL assignment warning at RPM.v(19): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 19
Warning (10230): Verilog HDL assignment warning at RPM.v(21): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 21
Warning (10230): Verilog HDL assignment warning at RPM.v(22): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 22
Warning (10230): Verilog HDL assignment warning at RPM.v(23): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 23
Warning (10230): Verilog HDL assignment warning at RPM.v(25): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 25
Warning (10230): Verilog HDL assignment warning at RPM.v(26): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 26
Warning (10230): Verilog HDL assignment warning at RPM.v(27): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 27
Warning (10230): Verilog HDL assignment warning at RPM.v(29): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 29
Warning (10230): Verilog HDL assignment warning at RPM.v(30): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 30
Warning (10230): Verilog HDL assignment warning at RPM.v(31): truncated value with size 8 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 31
Warning (10230): Verilog HDL assignment warning at RPM.v(233): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 233
Warning (10240): Verilog HDL Always Construct warning at RPM.v(53): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[15][0]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[15][1]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[15][2]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[15][3]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[15][4]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[15][5]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[15][6]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[15][7]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[14][0]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[14][1]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[14][2]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[14][3]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[14][4]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[14][5]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[14][6]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[14][7]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[13][0]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[13][1]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[13][2]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[13][3]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[13][4]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[13][5]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[13][6]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[13][7]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[12][0]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[12][1]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[12][2]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[12][3]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[12][4]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[12][5]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[12][6]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[12][7]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[11][0]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[11][1]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[11][2]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[11][3]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[11][4]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[11][5]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[11][6]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[11][7]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[10][0]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[10][1]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[10][2]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[10][3]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[10][4]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[10][5]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[10][6]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (10041): Inferred latch for "message[10][7]" at RPM.v(53) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v Line: 53
Info (12128): Elaborating entity "SLM" for hierarchy "SLM:inst18"
Warning (10230): Verilog HDL assignment warning at SLM.v(163): truncated value with size 32 to match size of target (2) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 163
Warning (10230): Verilog HDL assignment warning at SLM.v(169): truncated value with size 32 to match size of target (2) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 169
Warning (10230): Verilog HDL assignment warning at SLM.v(175): truncated value with size 32 to match size of target (2) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 175
Warning (10230): Verilog HDL assignment warning at SLM.v(199): truncated value with size 32 to match size of target (4) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 199
Warning (10240): Verilog HDL Always Construct warning at SLM.v(30): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[15][0]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[15][1]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[15][2]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[15][3]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[15][4]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[15][5]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[15][6]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[15][7]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[14][0]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[14][1]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[14][2]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[14][3]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[14][4]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[14][5]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[14][6]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (10041): Inferred latch for "message[14][7]" at SLM.v(30) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v Line: 30
Info (12128): Elaborating entity "color_sensor" for hierarchy "color_sensor:inst7"
Warning (10230): Verilog HDL assignment warning at color_sensor.v(84): truncated value with size 32 to match size of target (14) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/color_sensor.v Line: 84
Warning (10230): Verilog HDL assignment warning at color_sensor.v(90): truncated value with size 32 to match size of target (16) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/color_sensor.v Line: 90
Warning (10230): Verilog HDL assignment warning at color_sensor.v(91): truncated value with size 32 to match size of target (16) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/color_sensor.v Line: 91
Warning (10230): Verilog HDL assignment warning at color_sensor.v(92): truncated value with size 32 to match size of target (16) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/color_sensor.v Line: 92
Info (12128): Elaborating entity "pwm_generator" for hierarchy "pwm_generator:inst12"
Warning (10230): Verilog HDL assignment warning at pwm_generator.v(23): truncated value with size 32 to match size of target (5) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/pwm_generator.v Line: 23
Warning (10230): Verilog HDL assignment warning at pwm_generator.v(34): truncated value with size 32 to match size of target (11) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/pwm_generator.v Line: 34
Warning (10230): Verilog HDL assignment warning at pwm_generator.v(40): truncated value with size 32 to match size of target (11) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/pwm_generator.v Line: 40
Info (12128): Elaborating entity "black_line_following" for hierarchy "black_line_following:inst25"
Info (12128): Elaborating entity "robot_enabler" for hierarchy "robot_enabler:inst10"
Info (12128): Elaborating entity "all_resolved" for hierarchy "all_resolved:inst6"
Info (12128): Elaborating entity "led_logic" for hierarchy "led_logic:inst5"
Warning (10230): Verilog HDL assignment warning at led_logic.v(42): truncated value with size 32 to match size of target (21) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/led_logic.v Line: 42
Warning (10230): Verilog HDL assignment warning at led_logic.v(88): truncated value with size 32 to match size of target (20) File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/led_logic.v Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0824.tdf
    Info (12023): Found entity 1: altsyncram_0824 File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/altsyncram_0824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf
    Info (12023): Found entity 1: cntr_1ii File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cntr_1ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.07.21.19:03:27 Progress: Loading sld9eb61013/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9eb61013/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|reg_file:rf|reg_file_arr" is uninferred due to asynchronous read logic File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/reg_file.v Line: 16
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/eb_controller.ram0_instr_mem_8ff0214b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 20 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult1" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult0" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult11" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult10" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult13" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult12" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult15" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult14" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult17" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult16" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult19" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult18" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult3" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult2" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult5" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult4" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult7" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult6" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult9" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "node_position_direction:inst11|Mult8" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
Info (12130): Elaborated megafunction instantiation "node_position_direction:inst11|lpm_mult:Mult1" File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
Info (12133): Instantiated megafunction "node_position_direction:inst11|lpm_mult:Mult1" with the following parameter: File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v Line: 102
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_WIDTHR" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_g1t.tdf
    Info (12023): Found entity 1: mult_g1t File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/mult_g1t.tdf Line: 29
Info (13014): Ignored 640 buffer(s)
    Info (13016): Ignored 40 CARRY_SUM buffer(s)
    Info (13019): Ignored 600 SOFT buffer(s)
Warning (13012): Latch servo_gripper:inst4|grip_done has unsafe behavior File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal servo_gripper:inst4|current_state.GRIP_MOVING_UP File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 45
Warning (13012): Latch servo_gripper:inst4|leave_done has unsafe behavior File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal servo_gripper:inst4|current_state.LEAVE_MOVING_UP File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v Line: 45
Info (13000): Registers with preset signals will power-up high File: C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/start_end_points_decoder.v Line: 52
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rgb_mi[2]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/output_files/eb_controller.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 279 of its 295 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 13234 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 13067 logic cells
    Info (21064): Implemented 131 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings
    Info: Peak virtual memory: 4947 megabytes
    Info: Processing ended: Mon Jul 21 19:04:24 2025
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/output_files/eb_controller.map.smsg.


