<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="TDComp.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ControlUnit.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Display7Seg_4ON.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_RAM_BancoDataPath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC_RAM_BancoDataPath.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="PC_RAM_BancoDataPath.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC_RAM_BancoDataPath.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_16x10.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM_16x10.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RAM_16x10.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_Banco_DataPath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM_Banco_DataPath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RAM_Banco_DataPath.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="RisingEdge.vhi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TDComp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TDComp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TDComp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TDComp.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TDComp.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TDComp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TDComp.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="TDComp.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TDComp.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TDComp_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TDComp_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TDComp_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TDComp_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TOP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOP.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TOP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TOP.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TOP.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TOP.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TOP.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TOP.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TOP.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TOP.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TOP.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TOP.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TOP.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TOP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TOP_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TOP_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TOP_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TOP_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TOP_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TOP_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1516885669" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1516885668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516901469" xil_pn:in_ck="5565694492662956814" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1516901469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Banco_Registros.vhd"/>
      <outfile xil_pn:name="CLK_1KHz.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="Counter_2bits.vhd"/>
      <outfile xil_pn:name="Counter_4bits.vhd"/>
      <outfile xil_pn:name="DataPath.vhd"/>
      <outfile xil_pn:name="Deco1to2.vhd"/>
      <outfile xil_pn:name="Deco2to4.vhd"/>
      <outfile xil_pn:name="Deco3to8.vhd"/>
      <outfile xil_pn:name="Demux_RAM.vhd"/>
      <outfile xil_pn:name="Disp7Seg.vhd"/>
      <outfile xil_pn:name="Display7Seg_4ON.vhd"/>
      <outfile xil_pn:name="FFD.vhd"/>
      <outfile xil_pn:name="Inc_4bits.vhd"/>
      <outfile xil_pn:name="Mux2_4bits.vhd"/>
      <outfile xil_pn:name="Mux8_4bits.vhd"/>
      <outfile xil_pn:name="PC_RAM_BancoDataPath.vhd"/>
      <outfile xil_pn:name="RAM_16x10.vhd"/>
      <outfile xil_pn:name="RAM_Banco_DataPath.vhd"/>
      <outfile xil_pn:name="Reg_10bits.vhd"/>
      <outfile xil_pn:name="Reg_4bits.vhd"/>
      <outfile xil_pn:name="RisingEdge.vhd"/>
      <outfile xil_pn:name="TDComp.vhd"/>
      <outfile xil_pn:name="TOP.vhd"/>
      <outfile xil_pn:name="TOP_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516885669" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7220173198358008386" xil_pn:start_ts="1516885669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516885669" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6397946479409856320" xil_pn:start_ts="1516885669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516885669" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4060432951704013410" xil_pn:start_ts="1516885669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516901469" xil_pn:in_ck="5565694492662956814" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1516901469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Banco_Registros.vhd"/>
      <outfile xil_pn:name="CLK_1KHz.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="Counter_2bits.vhd"/>
      <outfile xil_pn:name="Counter_4bits.vhd"/>
      <outfile xil_pn:name="DataPath.vhd"/>
      <outfile xil_pn:name="Deco1to2.vhd"/>
      <outfile xil_pn:name="Deco2to4.vhd"/>
      <outfile xil_pn:name="Deco3to8.vhd"/>
      <outfile xil_pn:name="Demux_RAM.vhd"/>
      <outfile xil_pn:name="Disp7Seg.vhd"/>
      <outfile xil_pn:name="Display7Seg_4ON.vhd"/>
      <outfile xil_pn:name="FFD.vhd"/>
      <outfile xil_pn:name="Inc_4bits.vhd"/>
      <outfile xil_pn:name="Mux2_4bits.vhd"/>
      <outfile xil_pn:name="Mux8_4bits.vhd"/>
      <outfile xil_pn:name="PC_RAM_BancoDataPath.vhd"/>
      <outfile xil_pn:name="RAM_16x10.vhd"/>
      <outfile xil_pn:name="RAM_Banco_DataPath.vhd"/>
      <outfile xil_pn:name="Reg_10bits.vhd"/>
      <outfile xil_pn:name="Reg_4bits.vhd"/>
      <outfile xil_pn:name="RisingEdge.vhd"/>
      <outfile xil_pn:name="TDComp.vhd"/>
      <outfile xil_pn:name="TOP.vhd"/>
      <outfile xil_pn:name="TOP_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516901475" xil_pn:in_ck="5565694492662956814" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6677437678706557282" xil_pn:start_ts="1516901469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP_tb_beh.prj"/>
      <outfile xil_pn:name="TOP_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1516901476" xil_pn:in_ck="-8630732424594741385" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3603822108259887061" xil_pn:start_ts="1516901475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1516986769" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1516986769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516986769" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6764217580530033480" xil_pn:start_ts="1516986769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516986769" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4060432951704013410" xil_pn:start_ts="1516986769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516986769" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1516986769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516986769" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1864703795895076042" xil_pn:start_ts="1516986769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516986769" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1516986769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516986769" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4257755361454837076" xil_pn:start_ts="1516986769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516986812" xil_pn:in_ck="-5944537550716108810" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7210362744246857665" xil_pn:start_ts="1516986769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="TDComp.ngr"/>
      <outfile xil_pn:name="TOP.lso"/>
      <outfile xil_pn:name="TOP.ngc"/>
      <outfile xil_pn:name="TOP.ngr"/>
      <outfile xil_pn:name="TOP.prj"/>
      <outfile xil_pn:name="TOP.stx"/>
      <outfile xil_pn:name="TOP.syr"/>
      <outfile xil_pn:name="TOP.xst"/>
      <outfile xil_pn:name="TOP_tb_beh.prj"/>
      <outfile xil_pn:name="TOP_tb_stx_beh.prj"/>
      <outfile xil_pn:name="TOP_vhdl.prj"/>
      <outfile xil_pn:name="TOP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1516987165" xil_pn:in_ck="132435858570414204" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1806384578594776405" xil_pn:start_ts="1516987165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516987185" xil_pn:in_ck="-2730053644461578718" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4710021908825796975" xil_pn:start_ts="1516987165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP.bld"/>
      <outfile xil_pn:name="TOP.ngd"/>
      <outfile xil_pn:name="TOP_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1516987200" xil_pn:in_ck="-6416928872638146410" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1516987185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP.pcf"/>
      <outfile xil_pn:name="TOP_map.map"/>
      <outfile xil_pn:name="TOP_map.mrp"/>
      <outfile xil_pn:name="TOP_map.ncd"/>
      <outfile xil_pn:name="TOP_map.ngm"/>
      <outfile xil_pn:name="TOP_map.xrpt"/>
      <outfile xil_pn:name="TOP_summary.xml"/>
      <outfile xil_pn:name="TOP_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1516987248" xil_pn:in_ck="6813943471241208591" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1516987200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP.ncd"/>
      <outfile xil_pn:name="TOP.pad"/>
      <outfile xil_pn:name="TOP.par"/>
      <outfile xil_pn:name="TOP.ptwx"/>
      <outfile xil_pn:name="TOP.unroutes"/>
      <outfile xil_pn:name="TOP.xpi"/>
      <outfile xil_pn:name="TOP_pad.csv"/>
      <outfile xil_pn:name="TOP_pad.txt"/>
      <outfile xil_pn:name="TOP_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1516987273" xil_pn:in_ck="111671655382" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1516987248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top.bgn"/>
      <outfile xil_pn:name="top.bit"/>
      <outfile xil_pn:name="top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1516987278" xil_pn:in_ck="154288899584" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1516987273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516987248" xil_pn:in_ck="5358257141259465362" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1516987238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP.twr"/>
      <outfile xil_pn:name="TOP.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
