# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# decoder4to2.v  transcript          
vlog decoder4to2.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:15:12 on Aug 27,2025
# vlog -reportprogress 300 decoder4to2.v "+acc" 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_tb
# 
# Top level modules:
# 	decoder2to4_tb
# End time: 19:15:12 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim decoder2to4_tb
# vsim decoder2to4_tb 
# Start time: 19:15:23 on Aug 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.decoder2to4_tb(fast)
# Loading work.decoder2to4(fast)
add wave *
run -all
# y1=0 y2=0 i1=1 i2=x i3=0 i4=0 Time=0
# y1=0 y2=1 i1=0 i2=x i3=0 i4=0 Time=10
# y1=1 y2=0 i1=0 i2=0 i3=1 i4=0 Time=20
# y1=1 y2=1 i1=0 i2=0 i3=0 i4=1 Time=30
# y1=0 y2=0 i1=1 i2=0 i3=0 i4=0 Time=40
# y1=0 y2=1 i1=0 i2=0 i3=0 i4=0 Time=50
# y1=1 y2=0 i1=0 i2=0 i3=1 i4=0 Time=60
# y1=1 y2=1 i1=0 i2=0 i3=0 i4=1 Time=70
# y1=0 y2=0 i1=1 i2=0 i3=0 i4=0 Time=80
# y1=0 y2=1 i1=0 i2=0 i3=0 i4=0 Time=90
# y1=1 y2=0 i1=0 i2=0 i3=1 i4=0 Time=100
# y1=1 y2=1 i1=0 i2=0 i3=0 i4=1 Time=110
# y1=0 y2=0 i1=1 i2=0 i3=0 i4=0 Time=120
# y1=0 y2=1 i1=0 i2=0 i3=0 i4=0 Time=130
# y1=1 y2=0 i1=0 i2=0 i3=1 i4=0 Time=140
# y1=1 y2=1 i1=0 i2=0 i3=0 i4=1 Time=150
vlog decoder4to2.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:17:54 on Aug 27,2025
# vlog -reportprogress 300 decoder4to2.v "+acc" 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_tb
# 
# Top level modules:
# 	decoder2to4_tb
# End time: 19:17:54 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim decoder2to4_tb
# End time: 19:17:57 on Aug 27,2025, Elapsed time: 0:02:34
# Errors: 0, Warnings: 0
# vsim decoder2to4_tb 
# Start time: 19:17:57 on Aug 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.decoder2to4_tb(fast)
# Loading work.decoder2to4(fast)
add wave *
run -all
# y1=0 y2=0 i1=1 i2=0 i3=0 i4=0 Time=0
# y1=0 y2=1 i1=0 i2=1 i3=0 i4=0 Time=10
# y1=1 y2=0 i1=0 i2=0 i3=1 i4=0 Time=20
# y1=1 y2=1 i1=0 i2=0 i3=0 i4=1 Time=30
# y1=0 y2=0 i1=1 i2=0 i3=0 i4=0 Time=40
# y1=0 y2=1 i1=0 i2=1 i3=0 i4=0 Time=50
# y1=1 y2=0 i1=0 i2=0 i3=1 i4=0 Time=60
# y1=1 y2=1 i1=0 i2=0 i3=0 i4=1 Time=70
# y1=0 y2=0 i1=1 i2=0 i3=0 i4=0 Time=80
# y1=0 y2=1 i1=0 i2=1 i3=0 i4=0 Time=90
# y1=1 y2=0 i1=0 i2=0 i3=1 i4=0 Time=100
# y1=1 y2=1 i1=0 i2=0 i3=0 i4=1 Time=110
# y1=0 y2=0 i1=1 i2=0 i3=0 i4=0 Time=120
# y1=0 y2=1 i1=0 i2=1 i3=0 i4=0 Time=130
# y1=1 y2=0 i1=0 i2=0 i3=1 i4=0 Time=140
# y1=1 y2=1 i1=0 i2=0 i3=0 i4=1 Time=150
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/Verilog/Gate-Level Modeling/2to4DECODER/wave.do}
