<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Sat, 05 Apr 2025 02:21:55 GMT</pubDate>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>2,764</stars>
      <forks>831</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</description>
      <guid>https://github.com/lowRISC/ibex</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,509</stars>
      <forks>593</forks>
      <addStars>3</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/471032?s=40&amp;v=4</avatar>
          <name>GregAC</name>
          <url>https://github.com/GregAC</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1159506?s=40&amp;v=4</avatar>
          <name>Atokulus</name>
          <url>https://github.com/Atokulus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>openhwgroup/cv-hpdcache</title>
      <link>https://github.com/openhwgroup/cv-hpdcache</link>
      <description>RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores</description>
      <guid>https://github.com/openhwgroup/cv-hpdcache</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>69</stars>
      <forks>28</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/15080006?s=40&amp;v=4</avatar>
          <name>cfuguet</name>
          <url>https://github.com/cfuguet</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/72170189?s=40&amp;v=4</avatar>
          <name>AileonN</name>
          <url>https://github.com/AileonN</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/58978462?s=40&amp;v=4</avatar>
          <name>ricted98</name>
          <url>https://github.com/ricted98</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/94678394?s=40&amp;v=4</avatar>
          <name>Gchauvon</name>
          <url>https://github.com/Gchauvon</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/50929?s=40&amp;v=4</avatar>
          <name>Intuity</name>
          <url>https://github.com/Intuity</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/riscv-dbg</title>
      <link>https://github.com/pulp-platform/riscv-dbg</link>
      <description>RISC-V Debug Support for our PULP RISC-V Cores</description>
      <guid>https://github.com/pulp-platform/riscv-dbg</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>247</stars>
      <forks>83</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13798471?s=40&amp;v=4</avatar>
          <name>bluewww</name>
          <url>https://github.com/bluewww</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/40633348?s=40&amp;v=4</avatar>
          <name>Silabs-ArjanB</name>
          <url>https://github.com/Silabs-ArjanB</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>rsd-devel/rsd</title>
      <link>https://github.com/rsd-devel/rsd</link>
      <description>RSD: RISC-V Out-of-Order Superscalar Processor</description>
      <guid>https://github.com/rsd-devel/rsd</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,064</stars>
      <forks>103</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6016305?s=40&amp;v=4</avatar>
          <name>shioyadan</name>
          <url>https://github.com/shioyadan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/29534103?s=40&amp;v=4</avatar>
          <name>reo-pon</name>
          <url>https://github.com/reo-pon</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/19609323?s=40&amp;v=4</avatar>
          <name>mmxsrup</name>
          <url>https://github.com/mmxsrup</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7815537?s=40&amp;v=4</avatar>
          <name>clkbug</name>
          <url>https://github.com/clkbug</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/21212?s=40&amp;v=4</avatar>
          <name>mithro</name>
          <url>https://github.com/mithro</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>