<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6321331 - Real time debugger interface for embedded systems - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Real time debugger interface for embedded systems"><meta name="DC.contributor" content="Subhash C. Roy" scheme="inventor"><meta name="DC.contributor" content="Paul Hembrook" scheme="inventor"><meta name="DC.contributor" content="Eugene L. Parrella" scheme="inventor"><meta name="DC.contributor" content="Richard Mariano" scheme="inventor"><meta name="DC.contributor" content="Transwitch Corporation" scheme="assignee"><meta name="DC.date" content="1998-4-22" scheme="dateSubmitted"><meta name="DC.description" content="A debugging interface includes a pair of decoders and an event history buffer coupled to the sequencer of a processor. The first decoder is coupled to the program counter of the sequencer and the Instruction RAM of the processor. The second decoder is coupled to the cause register of the sequencer and the event history buffer is also coupled to the cause register. The first decoder provides a three bit real time output which is indicative of the processor activity on a cycle by cycle basis. The three bit output indicates seven different conditions: whether the last instruction executed by the processor was an inc, an exception, an exception with no event history buffer entry, or a branch taken, whether there has been no instruction executed since the last clock cycle, and whether a jump was an immediate jump or a jump to a register. The event history buffer is loaded with more detailed information about the instruction last executed when the first decoder indicates that the last instruction was an exception or a jump to a register, and when there is a change in state of an interrupt line or an internal processor exception. An exemplary implementation of the debugging interface is embodied on an ASIC chip having three processors. Each processor is provided with a first and second decoders and a single event history buffer for all processors is provided on the chip."><meta name="DC.date" content="2001-11-20" scheme="issued"><meta name="DC.relation" content="US:5428618" scheme="references"><meta name="DC.relation" content="US:5440700" scheme="references"><meta name="DC.relation" content="US:5473754" scheme="references"><meta name="DC.relation" content="US:5491793" scheme="references"><meta name="DC.relation" content="US:5513346" scheme="references"><meta name="DC.relation" content="US:5544311" scheme="references"><meta name="DC.relation" content="US:5572672" scheme="references"><meta name="DC.relation" content="US:5640542" scheme="references"><meta name="DC.relation" content="US:5724505" scheme="references"><meta name="DC.relation" content="US:6052774" scheme="references"><meta name="citation_reference" content="Meriam-Webster, &quot;Meriam-Websters&#39;s Collegiate Dictionary, Tenth Ed.&quot;, pp. 244-245, and 328, 1997."><meta name="citation_patent_number" content="US:6321331"><meta name="citation_patent_application_number" content="US:09/064,474"><link rel="canonical" href="http://www.google.com/patents/US6321331"/><meta property="og:url" content="http://www.google.com/patents/US6321331"/><meta name="title" content="Patent US6321331 - Real time debugger interface for embedded systems"/><meta name="description" content="A debugging interface includes a pair of decoders and an event history buffer coupled to the sequencer of a processor. The first decoder is coupled to the program counter of the sequencer and the Instruction RAM of the processor. The second decoder is coupled to the cause register of the sequencer and the event history buffer is also coupled to the cause register. The first decoder provides a three bit real time output which is indicative of the processor activity on a cycle by cycle basis. The three bit output indicates seven different conditions: whether the last instruction executed by the processor was an inc, an exception, an exception with no event history buffer entry, or a branch taken, whether there has been no instruction executed since the last clock cycle, and whether a jump was an immediate jump or a jump to a register. The event history buffer is loaded with more detailed information about the instruction last executed when the first decoder indicates that the last instruction was an exception or a jump to a register, and when there is a change in state of an interrupt line or an internal processor exception. An exemplary implementation of the debugging interface is embodied on an ASIC chip having three processors. Each processor is provided with a first and second decoders and a single event history buffer for all processors is provided on the chip."/><meta property="og:title" content="Patent US6321331 - Real time debugger interface for embedded systems"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("EU_sU8C7DMeHogTAxYLYCA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CRI"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("EU_sU8C7DMeHogTAxYLYCA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CRI"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6321331?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6321331"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=iOpXBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6321331&amp;usg=AFQjCNEKaumSNqSUyN43eR33hEl5cP5pQQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6321331.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6321331.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6321331" style="display:none"><span itemprop="description">A debugging interface includes a pair of decoders and an event history buffer coupled to the sequencer of a processor. The first decoder is coupled to the program counter of the sequencer and the Instruction RAM of the processor. The second decoder is coupled to the cause register of the sequencer and...</span><span itemprop="url">http://www.google.com/patents/US6321331?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6321331 - Real time debugger interface for embedded systems</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6321331 - Real time debugger interface for embedded systems" title="Patent US6321331 - Real time debugger interface for embedded systems"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6321331 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/064,474</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Nov 20, 2001</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Apr 22, 1998</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Apr 22, 1998</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CA2329423A1">CA2329423A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN1306639A">CN1306639A</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN100449477C">CN100449477C</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1080404A1">EP1080404A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20020013893">US20020013893</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO1999054809A1">WO1999054809A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO1999054809A9">WO1999054809A9</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">064474, </span><span class="patent-bibdata-value">09064474, </span><span class="patent-bibdata-value">US 6321331 B1, </span><span class="patent-bibdata-value">US 6321331B1, </span><span class="patent-bibdata-value">US-B1-6321331, </span><span class="patent-bibdata-value">US6321331 B1, </span><span class="patent-bibdata-value">US6321331B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Subhash+C.+Roy%22">Subhash C. Roy</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Paul+Hembrook%22">Paul Hembrook</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Eugene+L.+Parrella%22">Eugene L. Parrella</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Richard+Mariano%22">Richard Mariano</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Transwitch+Corporation%22">Transwitch Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6321331.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6321331.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6321331.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (10),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (1),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (17),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (9),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (7)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=iOpXBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6321331&usg=AFQjCNH_f-MYhy1xrJGiuoqSHQdtqi2xLg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=iOpXBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6321331&usg=AFQjCNGDzrz0vnIQdBUX9T_UPsDNZNJwRQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=iOpXBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6321331B1%26KC%3DB1%26FT%3DD&usg=AFQjCNHgh9jmq_9aqBVu-vDzRIiQPm1OIg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54859535" lang="EN" load-source="patent-office">Real time debugger interface for embedded systems</invention-title></span><br><span class="patent-number">US 6321331 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA72646139" lang="EN" load-source="patent-office"> <div class="abstract">A debugging interface includes a pair of decoders and an event history buffer coupled to the sequencer of a processor. The first decoder is coupled to the program counter of the sequencer and the Instruction RAM of the processor. The second decoder is coupled to the cause register of the sequencer and the event history buffer is also coupled to the cause register. The first decoder provides a three bit real time output which is indicative of the processor activity on a cycle by cycle basis. The three bit output indicates seven different conditions: whether the last instruction executed by the processor was an inc, an exception, an exception with no event history buffer entry, or a branch taken, whether there has been no instruction executed since the last clock cycle, and whether a jump was an immediate jump or a jump to a register. The event history buffer is loaded with more detailed information about the instruction last executed when the first decoder indicates that the last instruction was an exception or a jump to a register, and when there is a change in state of an interrupt line or an internal processor exception. An exemplary implementation of the debugging interface is embodied on an ASIC chip having three processors. Each processor is provided with a first and second decoders and a single event history buffer for all processors is provided on the chip.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(4)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6321331B1/US06321331-20011120-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6321331B1/US06321331-20011120-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6321331B1/US06321331-20011120-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6321331B1/US06321331-20011120-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6321331B1/US06321331-20011120-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6321331B1/US06321331-20011120-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6321331B1/US06321331-20011120-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6321331B1/US06321331-20011120-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(22)</span></span></div><div class="patent-text"><div mxw-id="PCLM28736918" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6321331-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A processor having a real time debugging interface, said processor comprising:</div>
      <div class="claim-text">a) instruction memory means for storing instructions to be executed by said processor; </div>
      <div class="claim-text">b) program counter means directly coupled to said instruction memory means for indexing said instructions; </div>
      <div class="claim-text">c) cause register means for indicating information regarding interrupts and exceptions; and </div>
      <div class="claim-text">d) first decoder means for indicating information about an instruction executed by said processor during a clock cycle, said first decoder means being directly coupled to said instruction memory means, said program counter means, and said cause register means, said first decoder means having a first output, wherein </div>
      <div class="claim-text">said first output provides information regarding activity of said processor in real time. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6321331-B1-CLM-00002" class="claim">
      <div class="claim-text">2. A processor according to claim <b>1</b>,</div>
      <div class="claim-text">said information regarding processor activity includes information as to at least one of a jump instruction has been executed, a jump instruction based on the contents of a register has been executed, a branch has been taken, and an exception has been encountered. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6321331-B1-CLM-00003" class="claim">
      <div class="claim-text">3. A processor according to claim <b>1</b>, wherein:</div>
      <div class="claim-text">said clock cycle is a processor clock cycle, and </div>
      <div class="claim-text">said first decoder means updates said information about each instruction executed by said processor for each said processor clock cycle. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6321331-B1-CLM-00004" class="claim">
      <div class="claim-text">4. A processor according to claim <b>3</b>, wherein:</div>
      <div class="claim-text">said information about each instruction executed by said processor includes an indication whether or not an instruction has been executed since the previous processor cycle. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6321331-B1-CLM-00005" class="claim">
      <div class="claim-text">5. A processor according to claim <b>1</b>, wherein:</div>
      <div class="claim-text">said first output consists of a three bit parallel output. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6321331-B1-CLM-00006" class="claim">
      <div class="claim-text">6. A processor according to claim <b>1</b>, further comprising:</div>
      <div class="claim-text">e) second decoder means directly coupled to said cause register means for indicating information about contents of said cause register means, said second decoder means having a second output; and </div>
      <div class="claim-text">f) event history buffer means for storing information regarding processor events, said event history buffer means having a data input, a data output, and an enable input, said data input being directly coupled to said cause register means and said enable input being directly coupled to said second output, wherein </div>
      <div class="claim-text">said second decoder means decodes contents of said cause register means and enables said event history buffer means to capture contents of said cause register means when contents of said cause register means indicate a particular event. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6321331-B1-CLM-00007" class="claim">
      <div class="claim-text">7. A processor according to claim <b>6</b>, wherein:</div>
      <div class="claim-text">said second decoder means enables said event history buffer means when contents of said cause register means indicate an event including at least one of a change in status of an interrupt line, an internal processor exception, and a jump instruction based on the contents of a register. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6321331-B1-CLM-00008" class="claim">
      <div class="claim-text">8. A processor according to claim <b>6</b>, wherein:</div>
      <div class="claim-text">said data output of said event history buffer means is a bit serial output. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6321331-B1-CLM-00009" class="claim">
      <div class="claim-text">9. A processor according to claim <b>6</b>, wherein:</div>
      <div class="claim-text">said processor is embodied on a chip having a plurality of pins, </div>
      <div class="claim-text">said first output and said data output are provided via some of said plurality of pins. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6321331-B1-CLM-00010" class="claim">
      <div class="claim-text">10. A processor according to claim <b>9</b>, wherein:</div>
      <div class="claim-text">said first output is an n-bit parallel output, and </div>
      <div class="claim-text">said data output is a serial output. </div>
    </div>
    </div> <div class="claim"> <div num="11" id="US-6321331-B1-CLM-00011" class="claim">
      <div class="claim-text">11. An embedded system having a plurality of processors and a real time debugging interface, said system comprising:</div>
      <div class="claim-text">a) a plurality of instruction memory means for storing instructions to be executed by a respective one of said plurality of processors; </div>
      <div class="claim-text">b) a plurality of program counter means, each directly coupled to a respective one of said plurality of instruction memory means for indexing contents of said instruction memory means; </div>
      <div class="claim-text">c) a plurality of cause register means for indicating information regarding interrupts and exceptions for a corresponding one of said plurality of processors, each of said cause register means being directly coupled to a respective one of said processors; and </div>
      <div class="claim-text">d) a plurality of first decoder means, each said first decoder means directly coupled to a respective one of said instruction memory means, to a respective one of said program counter means, and a respective one of said cause register means, each said first decoder means for indicating information about an instruction executed during a clock cycle by a respective one of said processors, each said first decoder means having a first output, wherein </div>
      <div class="claim-text">each said first output provides information regarding activity of said processor in real time. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6321331-B1-CLM-00012" class="claim">
      <div class="claim-text">12. An embedded system according to claim <b>11</b>, wherein:</div>
      <div class="claim-text">said information regarding processor activity includes information as to at least one of a jump instruction has been executed, a jump instruction based on the contents of a register has been executed, a branch has been taken, and an exception has been encountered. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6321331-B1-CLM-00013" class="claim">
      <div class="claim-text">13. An embedded system according to claim <b>11</b>, wherein:</div>
      <div class="claim-text">said clock cycle is a processor clock cycle, and </div>
      <div class="claim-text">each said first decoder means updates said information about each instruction executed by a respective processor for each said processor clock cycle of said respective processor. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6321331-B1-CLM-00014" class="claim">
      <div class="claim-text">14. An embedded system according to claim <b>13</b>, wherein:</div>
      <div class="claim-text">each said information about each instruction executed by a respective processor includes an indication whether or not an instruction has been executed since the previous processor cycle of said respective processor. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6321331-B1-CLM-00015" class="claim">
      <div class="claim-text">15. An embedded system according to claim <b>11</b>, wherein:</div>
      <div class="claim-text">each of said first outputs consists of a three bit parallel output. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6321331-B1-CLM-00016" class="claim">
      <div class="claim-text">16. An embedded system according to claim <b>11</b>, further comprising:</div>
      <div class="claim-text">e) a plurality of second decoder means, each directly coupled to a respective one of said plurality of cause register means, each said second decoder means for indicating information about contents of a respective cause register means; and </div>
      <div class="claim-text">f) an event history buffer means for storing information regarding processor events, said history buffer means having a data input, a data output, and an enable input, said data input being directly coupled to each of said plurality of cause register means and said enable input being directly coupled to each of said second outputs, wherein </div>
      <div class="claim-text">each of said second decoder means decodes contents of a respective cause register means and enables said event history buffer to capture contents of said respective cause register means when contents of said respective cause register means indicate a particular event. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6321331-B1-CLM-00017" class="claim">
      <div class="claim-text">17. An embedded system according to claim <b>16</b>, wherein:</div>
      <div class="claim-text">each said second decoder means enables said event history buffer means when contents of a respective cause register means indicate an event including at least one of a change in status of an interrupt line, an internal processor exception, and a jump instruction based on the contents of a register. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6321331-B1-CLM-00018" class="claim">
      <div class="claim-text">18. An embedded system according to claim <b>16</b>, wherein:</div>
      <div class="claim-text">said data output of said event history buffer means is a bit serial output. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6321331-B1-CLM-00019" class="claim">
      <div class="claim-text">19. An embedded system according to claim <b>11</b>, wherein:</div>
      <div class="claim-text">said system is embodied on a chip having a plurality of pins, </div>
      <div class="claim-text">said first and second outputs are provided via some of said plurality of pins. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6321331-B1-CLM-00020" class="claim">
      <div class="claim-text">20. An embedded system according to claim <b>19</b>, wherein:</div>
      <div class="claim-text">each of said first outputs is an n-bit parallel output, and </div>
      <div class="claim-text">said second output is a serial output. </div>
    </div>
    </div> <div class="claim"> <div num="21" id="US-6321331-B1-CLM-00021" class="claim">
      <div class="claim-text">21. A processor having a real time debugging interface, said processor comprising:</div>
      <div class="claim-text">a) instruction memory means for storing instructions to be executed by said processor; </div>
      <div class="claim-text">b) program counter means coupled to said instruction memory means for indexing said instructions; </div>
      <div class="claim-text">c) cause register means for indicating information regarding interrupts and exceptions; and </div>
      <div class="claim-text">d) first decoder means for indicating information about an instruction executed by said processor during a clock cycle, said first decoder means being coupled to said instruction memory means, said program counter means, and said cause register means, said first decoder means having a first output, wherein </div>
      <div class="claim-text">said first output provides information regarding activity of said processor in real time, </div>
      <div class="claim-text">said clock cycle is a processor clock cycle, </div>
      <div class="claim-text">said first decoder means updates said information about each instruction executed by said processor for each said processor clock cycle, and </div>
      <div class="claim-text">said information about each instruction executed by said processor includes an indication whether or not an instruction has been executed since the previous processor cycle. </div>
    </div>
    </div> <div class="claim"> <div num="22" id="US-6321331-B1-CLM-00022" class="claim">
      <div class="claim-text">22. An embedded system having a plurality of processors and a real time debugging interface, said system comprising:</div>
      <div class="claim-text">a) a plurality of instruction memory means for storing instructions to be executed by a respective one of said plurality of processors; </div>
      <div class="claim-text">b) a plurality of program counter means, each coupled to a respective one of said plurality of instruction memory means for indexing contents of said instruction memory means; </div>
      <div class="claim-text">c) a plurality of cause register means for indicating information regarding interrupts and exceptions for a corresponding one of said plurality of processors, each of said cause register means being coupled to a respective one of said processors; and </div>
      <div class="claim-text">d) a plurality of first decoder means, each said first decoder means coupled to a respective one of said instruction memory means, to a respective one of said program counter means, and a respective one of said cause register means, each said first decoder means for indicating information about an instruction executed during a clock cycle by a respective one of said processors, each said first decoder means having a first output, wherein </div>
      <div class="claim-text">each said first output provides information regarding activity of said processor in real time, </div>
      <div class="claim-text">said clock cycle is a processor clock cycle, </div>
      <div class="claim-text">each said first decoder means updates said information about each instruction executed by a respective processor for each said processor clock cycle of said respective processor, and </div>
      <div class="claim-text">each said information about each instruction executed by a respective processor includes an indication whether or not an instruction has been executed since the previous processor cycle of said respective processor.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54760567" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The invention relates to systems and methods for debugging software in real time. More particularly, the invention relates to systems and methods for the real time debugging of firmware in embedded systems, e.g. ASIC chips having one or more processors on a single chip.</p>
    <p>2. State of the Art</p>
    <p>Software debugging may be accomplished in a number of ways, some of which are not performed in real time. A traditional debugging technique is to step through program instructions at a rate much slower than the rate at which the program is designed to run in real time. By stepping through the program instructions one-by-one, errors can be observed as they happen and the program code lines executed immediately prior to the error can be analyzed to find the cause of the error. This technique is not helpful, however, if the error in program execution is the result of timing errors or other types of errors which only occur when the program is running at real time speed. As used herein, the term “real time” means the rate at which a program must execute in order to process the incoming data rate which may be quite high.</p>
    <p>A widely used technique for debugging a program which is running in real time is called “tracing”. Tracing involves recording the transactions performed by the computer as it executes the program code. The trace of activities performed by the computer during the time of a failure can be a useful guide in isolating possible causes of the failure.</p>
    <p>Another useful debugging tool is to set breakpoints at selected places in the program. The breakpoints trap the flow of the software and provide insight into whether, when, and how certain portions of the software are entered and exited. An analysis of the flow of the software can provide information which is useful in isolating bugs.</p>
    <p>Many state-of-the-art tracing and trapping methods are accomplished by a debug support circuit which is connected to the system bus, i.e. the bus which couples the CPU to memory. See, for example, U.S. Pat. No. 5,491,793 to Somasundaram et al. entitled “Debug Support in a Processor Chip.” Connecting a debug circuit to the system bus is convenient because addresses, instructions, and data can be accessed via the system bus. However, coupling the debug support circuit to the system bus increases the electrical load on the bus and interferes with the operation of the bus. Moreover, operation of the system bus may interfere with operation of the debug support circuit. In addition, the system bus may not provide all the information necessary for debugging a program running on a CPU which uses internal cache. These CPUs will not access the system bus if the information they need is available in cache. If an error occurs while the CPU is accessing internal cache, the debug support circuit will not be able to access the information it needs.</p>
    <p>Another tracing and trapping method is disclosed in U.S. Pat. No. 5,833,310 to Whistel et al. entitled “On-Chip In-Circuit-Emulator Memory Mapping and Breakpoint Register Modules.” According to this method, an internal bus controller is coupled to the memory address bus and a match register. When a memory address written to the address bus matches an address in the match register, a memory mapping module maps a memory cycle to an external debug memory. The user can set specific bus event conditions for which memory is mapped by writing to a set of breakpoint registers. A disadvantage of this method is that it requires an additional set of I/O pins for the chip so that the external debug memory can be coupled to the chip. This may require a significant number of pins since the addresses to be mapped may be 32 or 64 bits wide.</p>
    <p>Still another tracing and trapping method is disclosed in U.S. Pat. No. 5,513,346 to Satagopan et al. entitled “Error Condition Detector for Handling Interrupt in Integrated Circuits Having Multiple Processors.” According to this method, an interrupt processor controller intercepts all interrupts and routes them to the appropriate processor in a multiprocessor chip. The interrupt processor controller includes logic which determines when an interrupt will cause an error because a previously instigated interrupt has not been cleared. When such an error is detected, a bit is set in an error detect register, the bit corresponding to an interprocessor interrupt channel. The bits in the register are ORed and a single bit output indicates the occurrence of an error. The register may then be examined to determine the location of the interrupt error in the executing code. This method does not interfere with the system bus and does not require very many additional pins on the chip. However, the debugging information that it provides is limited.</p>
    <p>The Motorola MPC-860 PowerQuicc™ includes a program development system interface port which provides a three bit output indicative of the state of the program execution as the program is being executed. The MPC-860 is a 40 mHz communications controller but the development system interface port is only operable at a rate of 4 mHz. Thus, the port can not be used for real time debugging. The specifications for the MPC-860 are found in the “MPC-860 POWERQUICC USER'S MANUAL”, Copyright 1996 Motorola, Inc., Schaumberg, Ill., the complete disclosure of which is incorporated herein by reference.</p>
    <p>ASIC design using one or more embedded processors poses additional debugging challenges. The prior art methods of trapping instructions at a given point in time implies that the system must be stopped to allow debugging of firmware. Once the system is stopped, however, real time events and their timing relationships are lost. If there is a firmware bug which is only identifiable in the presence of live traffic (during real time operations) it is necessary to obtain contextual information about the error before the firmware is changed.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>It is therefore an object of the invention to provide a debugging interface for tracing instructions without loss of real time context and event interaction.</p>
    <p>It is also an object of the invention to provide a debugging interface which does not interfere with the operation of a processor or system bus.</p>
    <p>It is another object of the invention to provide a debugging interface which does not require many additional pins on a processor chip.</p>
    <p>It is a further object of the invention to provide a debugging interface which provides access to a substantial amount of information about the executed instructions.</p>
    <p>In accord with these objects which will be discussed in detail below, the debugging interface of the present invention includes a first decoder coupled to the sequencer of a processor and to the Instruction RAM (IRAM) of the processor. The first decoder, according to the invention, provides a real time three bit output on a cycle by cycle basis which is indicative of the processor activity during the last clock cycle. According to a presently preferred embodiment, the three bit output indicates seven different conditions regarding processor activity. In particular, the three bit output indicates whether or not a new instruction has been executed since the last clock cycle, and if a new instruction has been executed, whether the last instruction executed by the processor was an immediate jump, a jump to register, or a branch taken. In addition, the three bit output will indicate whether execution of the instruction resulted in an exception. By recording this three bit output over time, and comparing it to the actual instructions listed in the program code, important debugging information is obtained about a program which was running in real time.</p>
    <p>According to a preferred embodiment of the invention, a second decoder and an event history buffer are coupled to the cause register of the sequencer of the processor. In particular, the second decoder is coupled to the enable input of the history buffer and the cause register is coupled to the data input of the history buffer. The second decoder decodes the contents of the cause register and enables the history buffer whenever the contents of the cause register indicates an exception, a jump register instruction, or a change in the status of an interrupt line. Whenever the history buffer is enabled, information from the cause register and the program counter is loaded into the buffer. By recording the contents of the history buffer over time, and comparing the information to the actual program code, additional important debugging information is obtained about a program which was running in real time. According to this preferred embodiment of the invention, the seventh condition indicated by the three bit output of the first decoder is whether an exception was encountered without writing to the history buffer.</p>
    <p>According to the presently preferred embodiment, each entry in the event history buffer is forty-four bits. Each forty-four bit entry in the history buffer includes the current sixteen bit time stamp, twenty three bits from certain fields of the cause register or program counter, one bit indicating whether the entry is related to a jump or an exception, two bits identifying the processor number (in a multiprocessor system), one bit identifying whether the history buffer has overflowed, and a time stamp rollover bit. The history buffer preferably has a depth of at least sixteen entries.</p>
    <p>An exemplary implementation of the debugging interface is embodied on an ASIC chip having three processors. Each processor is provided with two decoders as described above and a single event history buffer is provided on the chip. Nine pins on the chip are used to provide access to the three bit outputs of each first decoder. Three pins on the chip provide serial access (data, clock, and enable) to the contents of the event history buffer. These twelve pins on the chip allow a diagnostic device to be coupled to the chip during real time operations without interfering with the operation of the chip. The outputs of the first decoders and the contents of the event history buffer can be recorded over time by the diagnostic device to provide a real time record of the processing events occurring in the chip during real time. This real time record taken together with knowledge of the program code being executed provides a true picture of the processors' execution sequence in real time and thereby expedite debugging of code.</p>
    <p>Additional objects and advantages of the invention will become apparent to those skilled in the art upon reference to the detailed description taken in conjunction with the provided figures.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a schematic block diagram of an exemplary implementation of a real time debugger interface according to the invention; and</p>
    <p>FIG. 2 is a schematic block diagram of a debugging system coupled to a chip embodying a real time debugger interface according to the invention.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p>Referring now to FIG. 1, an exemplary ASIC chip <b>10</b> incorporating a debugger interface according to the invention includes three processors <b>12</b> <i>a</i>, <b>12</b> <i>b</i>, <b>12</b> <i>c</i>, sharing a common clock <b>16</b> via a clock bus <b>17</b>. Each processor includes an instruction RAM (IRAM) <b>18</b> <i>a</i>, <b>18</b> <i>b</i>, <b>18</b> <i>c</i>, an arithmetic logic unit (ALU) <b>20</b> <i>a</i>, <b>20</b> <i>b</i>, <b>20</b> <i>c</i>, and a “sequencer” <b>22</b> <i>a</i>, <b>22</b> <i>b</i>, <b>22</b> <i>c</i>. Each sequencer includes a program counter <b>24</b> <i>a</i>, <b>24</b> <i>b</i>, <b>24</b> <i>c </i>and a cause register <b>26</b> <i>a</i>, <b>26</b> <i>b</i>, <b>26</b> <i>c</i>. Each program counter contains an index of the instructions in an associated IRAM and a pointer to the index as the instructions are executed by the processor. The cause registers store current information about interrupts, exceptions, and other processor functions.</p>
    <p>According to one aspect of the invention, a first decoder <b>28</b> <i>a</i>, <b>28</b> <i>b</i>, <b>28</b> <i>c </i>is coupled to each IRAM <b>18</b> <i>a</i>, <b>18</b> <i>b</i>, <b>18</b> <i>c</i>, and to each sequencer <b>22</b> <i>a</i>, <b>22</b> <i>b</i>, <b>22</b> <i>c</i>, i.e., to each program counter and each cause register. Each first decoder has a three bit output <b>30</b> <i>a</i>, <b>30</b> <i>b</i>, <b>30</b> <i>c </i>which is available off the chip <b>10</b> via three pins (<b>0</b>, <b>1</b>, <b>2</b>) in real time.</p>
    <p>As mentioned above, the three bit output of each first decoder <b>28</b> provides an indication of the processor activity during the last clock cycle. Thus, the decoder <b>28</b> is arranged to indicate whether the program counter has moved its pointer to a new instruction. The decoder also decodes the instruction in the IRAM to provide information about the instruction, and decodes the contents of the cause register to provide an indication of an exception encountered during the execution of an instruction. According to a presently preferred embodiment, the first decoder <b>28</b> generates a three bit output which is interpreted as shown in Table 1, below.</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup cols="3" colsep="0" rowsep="0" align="left"> <colspec colname="1" align="center" colwidth="42PT"> </colspec> <colspec colname="2" align="left" colwidth="42PT"> </colspec> <colspec colname="3" align="left" colwidth="133PT"> </colspec> <thead valign="bottom"> <tr class="description-tr"> <td namest="1" nameend="3" morerows="0" rowsep="1" valign="top" class="description-td" colspan="3">TABLE 1</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="3" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="3"> </td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">Output</td>
                <td morerows="0" valign="top" class="description-td">Mnemonic</td>
                <td morerows="0" valign="top" class="description-td">Description</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="3" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="3"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">000</td>
                <td morerows="0" valign="top" class="description-td">NC</td>
                <td morerows="0" valign="top" class="description-td">No Change</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">001</td>
                <td morerows="0" valign="top" class="description-td">INC</td>
                <td morerows="0" valign="top" class="description-td">Program Counter Increment</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">010</td>
                <td morerows="0" valign="top" class="description-td">JI</td>
                <td morerows="0" valign="top" class="description-td">Program Counter Jump Immediate</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">011</td>
                <td morerows="0" valign="top" class="description-td">JR</td>
                <td morerows="0" valign="top" class="description-td">Program Counter Jump Register</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">100</td>
                <td morerows="0" valign="top" class="description-td">ECP</td>
                <td morerows="0" valign="top" class="description-td">Exception Encountered</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">101</td>
                <td morerows="0" valign="top" class="description-td">PBT</td>
                <td morerows="0" valign="top" class="description-td">Program Counter Branch Taken</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">110</td>
                <td morerows="0" valign="top" class="description-td">RSD</td>
                <td morerows="0" valign="top" class="description-td">Reserved</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">111</td>
                <td morerows="0" valign="top" class="description-td">ENH</td>
                <td morerows="0" valign="top" class="description-td">Exception Encountered, No History Buffer</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td">Entry Written</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="3" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="3"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>The output <b>000</b> indicates that there has been no change in the processor since the last clock cycle; i.e., the processor has not processed a new instruction and the program counter pointer has not changed. The output <b>001</b> indicates that the processor has processed the next instruction in the program; i.e., the program counter pointer has incremented to the next instruction in the index. The output <b>010</b> indicates that the last instruction processed by the processor was a “hard coded” jump to an instruction; i.e., the instruction in IRAM pointed to by the program counter includes code indicating that it is a jump instruction to an absolute address in the program. The output <b>011</b> indicates that the last instruction processed by the processor was a jump to an instruction based on the contents of a register; i.e., the instruction in IRAM pointed to by the program counter includes code indicating that it is a jump instruction to a location in the program determined by the value of a variable. The output <b>100</b> indicates that since the last clock cycle the processor has encountered an interrupt or an exception; i.e., the contents of the cause register contain code which indicates an interrupt or exception. The output <b>101</b> indicates that the last instruction processed by the processor was a pc branch taken; i.e., the instruction in IRAM pointed to by the program counter includes code indicating that it is a branch back to another instruction. The output <b>110</b> is not presently used, but is reserved for future use. The output <b>111</b> indicates that since the last clock cycle the processor has encountered an interrupt or an exception; and that no entry was made in the history buffer The operation of the first decoder <b>28</b> and its output is illustrated with reference to a simple code listing which is shown below in Table 2.</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup cols="2" colsep="0" rowsep="0" align="left"> <colspec colname="1" align="center" colwidth="119PT"> </colspec> <colspec colname="2" align="left" colwidth="98PT"> </colspec> <thead valign="bottom"> <tr class="description-tr"> <td namest="1" nameend="2" morerows="0" rowsep="1" valign="top" class="description-td" colspan="2">TABLE 2</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="2" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="2"> </td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">LINE NUMBER</td>
                <td morerows="0" valign="top" class="description-td">INSTRUCTION</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="2" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="2"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">10</td>
                <td morerows="0" valign="top" class="description-td">Input A</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">20</td>
                <td morerows="0" valign="top" class="description-td">B = 5</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">30</td>
                <td morerows="0" valign="top" class="description-td">C = 2</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">40</td>
                <td morerows="0" valign="top" class="description-td">D = B + C</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">50</td>
                <td morerows="0" valign="top" class="description-td">If D = 7 then Goto 70</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">60</td>
                <td morerows="0" valign="top" class="description-td">Goto A*10</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">70</td>
                <td morerows="0" valign="top" class="description-td">B = 4</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">80</td>
                <td morerows="0" valign="top" class="description-td">Goto 30</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">90</td>
                <td morerows="0" valign="top" class="description-td">End</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="2" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="2"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>The listing in Table 2 has one “immediate” or “hard coded” jump instruction at line <b>80</b> and a conditional branch at line 50. It also has one jump instruction, line 60, based on the contents of a register, i.e. the value of A which is input at line 10. The three bit output of the first decoder during execution of the instructions shown in Table 2 is illustrated in Table 3 below where the values of variables A, B, C, and D are also shown.</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup cols="8" colsep="0" rowsep="0" align="left"> <colspec colname="1" align="center" colwidth="28PT"> </colspec> <colspec colname="2" align="center" colwidth="35PT"> </colspec> <colspec colname="3" align="center" colwidth="14PT"> </colspec> <colspec colname="4" align="center" colwidth="28PT"> </colspec> <colspec colname="5" align="center" colwidth="14PT"> </colspec> <colspec colname="6" align="center" colwidth="28PT"> </colspec> <colspec colname="7" align="center" colwidth="35PT"> </colspec> <colspec colname="8" align="center" colwidth="35PT"> </colspec> <thead valign="bottom"> <tr class="description-tr"> <td namest="1" nameend="8" morerows="0" rowsep="1" valign="top" class="description-td" colspan="8">TABLE 3</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="8" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="8"> </td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td">Three</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">Current</td>
                <td morerows="0" valign="top" class="description-td">Next</td>
                <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td">Bit</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">Line</td>
                <td morerows="0" valign="top" class="description-td">Line</td>
                <td morerows="0" valign="top" class="description-td">A</td>
                <td morerows="0" valign="top" class="description-td">B</td>
                <td morerows="0" valign="top" class="description-td">C</td>
                <td morerows="0" valign="top" class="description-td">D</td>
                <td morerows="0" valign="top" class="description-td">Mnemonic</td>
                <td morerows="0" valign="top" class="description-td">Output</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="8" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="8"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">10</td>
                <td morerows="0" valign="top" class="description-td">20</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">INC</td>
                <td morerows="0" valign="top" class="description-td">001</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">20</td>
                <td morerows="0" valign="top" class="description-td">30</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">5</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">INC</td>
                <td morerows="0" valign="top" class="description-td">001</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">30</td>
                <td morerows="0" valign="top" class="description-td">40</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">5</td>
                <td morerows="0" valign="top" class="description-td">2</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">INC</td>
                <td morerows="0" valign="top" class="description-td">001</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">40</td>
                <td morerows="0" valign="top" class="description-td">50</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">5</td>
                <td morerows="0" valign="top" class="description-td">2</td>
                <td morerows="0" valign="top" class="description-td">7</td>
                <td morerows="0" valign="top" class="description-td">INC</td>
                <td morerows="0" valign="top" class="description-td">001</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">50</td>
                <td morerows="0" valign="top" class="description-td">70</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">5</td>
                <td morerows="0" valign="top" class="description-td">2</td>
                <td morerows="0" valign="top" class="description-td">7</td>
                <td morerows="0" valign="top" class="description-td">PBT</td>
                <td morerows="0" valign="top" class="description-td">101</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">70</td>
                <td morerows="0" valign="top" class="description-td">80</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">4</td>
                <td morerows="0" valign="top" class="description-td">2</td>
                <td morerows="0" valign="top" class="description-td">7</td>
                <td morerows="0" valign="top" class="description-td">INC</td>
                <td morerows="0" valign="top" class="description-td">101</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">80</td>
                <td morerows="0" valign="top" class="description-td">30</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">4</td>
                <td morerows="0" valign="top" class="description-td">2</td>
                <td morerows="0" valign="top" class="description-td">7</td>
                <td morerows="0" valign="top" class="description-td">JI</td>
                <td morerows="0" valign="top" class="description-td">010</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">30</td>
                <td morerows="0" valign="top" class="description-td">40</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">4</td>
                <td morerows="0" valign="top" class="description-td">2</td>
                <td morerows="0" valign="top" class="description-td">7</td>
                <td morerows="0" valign="top" class="description-td">INC</td>
                <td morerows="0" valign="top" class="description-td">001</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">40</td>
                <td morerows="0" valign="top" class="description-td">50</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">4</td>
                <td morerows="0" valign="top" class="description-td">2</td>
                <td morerows="0" valign="top" class="description-td">6</td>
                <td morerows="0" valign="top" class="description-td">INC</td>
                <td morerows="0" valign="top" class="description-td">001</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">50</td>
                <td morerows="0" valign="top" class="description-td">60</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">4</td>
                <td morerows="0" valign="top" class="description-td">2</td>
                <td morerows="0" valign="top" class="description-td">6</td>
                <td morerows="0" valign="top" class="description-td">INC</td>
                <td morerows="0" valign="top" class="description-td">001</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">60</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">?</td>
                <td morerows="0" valign="top" class="description-td">4</td>
                <td morerows="0" valign="top" class="description-td">2</td>
                <td morerows="0" valign="top" class="description-td">6</td>
                <td morerows="0" valign="top" class="description-td">JR</td>
                <td morerows="0" valign="top" class="description-td">011</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="8" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="8"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>When the first instruction (listed in line 10) is executed, the first decoder indicates that a program counter increment (INC) in the execution of the program has occurred and shows an output of “001”. As the program progresses from the instruction on line 10 through the instruction on line 40, the first decoder continues to indicate that a program counter increment (INC) in the execution of the program has occurred and continues to show an output of “001”. When the instruction on line 50 is executed, the first decoder indicates that a program counter branch taken (PBT) has occurred and shows an output of “101”. As seen in Tables 2 and 3, the program branches to line 70 because the conditional expression of line 50 is true based on the variable D=7. Upon execution of line 70 , the first decoder indicates that a program counter increment (INC) in the execution of the program has occurred and shows an output of “001”. When the instruction on line 80 is executed, the first decoder indicates that an immediate jump (JI) has occurred and shows an output of “010”. As seen in Tables 2 and 3, the program jumps to line 30. When the instructions on lines 30 and 40 are executed, the first decoder indicates that a program counter increment (INC) in the execution of the program has occurred and shows an output of “001”. When line 50 is executed (now for the second time) the first decoder indicates that a program counter increment (INC) in the execution of the program has occurred and shows an output of “001” because the condition (D=7) for the jump in line 50 is no longer valid. Line 60 is now executed and a jump to a location stored in a register occurs. The first decoder therefore indicates a jump to register (JR) by showing an output of “011”.</p>
    <p>Referring once again to FIG. 1, according to another aspect of the invention, each cause register <b>26</b> <i>a</i>, <b>26</b> <i>b</i>, <b>26</b> <i>c </i>is coupled to the data input D of an event history buffer <b>14</b> and a second decoder <b>32</b> <i>a</i>, <b>32</b> <i>b</i>, <b>32</b> <i>c </i>is coupled to each cause register and to the enable input E of the history buffer <b>14</b>. The clock <b>16</b> provides the common clock signal to the clock input C of the history buffer <b>14</b> via the clock bus <b>17</b>, and a timestamp register <b>19</b> is also coupled to the clock bus <b>17</b>. The contents of the history buffer <b>14</b> are made available off chip by three pins for the data, clock, and enable (D, C, E) of the history buffer <b>14</b>. According to this aspect of the invention, when certain conditions are detected by one of the second decoders <b>32</b>, the history buffer is enabled via the appropriate decoder, and information from the cause register, the timestamp register, and the program counter is stored in the history buffer. More particularly, the second decoder <b>32</b> enables the history buffer whenever the first decoder contains code which indicates that the processor is processing an instruction to jump to a location stored in a register, whenever the first decoder contains code indicating an exception was encountered, and whenever the first decoder contains code indicating a change in state of an interrupt line.</p>
    <p>According to a presently preferred embodiment, when the history buffer is enabled, it captures forty-four bits of information from the cause register or program counter, and the timestamp register. The forty-four bits of information are preferably organized as illustrated in Table 4 below.</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup cols="7" colsep="0" rowsep="0" align="left"> <colspec colname="1" align="left" colwidth="28PT"> </colspec> <colspec colname="2" align="left" colwidth="21PT"> </colspec> <colspec colname="3" align="left" colwidth="21PT"> </colspec> <colspec colname="4" align="left" colwidth="42PT"> </colspec> <colspec colname="5" align="left" colwidth="35PT"> </colspec> <colspec colname="6" align="left" colwidth="21PT"> </colspec> <colspec colname="7" align="left" colwidth="49PT"> </colspec> <thead valign="bottom"> <tr class="description-tr"> <td namest="1" nameend="7" morerows="0" rowsep="1" valign="top" class="description-td" colspan="7">TABLE 4</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="7" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="7"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">43</td>
                <td morerows="0" valign="top" class="description-td">42</td>
                <td morerows="0" valign="top" class="description-td">41</td>
                <td morerows="0" valign="top" class="description-td">40-18</td>
                <td morerows="0" valign="top" class="description-td">17</td>
                <td morerows="0" valign="top" class="description-td">16</td>
                <td morerows="0" valign="top" class="description-td">15-0</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="7" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="7"> </td>
              </tr> </tbody> </tgroup> <tgroup cols="6" colsep="0" rowsep="0" align="left"> <colspec colname="1" align="left" colwidth="28PT"> </colspec> <colspec colname="2" align="center" colwidth="42PT"> </colspec> <colspec colname="3" align="left" colwidth="42PT"> </colspec> <colspec colname="4" align="left" colwidth="35PT"> </colspec> <colspec colname="5" align="left" colwidth="21PT"> </colspec> <colspec colname="6" align="left" colwidth="49PT"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">Mode</td>
                <td morerows="0" valign="top" class="description-td">Proc</td>
                <td morerows="0" valign="top" class="description-td">Cause/PC</td>
                <td morerows="0" valign="top" class="description-td">HOVRF</td>
                <td morerows="0" valign="top" class="description-td">TR</td>
                <td morerows="0" valign="top" class="description-td">Time Stamp</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="6" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="6"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>The first bit, bit location <b>43</b>, is a mode identifier indicating whether the entry being stored has program counter information or cause register information. A two bit processor identification number is stored in binary form at bit locations <b>42</b>, <b>41</b>. This number is used to indicate which processor's information is being stored (in the case of a multiprocessor system). The next twenty-three bits at bit locations <b>40</b> through <b>18</b> are used to store cause register information or program counter information depending on the mode as explained above. If program counter information is being stored, the contents of the program counter are stored at bit locations <b>40</b> through <b>18</b>. If cause register information is being stored, bit location <b>40</b> is used to indicate whether the exception occurred while the processor was executing an instruction in the branch delay slot. (This applies to pipelined processors such as RISC processors.) Bit locations <b>39</b> through <b>35</b> are used to store processor related exception conditions. Bit locations <b>34</b> through <b>18</b> are used to store an indication of all pending interrupts (external, software, co-processor. The HOVRF field at bit location <b>17</b> is used to indicate whether the internal event history buffer has overflowed. The TR bit <b>16</b> is used to indicate a timestamp rollover and bits <b>15</b> through <b>0</b> are used to store a sixteen bit timestamp. According to the presently preferred embodiment, the forty-four bits captured in the history buffer <b>14</b> are serially output on data pin D over forty-four clock cycles (bit serial output).</p>
    <p>As mentioned above, the event history buffer records information when an event (either an unmasked exception or a PC jump register instruction) has occurred. According to a presently preferred embodiment, this requires an additional mask register per cause register and a free running timestamp counter. The event masks are provided by a JTAG test register load instruction in the static debug interface. When the cause register bits corresponding to an exception are unmasked or a PC jump register instruction is encountered, an entry is made in the history buffer.</p>
    <p>Those skilled in the art will appreciate that the outputs of the first decoder <b>28</b> and the contents of the history buffer <b>14</b> provide a relatively complete indication of each processor's execution sequence in real time, particularly when viewed in light of the actual program code which is being executed. Therefore, according to the invention, a debugging system may be coupled to the first decoders and history buffer as illustrated in FIG. <b>2</b>.</p>
    <p>Turning now to FIG. 2, the outputs <b>30</b> <i>a</i>, <b>30</b> <i>b</i>, <b>30</b> <i>c </i>of the first decoders and the D,C,E terminals of the history buffer are coupled to a debugging computer <b>44</b> which preferably has a copy of the program code stored therein. The three-bit outputs <b>30</b> <i>a</i>, <b>30</b> <i>b</i>, <b>30</b> <i>c </i>of the first decoders and the D,C,E terminals of the history buffer are preferably coupled to an interface buffer <b>40</b> which is coupled by a serial, parallel, or network connection <b>42</b> to the debugging computer <b>44</b>. The interface buffer <b>40</b> is a rate decoupling buffer. In a present embodiment of the invention, the debugger interface is provided on a 100 MHz three processor system. In that system, the data rate for reading the event history buffer is approximately 1 gigabit/sec. Current PCs cannot keep up with that data rate. Therefore, the buffer <b>40</b> is provided to prevent the loss of event history data.</p>
    <p>As the program is running on the ASIC <b>10</b>, the debugging computer <b>44</b> collects information from the first decoders and the history buffer. The information collected by the computer <b>44</b> is associated with each line of code being executed by the ASIC by stepping through the copy of the code which is stored in the computer <b>44</b>. When a bug is encountered, the complete history of instruction execution leading up to the failure can be reviewed with the computer <b>44</b>. The debugging system is non-invasive and permits debugging of programs operating in real time.</p>
    <p>There have been described and illustrated herein embodiments of a real time debugger interface for embedded systems. While particular embodiments of the invention have been described, it is not intended that the invention be limited thereto, as it is intended that the invention be as broad in scope as the art will allow and that the specification be read likewise. Thus, while particular encoding schemes have been disclosed with reference to the first decoder output and the history buffer contents, it will be appreciated that other encoding schemes could be utilized provided that they achieve substantially the same results as described herein. Also, while the invention has been illustrated with reference to a three-processor ASIC chip, it will be recognized that the invention may be applied in other types of chips having greater or fewer processors. Moreover, while particular configurations have been disclosed in reference to the indications provided by the first decoders, it will be appreciated that other configurations could be used as well, provided that they achieve substantially the same results as described herein. It will therefore be appreciated by those skilled in the art that yet other modifications could be made to the provided invention without deviating from its spirit and scope as so claimed.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5428618">US5428618</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 27, 1994</td><td class="patent-data-table-td patent-date-value">Jun 27, 1995</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Debugger apparatus and method having an event history recording capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5440700">US5440700</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 29, 1992</td><td class="patent-data-table-td patent-date-value">Aug 8, 1995</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Microprocessor including device for detecting predetermined instruction and generating bus cycle</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5473754">US5473754</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 23, 1993</td><td class="patent-data-table-td patent-date-value">Dec 5, 1995</td><td class="patent-data-table-td ">Rockwell International Corporation</td><td class="patent-data-table-td ">Branch decision encoding scheme</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5491793">US5491793</a></td><td class="patent-data-table-td patent-date-value">Oct 11, 1994</td><td class="patent-data-table-td patent-date-value">Feb 13, 1996</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Debug support in a processor chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5513346">US5513346</a></td><td class="patent-data-table-td patent-date-value">Oct 21, 1993</td><td class="patent-data-table-td patent-date-value">Apr 30, 1996</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Error condition detector for handling interrupt in integrated circuits having multiple processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5544311">US5544311</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 11, 1995</td><td class="patent-data-table-td patent-date-value">Aug 6, 1996</td><td class="patent-data-table-td ">Rockwell International Corporation</td><td class="patent-data-table-td ">On-chip debug port</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5572672">US5572672</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 12, 1995</td><td class="patent-data-table-td patent-date-value">Nov 5, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and apparatus for monitoring data processing system resources in real-time</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5640542">US5640542</a></td><td class="patent-data-table-td patent-date-value">Jan 5, 1996</td><td class="patent-data-table-td patent-date-value">Jun 17, 1997</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">On-chip in-circuit-emulator memory mapping and breakpoint register modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5724505">US5724505</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 15, 1996</td><td class="patent-data-table-td patent-date-value">Mar 3, 1998</td><td class="patent-data-table-td ">Lucent Technologies Inc.</td><td class="patent-data-table-td ">Apparatus and method for real-time program monitoring via a serial interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6052774">US6052774</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 6, 1998</td><td class="patent-data-table-td patent-date-value">Apr 18, 2000</td><td class="patent-data-table-td ">Arm Limited</td><td class="patent-data-table-td ">Apparatus and method for identifying exception routines indicated by instruction address issued with an instruction fetch command</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Meriam-Webster, "<a href='http://scholar.google.com/scholar?q="Meriam-Websters%27s+Collegiate+Dictionary%2C+Tenth+Ed."'>Meriam-Websters's Collegiate Dictionary, Tenth Ed.</a>", pp. 244-245, and 328, 1997.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6789174">US6789174</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 24, 2001</td><td class="patent-data-table-td patent-date-value">Sep 7, 2004</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Memory access device allowing simultaneous access</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7024588">US7024588</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 5, 2001</td><td class="patent-data-table-td patent-date-value">Apr 4, 2006</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">System monitoring system and monitoring method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7031869">US7031869</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 28, 2001</td><td class="patent-data-table-td patent-date-value">Apr 18, 2006</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Method and apparatus for managing timestamps when storing data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7086036">US7086036</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 8, 2000</td><td class="patent-data-table-td patent-date-value">Aug 1, 2006</td><td class="patent-data-table-td ">Siemens Energy &amp; Automation, Inc.</td><td class="patent-data-table-td ">Programmable logic controller method, system and apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7707459">US7707459</a></td><td class="patent-data-table-td patent-date-value">Mar 8, 2007</td><td class="patent-data-table-td patent-date-value">Apr 27, 2010</td><td class="patent-data-table-td ">Whirlpool Corporation</td><td class="patent-data-table-td ">Embedded systems debugging</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7870430">US7870430</a></td><td class="patent-data-table-td patent-date-value">Feb 29, 2008</td><td class="patent-data-table-td patent-date-value">Jan 11, 2011</td><td class="patent-data-table-td ">Freescale Semiconductor, Inc.</td><td class="patent-data-table-td ">Method and apparatus for sharing debug resources</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7870434">US7870434</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 29, 2008</td><td class="patent-data-table-td patent-date-value">Jan 11, 2011</td><td class="patent-data-table-td ">Freescale Semiconductor, Inc.</td><td class="patent-data-table-td ">Method and apparatus for masking debug resources</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7917914">US7917914</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2006</td><td class="patent-data-table-td patent-date-value">Mar 29, 2011</td><td class="patent-data-table-td ">Whirlpool Corporation</td><td class="patent-data-table-td ">Event notification system for an appliance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7921429">US7921429</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2006</td><td class="patent-data-table-td patent-date-value">Apr 5, 2011</td><td class="patent-data-table-td ">Whirlpool Corporation</td><td class="patent-data-table-td ">Data acquisition method with event notification for an appliance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8040234">US8040234</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Oct 18, 2011</td><td class="patent-data-table-td ">Whirlpool Corporation</td><td class="patent-data-table-td ">Method and apparatus for remote service of an appliance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8042002">US8042002</a></td><td class="patent-data-table-td patent-date-value">Jan 18, 2008</td><td class="patent-data-table-td patent-date-value">Oct 18, 2011</td><td class="patent-data-table-td ">Freescale Semiconductor, Inc.</td><td class="patent-data-table-td ">Method and apparatus for handling shared hardware and software debug resource events in a data processing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8407457">US8407457</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 2007</td><td class="patent-data-table-td patent-date-value">Mar 26, 2013</td><td class="patent-data-table-td ">Freescale Semiconductor, Inc.</td><td class="patent-data-table-td ">System and method for monitoring debug events</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8566501">US8566501</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 14, 2011</td><td class="patent-data-table-td patent-date-value">Oct 22, 2013</td><td class="patent-data-table-td ">Etron Technology, Inc.</td><td class="patent-data-table-td ">Circuit for simultaneously analyzing performance and bugs and method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110314223">US20110314223</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 17, 2010</td><td class="patent-data-table-td patent-date-value">Dec 22, 2011</td><td class="patent-data-table-td ">Yair Orbach</td><td class="patent-data-table-td ">System for protecting against cache restriction violations in a memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120079161">US20120079161</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 14, 2011</td><td class="patent-data-table-td patent-date-value">Mar 29, 2012</td><td class="patent-data-table-td ">Hsuan-Ching Chao</td><td class="patent-data-table-td ">Circuit for simultaneously analyzing performance and bugs and method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101809542B?cl=en">CN101809542B</a></td><td class="patent-data-table-td patent-date-value">Aug 4, 2008</td><td class="patent-data-table-td patent-date-value">Jun 19, 2013</td><td class="patent-data-table-td ">飞思卡尔半导体公司</td><td class="patent-data-table-td ">System and method for monitoring debug events</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2009045628A1?cl=en">WO2009045628A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 4, 2008</td><td class="patent-data-table-td patent-date-value">Apr 9, 2009</td><td class="patent-data-table-td ">Freescale Semiconductor Inc</td><td class="patent-data-table-td ">System and method for monitoring debug events</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=iOpXBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S244000">712/244</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=iOpXBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714SE11214">714/E11.214</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=iOpXBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714SE11212">714/E11.212</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=iOpXBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0011280000">G06F11/28</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=iOpXBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0011360000">G06F11/36</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=iOpXBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F11/3656">G06F11/3656</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=iOpXBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F11/3636">G06F11/3636</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F11/36B7H</span>, <span class="nested-value">G06F11/36B5</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Mar 18, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 10, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-18 IS CONFIRMED. CLAIMS 19, 21 AND 22 ARE DETERMINED TO BE PATENTABLEAS AMENDED. CLAIM 20 DEPENDENT ON AN AMENDED CLAIM, IS DETERMINED TO BE PATENTABLE. NEW CLAIMS 23-38 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 10, 2011</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110304</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 26, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 12, 2008</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TR TECHNOLOGIES FOUNDATION LLC, DELAWARE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSWITCH CORPORATION;REEL/FRAME:020783/0899</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20071226</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 12, 2005</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 22, 1998</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TRANSWITCH CORPORATION, CONNECTICUT</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ROY, SUBHASH C.;HEMBROOK, PAUL;PARRELLA, EUGENE L.;AND OTHERS;REEL/FRAME:009142/0076</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19980417</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1aQ3KrNCy5j2ArfuB9Zl527Gg5Pw\u0026id=iOpXBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0vxGSxwk5EFuZW8LmdctLHYnUYXA\u0026id=iOpXBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2fQ9IzOHUkZuPXp2FciPdEgO1dOg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Real_time_debugger_interface_for_embedde.pdf?id=iOpXBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3-nuL3HNoVv3pQT6MeFseXAvbQcg"},"sample_url":"http://www.google.com/patents/reader?id=iOpXBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>