Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jul 18 14:50:02 2020
| Host         : DESKTOP-JP4319F running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/matrixmul_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/res_load_reg_100_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.668ns (33.286%)  route 1.339ns (66.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=9, routed)           1.041     2.532    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X35Y71         LUT4 (Prop_lut4_I3_O)        0.150     2.682 r  bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_1/O
                         net (fo=1, routed)           0.298     2.980    bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_1_n_1
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.732    10.157    bd_0_i/hls_inst/inst/res_load_reg_100_reg
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  7.177    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.642ns (27.213%)  route 1.717ns (72.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           1.130     2.621    bd_0_i/hls_inst/inst/ap_CS_fsm_state2
    SLICE_X33Y73         LUT3 (Prop_lut3_I0_O)        0.124     2.745 r  bd_0_i/hls_inst/inst/sub_ln81_reg_262[3]_i_1/O
                         net (fo=4, routed)           0.587     3.332    bd_0_i/hls_inst/inst/j_0_reg_890
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.642ns (27.213%)  route 1.717ns (72.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           1.130     2.621    bd_0_i/hls_inst/inst/ap_CS_fsm_state2
    SLICE_X33Y73         LUT3 (Prop_lut3_I0_O)        0.124     2.745 r  bd_0_i/hls_inst/inst/sub_ln81_reg_262[3]_i_1/O
                         net (fo=4, routed)           0.587     3.332    bd_0_i/hls_inst/inst/j_0_reg_890
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[1]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.642ns (27.213%)  route 1.717ns (72.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           1.130     2.621    bd_0_i/hls_inst/inst/ap_CS_fsm_state2
    SLICE_X33Y73         LUT3 (Prop_lut3_I0_O)        0.124     2.745 r  bd_0_i/hls_inst/inst/sub_ln81_reg_262[3]_i_1/O
                         net (fo=4, routed)           0.587     3.332    bd_0_i/hls_inst/inst/j_0_reg_890
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[2]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.642ns (27.213%)  route 1.717ns (72.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           1.130     2.621    bd_0_i/hls_inst/inst/ap_CS_fsm_state2
    SLICE_X33Y73         LUT3 (Prop_lut3_I0_O)        0.124     2.745 r  bd_0_i/hls_inst/inst/sub_ln81_reg_262[3]_i_1/O
                         net (fo=4, routed)           0.587     3.332    bd_0_i/hls_inst/inst/j_0_reg_890
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[3]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_0_reg_89_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.940ns (36.476%)  route 1.637ns (63.524%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/Q
                         net (fo=14, routed)          0.902     2.331    bd_0_i/hls_inst/inst/zext_ln81_3_fu_218_p1[2]
    SLICE_X32Y71         LUT3 (Prop_lut3_I1_O)        0.153     2.484 r  bd_0_i/hls_inst/inst/j_0_reg_89[1]_i_2/O
                         net (fo=2, routed)           0.735     3.219    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.331     3.550 r  bd_0_i/hls_inst/inst/j_0_reg_89[0]_i_1/O
                         net (fo=1, routed)           0.000     3.550    bd_0_i/hls_inst/inst/j_0_reg_89[0]_i_1_n_1
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_89_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_89_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y71         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/j_0_reg_89_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -3.550    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/res_load_reg_100_reg/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.195%)  route 1.477ns (71.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/Q
                         net (fo=14, routed)          0.921     2.350    bd_0_i/hls_inst/inst/zext_ln81_3_fu_218_p1[2]
    SLICE_X32Y71         LUT3 (Prop_lut3_I1_O)        0.124     2.474 r  bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_2/O
                         net (fo=4, routed)           0.557     3.030    bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_2_n_1
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.449    10.440    bd_0_i/hls_inst/inst/res_load_reg_100_reg
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/res_load_reg_100_reg/OPMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.195%)  route 1.477ns (71.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/Q
                         net (fo=14, routed)          0.921     2.350    bd_0_i/hls_inst/inst/zext_ln81_3_fu_218_p1[2]
    SLICE_X32Y71         LUT3 (Prop_lut3_I1_O)        0.124     2.474 r  bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_2/O
                         net (fo=4, routed)           0.557     3.030    bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_2_n_1
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/OPMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[2])
                                                     -0.449    10.440    bd_0_i/hls_inst/inst/res_load_reg_100_reg
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/res_load_reg_100_reg/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.195%)  route 1.477ns (71.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/Q
                         net (fo=14, routed)          0.921     2.350    bd_0_i/hls_inst/inst/zext_ln81_3_fu_218_p1[2]
    SLICE_X32Y71         LUT3 (Prop_lut3_I1_O)        0.124     2.474 r  bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_2/O
                         net (fo=4, routed)           0.557     3.030    bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_2_n_1
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.449    10.440    bd_0_i/hls_inst/inst/res_load_reg_100_reg
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/res_addr_reg_281_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.642ns (28.872%)  route 1.582ns (71.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=9, routed)           1.041     2.532    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X35Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.656 r  bd_0_i/hls_inst/inst/res_addr_reg_281[3]_i_1/O
                         net (fo=6, routed)           0.541     3.197    bd_0_i/hls_inst/inst/k_0_reg_1130
    SLICE_X33Y71         FDRE                                         r  bd_0_i/hls_inst/inst/res_addr_reg_281_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y71         FDRE                                         r  bd_0_i/hls_inst/inst/res_addr_reg_281_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y71         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/res_addr_reg_281_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.197    
  -------------------------------------------------------------------
                         slack                                  7.487    




