
*** Running ngdbuild
    with args -intstyle ise -p xc6slx25ftg256-2 -dd _ngo -uc toplevel.ucf -bm /home/ise/ise_proj/puf_s6/puf_proj/puf_proj.srcs/sources_1/ip/microblaze_mcs_v1_4_0/microblaze_mcs_v1_4_0.bmm toplevel.edf


Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -p xc6slx25ftg256-2 -dd _ngo -uc toplevel.ucf -bm
/home/ise/ise_proj/puf_s6/puf_proj/puf_proj.srcs/sources_1/ip/microblaze_mcs_v1_
4_0/microblaze_mcs_v1_4_0.bmm toplevel.edf

Executing edif2ngd -quiet "toplevel.edf" "_ngo/toplevel.ngo"
Release 14.7 - edif2ngd P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading NGO file
"/home/ise/ise_proj/puf_s6/puf_proj/puf_proj.runs/impl_1/_ngo/toplevel.ngo" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "toplevel.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file
"/home/ise/ise_proj/puf_s6/puf_proj/puf_proj.srcs/sources_1/ip/microblaze_mcs_v1
_4_0/microblaze_mcs_v1_4_0.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv
   46_rdBus_FDRE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   9

Writing NGD file "toplevel.ngd" ...
Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "toplevel.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w toplevel.ngd

Using target part "6slx25ftg256-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx25' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:Map:83 - The range defined by columns 27, 27 and rows 48, 77 in area
   group "pblock_mcs_0" does not fall on CLB boundary.  The constraint value
   equals
   SLICE_X0Y32:SLICE_X7Y77,SLICE_X8Y32:SLICE_X13Y63,SLICE_X14Y32:SLICE_X27Y47,SL
   ICE_X27Y48:SLICE_X27Y77,SLICE_X28Y32:SLICE_X53Y39,SLICE_X53Y40:SLICE_X53Y77. 
   This practice is dangerous and will likely lead to overlapping area group
   warnings in PAR as well as possibly undesirable RPM placements.
WARNING:Map:83 - The range defined by columns 53, 53 and rows 40, 77 in area
   group "pblock_mcs_0" does not fall on CLB boundary.  The constraint value
   equals
   SLICE_X0Y32:SLICE_X7Y77,SLICE_X8Y32:SLICE_X13Y63,SLICE_X14Y32:SLICE_X27Y47,SL
   ICE_X27Y48:SLICE_X27Y77,SLICE_X28Y32:SLICE_X53Y39,SLICE_X53Y40:SLICE_X53Y77. 
   This practice is dangerous and will likely lead to overlapping area group
   warnings in PAR as well as possibly undesirable RPM placements.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 12 secs 
Total CPU  time at the beginning of Placer: 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:69123cb2) REAL time: 14 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:69123cb2) REAL time: 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b13a7153) REAL time: 15 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:fe4986e9) REAL time: 21 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:fe4986e9) REAL time: 21 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:fe4986e9) REAL time: 21 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:fe4986e9) REAL time: 21 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:fe4986e9) REAL time: 21 secs 

Phase 9.8  Global Placement
......................
........................................................................................................................................................................................
..............................
.......
Phase 9.8  Global Placement (Checksum:98bf8216) REAL time: 36 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:98bf8216) REAL time: 36 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:50ef3fd9) REAL time: 40 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:50ef3fd9) REAL time: 40 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b7d425d8) REAL time: 40 secs 

Total REAL time to Placer completion: 40 secs 
Total CPU  time to Placer completion: 40 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                   739 out of  30,064    2%
    Number used as Flip Flops:                 737
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      1,922 out of  15,032   12%
    Number used as logic:                      679 out of  15,032    4%
      Number using O6 output only:             453
      Number using O5 output only:              21
      Number using O5 and O6:                  205
      Number used as ROM:                        0
    Number used as Memory:                     182 out of   3,664    4%
      Number used as Dual Port RAM:            128
        Number using O6 output only:           128
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            54
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 30
    Number used exclusively as route-thrus:  1,061
      Number with same-slice register load:     35
      Number with same-slice carry load:         2
      Number with other load:                1,024

Slice Logic Distribution:
  Number of occupied Slices:                   644 out of   3,758   17%
  Number of MUXCYs used:                       116 out of   7,516    1%
  Number of LUT Flip Flop pairs used:        2,135
    Number with an unused Flip Flop:         1,477 out of   2,135   69%
    Number with an unused LUT:                 213 out of   2,135    9%
    Number of fully used LUT-FF pairs:         445 out of   2,135   20%
    Number of unique control sets:              83
    Number of slice register sites lost
      to control set restrictions:             387 out of  30,064    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     186    2%
    Number of LOCed IOBs:                        4 out of       4  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      52   15%
  Number of RAMB8BWERs:                          0 out of     104    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     272    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.40

Peak Memory Usage:  827 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion:   43 secs 

Mapping completed.
See MAP report file "toplevel.mrp" for details.

*** Running par
    with args -intstyle pa toplevel.ncd -w toplevel_routed.ncd




Constraints file: toplevel.pcf.
Loading device for application Rf_Device from file '6slx25.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "toplevel" is an NCD, version 3.2, device xc6slx25, package ftg256, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx25' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                   739 out of  30,064    2%
    Number used as Flip Flops:                 737
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      1,922 out of  15,032   12%
    Number used as logic:                      679 out of  15,032    4%
      Number using O6 output only:             453
      Number using O5 output only:              21
      Number using O5 and O6:                  205
      Number used as ROM:                        0
    Number used as Memory:                     182 out of   3,664    4%
      Number used as Dual Port RAM:            128
        Number using O6 output only:           128
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            54
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 30
    Number used exclusively as route-thrus:  1,061
      Number with same-slice register load:     35
      Number with same-slice carry load:         2
      Number with other load:                1,024

Slice Logic Distribution:
  Number of occupied Slices:                   644 out of   3,758   17%
  Number of MUXCYs used:                       116 out of   7,516    1%
  Number of LUT Flip Flop pairs used:        2,135
    Number with an unused Flip Flop:         1,477 out of   2,135   69%
    Number with an unused LUT:                 213 out of   2,135    9%
    Number of fully used LUT-FF pairs:         445 out of   2,135   20%
    Number of slice register sites lost
      to control set restrictions:               0 out of  30,064    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     186    2%
    Number of LOCed IOBs:                        4 out of       4  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      52   15%
  Number of RAMB8BWERs:                          0 out of     104    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     272    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

Starting Router


Phase  1  : 7601 unrouted;      REAL time: 10 secs 

Phase  2  : 6607 unrouted;      REAL time: 12 secs 
./ISEWrap.sh: line 51:  7964 Killed                  $ISE_STEP "$@" >> $HD_LOG 2>&1

*** Running ngdbuild
    with args -intstyle ise -p xc6slx25ftg256-2 -dd _ngo -uc toplevel.ucf -bm /home/ise/ise_proj/puf_s6/puf_proj/puf_proj.srcs/sources_1/ip/microblaze_mcs_v1_4_0/microblaze_mcs_v1_4_0.bmm toplevel.edf


Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -p xc6slx25ftg256-2 -dd _ngo -uc toplevel.ucf -bm
/home/ise/ise_proj/puf_s6/puf_proj/puf_proj.srcs/sources_1/ip/microblaze_mcs_v1_
4_0/microblaze_mcs_v1_4_0.bmm toplevel.edf

Executing edif2ngd -quiet "toplevel.edf" "_ngo/toplevel.ngo"
Release 14.7 - edif2ngd P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading NGO file
"/home/ise/ise_proj/puf_s6/puf_proj/puf_proj.runs/impl_1/_ngo/toplevel.ngo" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "toplevel.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file
"/home/ise/ise_proj/puf_s6/puf_proj/puf_proj.srcs/sources_1/ip/microblaze_mcs_v1
_4_0/microblaze_mcs_v1_4_0.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv
   46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv
   46_rdBus_FDRE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   9

Writing NGD file "toplevel.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "toplevel.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w toplevel.ngd

Using target part "6slx25ftg256-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx25' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:Map:83 - The range defined by columns 27, 27 and rows 48, 77 in area
   group "pblock_mcs_0" does not fall on CLB boundary.  The constraint value
   equals
   SLICE_X0Y32:SLICE_X7Y77,SLICE_X8Y32:SLICE_X13Y63,SLICE_X14Y32:SLICE_X27Y47,SL
   ICE_X27Y48:SLICE_X27Y77,SLICE_X28Y32:SLICE_X53Y39,SLICE_X53Y40:SLICE_X53Y77. 
   This practice is dangerous and will likely lead to overlapping area group
   warnings in PAR as well as possibly undesirable RPM placements.
WARNING:Map:83 - The range defined by columns 53, 53 and rows 40, 77 in area
   group "pblock_mcs_0" does not fall on CLB boundary.  The constraint value
   equals
   SLICE_X0Y32:SLICE_X7Y77,SLICE_X8Y32:SLICE_X13Y63,SLICE_X14Y32:SLICE_X27Y47,SL
   ICE_X27Y48:SLICE_X27Y77,SLICE_X28Y32:SLICE_X53Y39,SLICE_X53Y40:SLICE_X53Y77. 
   This practice is dangerous and will likely lead to overlapping area group
   warnings in PAR as well as possibly undesirable RPM placements.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 12 secs 
Total CPU  time at the beginning of Placer: 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:723657bc) REAL time: 15 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:723657bc) REAL time: 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:86bd1c90) REAL time: 15 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:504f01dd) REAL time: 21 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:504f01dd) REAL time: 21 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:504f01dd) REAL time: 21 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:504f01dd) REAL time: 21 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:504f01dd) REAL time: 21 secs 

Phase 9.8  Global Placement
...........................................
........................................................................................................................................................................................
...................................................
.........
Phase 9.8  Global Placement (Checksum:65abd999) REAL time: 36 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:65abd999) REAL time: 36 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:5feadd3d) REAL time: 43 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:5feadd3d) REAL time: 43 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:3a088a64) REAL time: 43 secs 

Total REAL time to Placer completion: 43 secs 
Total CPU  time to Placer completion: 42 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                   686 out of  30,064    2%
    Number used as Flip Flops:                 684
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      1,881 out of  15,032   12%
    Number used as logic:                      642 out of  15,032    4%
      Number using O6 output only:             426
      Number using O5 output only:              22
      Number using O5 and O6:                  194
      Number used as ROM:                        0
    Number used as Memory:                     182 out of   3,664    4%
      Number used as Dual Port RAM:            128
        Number using O6 output only:           128
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            54
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 30
    Number used exclusively as route-thrus:  1,057
      Number with same-slice register load:     31
      Number with same-slice carry load:         2
      Number with other load:                1,024

Slice Logic Distribution:
  Number of occupied Slices:                   605 out of   3,758   16%
  Number of MUXCYs used:                       116 out of   7,516    1%
  Number of LUT Flip Flop pairs used:        2,060
    Number with an unused Flip Flop:         1,454 out of   2,060   70%
    Number with an unused LUT:                 179 out of   2,060    8%
    Number of fully used LUT-FF pairs:         427 out of   2,060   20%
    Number of unique control sets:              79
    Number of slice register sites lost
      to control set restrictions:             360 out of  30,064    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     186    2%
    Number of LOCed IOBs:                        4 out of       4  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      52   15%
  Number of RAMB8BWERs:                          0 out of     104    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     272    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.42

Peak Memory Usage:  827 MB
Total REAL time to MAP completion:  46 secs 
Total CPU time to MAP completion:   45 secs 

Mapping completed.
See MAP report file "toplevel.mrp" for details.

*** Running par
    with args -intstyle pa toplevel.ncd -w toplevel_routed.ncd




Constraints file: toplevel.pcf.
Loading device for application Rf_Device from file '6slx25.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "toplevel" is an NCD, version 3.2, device xc6slx25, package ftg256, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx25' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                   686 out of  30,064    2%
    Number used as Flip Flops:                 684
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      1,881 out of  15,032   12%
    Number used as logic:                      642 out of  15,032    4%
      Number using O6 output only:             426
      Number using O5 output only:              22
      Number using O5 and O6:                  194
      Number used as ROM:                        0
    Number used as Memory:                     182 out of   3,664    4%
      Number used as Dual Port RAM:            128
        Number using O6 output only:           128
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            54
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 30
    Number used exclusively as route-thrus:  1,057
      Number with same-slice register load:     31
      Number with same-slice carry load:         2
      Number with other load:                1,024

Slice Logic Distribution:
  Number of occupied Slices:                   605 out of   3,758   16%
  Number of MUXCYs used:                       116 out of   7,516    1%
  Number of LUT Flip Flop pairs used:        2,060
    Number with an unused Flip Flop:         1,454 out of   2,060   70%
    Number with an unused LUT:                 179 out of   2,060    8%
    Number of fully used LUT-FF pairs:         427 out of   2,060   20%
    Number of slice register sites lost
      to control set restrictions:               0 out of  30,064    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     186    2%
    Number of LOCed IOBs:                        4 out of       4  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      52   15%
  Number of RAMB8BWERs:                          0 out of     104    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     272    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

Starting Router


Phase  1  : 7327 unrouted;      REAL time: 11 secs 

Phase  2  : 6381 unrouted;      REAL time: 13 secs 

Phase  3  : 2116 unrouted;      REAL time: 37 secs 

Phase  4  : 2116 unrouted; (Par is working to improve performance)     REAL time: 39 secs 

Updating file: toplevel_routed.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 3 secs 

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 3 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 3 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 3 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 3 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 4 secs 
Total REAL time to Router completion: 1 mins 4 secs 
Total CPU time to Router completion: 1 mins 4 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.
INFO:Par:459 - The Clock Report is not displayed in the non timing-driven mode.
Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net i_c | SETUP       |         N/A|    10.329ns|     N/A|           0
  lk_BUFGP                                  | HOLD        |     0.324ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net mcs | SETUP       |         N/A|    13.390ns|     N/A|           0
  _0/U0/Debug.mdm_0/drck                    | HOLD        |     0.414ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net mcs | SETUP       |         N/A|     7.717ns|     N/A|           0
  _0/U0/Debug.mdm_0/update                  | HOLD        |     0.474ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 5 secs 
Total CPU time to PAR completion: 1 mins 5 secs 

Peak Memory Usage:  683 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 2

Writing design to file toplevel_routed.ncd



PAR done!

*** Running trce
    with args -intstyle ise -o toplevel.twr -v 30 -l 30 toplevel_routed.ncd toplevel.pcf

Loading device for application Rf_Device from file '6slx25.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
   "toplevel" is an NCD, version 3.2, device xc6slx25, package ftg256, speed -2

Analysis completed Tue Feb 22 12:36:03 2022
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 9 secs 

*** Running xdl
    with args -secure -ncd2xdl -nopips toplevel_routed.ncd toplevel_routed.xdl

Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx25.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "toplevel" is an NCD, version 3.2, device xc6slx25, package ftg256, speed -2
Successfully converted design 'toplevel_routed.ncd' to 'toplevel_routed.xdl'.

*** Running bitgen
    with args toplevel_routed.ncd toplevel.bit toplevel.pcf -w -intstyle pa

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[0].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[1].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[2].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[3].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[4].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[5].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[6].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_1/apuf_array[7].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[0].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[1].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[2].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[3].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[4].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[5].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[6].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   apuf_multi_inst_2/apuf_array[7].apuf_instance/s_mux2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

*** Running data2mem
    with args -bm toplevel_bd.bmm -bt toplevel.bit -bd /home/ise/ise_proj/puf_s6/puf_proj/puf_proj.srcs/sources_1/imports/microblaze/mb_bootloop_le.elf tag ublaze_inst_microblaze_0 -o b download.bit -p xc6slx25ftg256-2


ERROR:Data2MEM:1 - File 'toplevel_bd.bmm' can not be found, or is busy.
    Please ensure that the file is available in the correct
    directory location, or isn't being locked by another
    application.

