<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>getTanh</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.353</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>46011</Best-caseLatency>
            <Average-caseLatency>46011</Average-caseLatency>
            <Worst-caseLatency>46011</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.230 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.230 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.230 ms</Worst-caseRealTimeLatency>
            <Interval-min>46012</Interval-min>
            <Interval-max>46012</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:12</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>10</DSP>
            <FF>4529</FF>
            <LUT>6577</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>getTanh</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>getTanh</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>getTanh</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>getTanh</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>getTanh</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>getTanh</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_we0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_d0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addr_in_address0</name>
            <Object>addr_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addr_in_ce0</name>
            <Object>addr_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addr_in_q0</name>
            <Object>addr_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addr_out_address0</name>
            <Object>addr_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addr_out_ce0</name>
            <Object>addr_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addr_out_q0</name>
            <Object>addr_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>atanh_address0</name>
            <Object>atanh</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>atanh_ce0</name>
            <Object>atanh</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>atanh_q0</name>
            <Object>atanh</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>atanh_address1</name>
            <Object>atanh</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>atanh_ce1</name>
            <Object>atanh</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>atanh_q1</name>
            <Object>atanh</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sinh_address0</name>
            <Object>sinh</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sinh_ce0</name>
            <Object>sinh</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sinh_q0</name>
            <Object>sinh</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cosh_address0</name>
            <Object>cosh</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cosh_ce0</name>
            <Object>cosh</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cosh_q0</name>
            <Object>cosh</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>getTanh</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160</InstName>
                    <ModuleName>getTanh_Pipeline_VITIS_LOOP_27_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>160</ID>
                    <BindInstances>add_ln27_fu_365_p2 sub_ln34_fu_465_p2 add_ln62_fu_485_p2 sub_ln68_fu_489_p2 add_ln62_1_fu_522_p2 sub_ln68_1_fu_541_p2 x_new_3_fu_610_p2 y_3_fu_616_p2 add_ln62_2_fu_670_p2 x_new_4_fu_622_p2 y_4_fu_628_p2 sub_ln68_2_fu_674_p2 x_new_6_fu_699_p2 y_6_fu_704_p2 add_ln47_fu_709_p2 x_new_7_fu_714_p2 y_7_fu_719_p2 sub_ln53_fu_724_p2 x_new_9_fu_793_p2 y_9_fu_799_p2 add_ln47_1_fu_853_p2 x_new_10_fu_805_p2 y_10_fu_811_p2 sub_ln53_1_fu_857_p2 x_new_12_fu_888_p2 y_12_fu_894_p2 add_ln62_3_fu_900_p2 x_new_13_fu_905_p2 y_13_fu_911_p2 sub_ln68_3_fu_917_p2 x_new_15_fu_982_p2 y_15_fu_988_p2 add_ln62_4_fu_1042_p2 x_new_16_fu_994_p2 y_16_fu_1000_p2 sub_ln68_4_fu_1046_p2 x_new_18_fu_1071_p2 y_18_fu_1076_p2 add_ln47_2_fu_1081_p2 x_new_19_fu_1086_p2 y_19_fu_1091_p2 sub_ln53_2_fu_1096_p2 x_new_21_fu_1165_p2 y_21_fu_1171_p2 add_ln47_3_fu_1225_p2 x_new_22_fu_1177_p2 y_22_fu_1183_p2 sub_ln53_3_fu_1229_p2 x_new_24_fu_1254_p2 y_24_fu_1259_p2 add_ln62_5_fu_1264_p2 x_new_25_fu_1269_p2 y_25_fu_1274_p2 sub_ln68_5_fu_1279_p2 x_new_27_fu_1344_p2 y_27_fu_1350_p2 add_ln62_6_fu_1404_p2 x_new_28_fu_1356_p2 y_28_fu_1362_p2 sub_ln68_6_fu_1408_p2 x_new_30_fu_1433_p2 y_30_fu_1438_p2 add_ln47_4_fu_1443_p2 x_new_31_fu_1448_p2 y_31_fu_1453_p2 sub_ln53_4_fu_1458_p2 x_new_33_fu_1523_p2 y_33_fu_1529_p2 add_ln47_5_fu_1583_p2 x_new_34_fu_1535_p2 y_34_fu_1541_p2 sub_ln53_5_fu_1587_p2 x_new_36_fu_1612_p2 y_36_fu_1617_p2 add_ln62_7_fu_1622_p2 x_new_37_fu_1627_p2 y_37_fu_1632_p2 sub_ln68_7_fu_1637_p2 x_new_39_fu_1710_p2 y_39_fu_1716_p2 x_new_40_fu_1722_p2 y_40_fu_1728_p2 mul_32s_28s_32_2_1_U3 mul_32s_27s_32_2_1_U1 grp_fu_1782_p0 mul_32s_28s_32_2_1_U4 mul_32s_27s_32_2_1_U2 add_ln78_fu_1764_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>getTanh_Pipeline_VITIS_LOOP_27_1</Name>
            <Loops>
                <VITIS_LOOP_27_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.353</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46004</Best-caseLatency>
                    <Average-caseLatency>46004</Average-caseLatency>
                    <Worst-caseLatency>46004</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.230 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.230 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.230 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46004</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_1>
                        <Name>VITIS_LOOP_27_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1000</TripCount>
                        <Latency>46002</Latency>
                        <AbsoluteTimeLatency>0.230 ms</AbsoluteTimeLatency>
                        <PipelineII>46</PipelineII>
                        <PipelineDepth>49</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_27_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_27_1>
                            <Name>VITIS_LOOP_27_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:27</SourceLocation>
                        </VITIS_LOOP_27_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4168</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6460</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_365_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_fu_465_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_485_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln68_fu_489_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_522_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln68_1_fu_541_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_3_fu_610_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_3_fu_616_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="y_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_2_fu_670_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_4_fu_622_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_4_fu_628_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="y_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln68_2_fu_674_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln68_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_6_fu_699_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_6_fu_704_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="y_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_709_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_7_fu_714_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_7_fu_719_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="y_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_724_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_9_fu_793_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_9_fu_799_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="y_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_853_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_10_fu_805_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_10_fu_811_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="y_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_1_fu_857_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_12_fu_888_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_12_fu_894_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="y_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_3_fu_900_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_13_fu_905_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_13_fu_911_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="y_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln68_3_fu_917_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln68_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_15_fu_982_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_15_fu_988_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="y_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_4_fu_1042_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_16_fu_994_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_16_fu_1000_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="y_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln68_4_fu_1046_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln68_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_18_fu_1071_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_18_fu_1076_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="y_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_2_fu_1081_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_19_fu_1086_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_19_fu_1091_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="y_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_2_fu_1096_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_21_fu_1165_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_21_fu_1171_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="y_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_3_fu_1225_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_22_fu_1177_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_22_fu_1183_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="y_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_3_fu_1229_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_24_fu_1254_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_24_fu_1259_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="y_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_5_fu_1264_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_25_fu_1269_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_25_fu_1274_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="y_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln68_5_fu_1279_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln68_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_27_fu_1344_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_27_fu_1350_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="y_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_6_fu_1404_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_28_fu_1356_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_28_fu_1362_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="y_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln68_6_fu_1408_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln68_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_30_fu_1433_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_30_fu_1438_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="y_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_4_fu_1443_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_31_fu_1448_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_31_fu_1453_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="y_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_4_fu_1458_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_33_fu_1523_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_33_fu_1529_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="y_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_5_fu_1583_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_34_fu_1535_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_34_fu_1541_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="y_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_5_fu_1587_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_36_fu_1612_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_36_fu_1617_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="y_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_7_fu_1622_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_37_fu_1627_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_37_fu_1632_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="y_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln68_7_fu_1637_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln68_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_39_fu_1710_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_39_fu_1716_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="y_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_40_fu_1722_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_40_fu_1728_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="y_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_27_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_28s_32_2_1_U3" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_27_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_27s_32_2_1_U1" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1782_p0" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_cosh"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_27_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_28s_32_2_1_U4" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_27_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_27s_32_2_1_U2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_1764_p2" SOURCE="HLS-benchmarks/DSS/getTanh/src/g.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>getTanh</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.353</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46011</Best-caseLatency>
                    <Average-caseLatency>46011</Average-caseLatency>
                    <Worst-caseLatency>46011</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.230 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.230 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.230 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46012</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:12</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4529</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6577</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_we0" name="A_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_d0" name="A_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="addr_in" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="addr_in_address0" name="addr_in_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="addr_in_ce0" name="addr_in_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="addr_in_q0" name="addr_in_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="addr_out" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="addr_out_address0" name="addr_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="addr_out_ce0" name="addr_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="addr_out_q0" name="addr_out_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="atanh" index="3" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="atanh_address0" name="atanh_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="atanh_ce0" name="atanh_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="atanh_q0" name="atanh_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="atanh_address1" name="atanh_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="atanh_ce1" name="atanh_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="atanh_q1" name="atanh_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sinh" index="4" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="sinh_address0" name="sinh_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sinh_ce0" name="sinh_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sinh_q0" name="sinh_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cosh" index="5" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="cosh_address0" name="cosh_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="cosh_ce0" name="cosh_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="cosh_q0" name="cosh_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="addr_in_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="addr_in_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>addr_in_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="addr_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="addr_in_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="addr_in_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>addr_in_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="addr_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="addr_out_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="addr_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>addr_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="addr_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="addr_out_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="addr_out_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>addr_out_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="addr_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="atanh_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="atanh_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>atanh_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="atanh"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="atanh_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="atanh_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>atanh_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="atanh"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="atanh_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="atanh_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>atanh_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="atanh"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="atanh_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="atanh_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>atanh_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="atanh"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sinh_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="sinh_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sinh_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sinh"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sinh_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="sinh_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sinh_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sinh"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cosh_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="cosh_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cosh_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cosh"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cosh_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="cosh_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cosh_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cosh"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 10</column>
                    <column name="A_d0">out, 32</column>
                    <column name="A_q0">in, 32</column>
                    <column name="addr_in_address0">out, 10</column>
                    <column name="addr_in_q0">in, 32</column>
                    <column name="addr_out_address0">out, 10</column>
                    <column name="addr_out_q0">in, 32</column>
                    <column name="atanh_address0">out, 4</column>
                    <column name="atanh_address1">out, 4</column>
                    <column name="atanh_q0">in, 32</column>
                    <column name="atanh_q1">in, 32</column>
                    <column name="cosh_address0">out, 3</column>
                    <column name="cosh_q0">in, 32</column>
                    <column name="sinh_address0">out, 3</column>
                    <column name="sinh_q0">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">inout, int*</column>
                    <column name="addr_in">in, int*</column>
                    <column name="addr_out">in, int*</column>
                    <column name="atanh">in, int*</column>
                    <column name="sinh">in, int*</column>
                    <column name="cosh">in, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_we0, port, </column>
                    <column name="A">A_d0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="addr_in">addr_in_address0, port, offset</column>
                    <column name="addr_in">addr_in_ce0, port, </column>
                    <column name="addr_in">addr_in_q0, port, </column>
                    <column name="addr_out">addr_out_address0, port, offset</column>
                    <column name="addr_out">addr_out_ce0, port, </column>
                    <column name="addr_out">addr_out_q0, port, </column>
                    <column name="atanh">atanh_address0, port, offset</column>
                    <column name="atanh">atanh_ce0, port, </column>
                    <column name="atanh">atanh_q0, port, </column>
                    <column name="atanh">atanh_address1, port, offset</column>
                    <column name="atanh">atanh_ce1, port, </column>
                    <column name="atanh">atanh_q1, port, </column>
                    <column name="sinh">sinh_address0, port, offset</column>
                    <column name="sinh">sinh_ce0, port, </column>
                    <column name="sinh">sinh_q0, port, </column>
                    <column name="cosh">cosh_address0, port, offset</column>
                    <column name="cosh">cosh_ce0, port, </column>
                    <column name="cosh">cosh_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

