<profile>

<section name = "Vitis HLS Report for 'Axi2Mat'" level="0">
<item name = "Date">Fri Jan 22 14:17:02 2021
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">erosion</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14, 16397, 0.140 us, 0.164 ms, 4, 16395, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="AxiStream2MatStream_U0">AxiStream2MatStream, 3, 16386, 30.000 ns, 0.164 ms, 3, 16386, none</column>
<column name="Axi2AxiStream_U0">Axi2AxiStream, 1, 16394, 10.000 ns, 0.164 ms, 1, 16394, none</column>
<column name="addrbound18_U0">addrbound18, 3, 3, 30.000 ns, 30.000 ns, 3, 3, none</column>
<column name="Axi2Mat_entry3_U0">Axi2Mat_entry3, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
<column name="Axi2Mat_entry25_U0">Axi2Mat_entry25, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
<column name="last_blk_pxl_width17_U0">last_blk_pxl_width17, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
<column name="Axi2Mat_Block_split15_proc_U0">Axi2Mat_Block_split15_proc, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 43, -</column>
<column name="FIFO">-, -, 1188, 805, -</column>
<column name="Instance">-, 4, 370, 1558, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Axi2AxiStream_U0">Axi2AxiStream, 0, 0, 103, 182, 0</column>
<column name="Axi2Mat_Block_split15_proc_U0">Axi2Mat_Block_split15_proc, 0, 0, 17, 20, 0</column>
<column name="Axi2Mat_entry25_U0">Axi2Mat_entry25, 0, 0, 3, 74, 0</column>
<column name="Axi2Mat_entry3_U0">Axi2Mat_entry3, 0, 0, 3, 47, 0</column>
<column name="AxiStream2MatStream_U0">AxiStream2MatStream, 0, 3, 221, 1123, 0</column>
<column name="addrbound18_U0">addrbound18, 0, 1, 20, 83, 0</column>
<column name="last_blk_pxl_width17_U0">last_blk_pxl_width17, 0, 0, 3, 29, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="axibound_V_U">0, 99, 0, -, 2, 15, 30</column>
<column name="cols_c14_U">0, 99, 0, -, 4, 32, 128</column>
<column name="cols_c3_U">0, 99, 0, -, 2, 32, 64</column>
<column name="cols_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="din_c1_U">0, 99, 0, -, 2, 64, 128</column>
<column name="din_c_U">0, 99, 0, -, 4, 64, 256</column>
<column name="last_blk_width_c_U">0, 99, 0, -, 6, 4, 24</column>
<column name="ldata_U">0, 99, 0, -, 2, 8, 16</column>
<column name="p_channel_U">0, 99, 0, -, 2, 15, 30</column>
<column name="rows_c13_U">0, 99, 0, -, 4, 32, 128</column>
<column name="rows_c2_U">0, 99, 0, -, 2, 32, 64</column>
<column name="rows_c_U">0, 99, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Axi2AxiStream_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="Axi2Mat_entry3_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="last_blk_pxl_width17_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="Axi2AxiStream_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Axi2Mat_entry3_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="last_blk_pxl_width17_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Axi2AxiStream_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Axi2Mat_entry3_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_last_blk_pxl_width17_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Axi2AxiStream_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Axi2Mat_entry3_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_Axi2AxiStream_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Axi2Mat_entry3_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_last_blk_pxl_width17_U0_ap_ready">9, 2, 1, 2</column>
<column name="last_blk_pxl_width17_U0_ap_ready_count">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Axi2AxiStream_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Axi2Mat_entry3_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_Axi2AxiStream_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Axi2Mat_entry3_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_last_blk_pxl_width17_U0_ap_ready">1, 0, 1, 0</column>
<column name="last_blk_pxl_width17_U0_ap_ready_count">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="imgInput_417_din">out, 8, ap_fifo, imgInput_417, pointer</column>
<column name="imgInput_417_full_n">in, 1, ap_fifo, imgInput_417, pointer</column>
<column name="imgInput_417_write">out, 1, ap_fifo, imgInput_417, pointer</column>
<column name="din">in, 64, ap_none, din, scalar</column>
<column name="din_ap_vld">in, 1, ap_none, din, scalar</column>
<column name="rows">in, 32, ap_none, rows, scalar</column>
<column name="rows_ap_vld">in, 1, ap_none, rows, scalar</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="cols_ap_vld">in, 1, ap_none, cols, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Axi2Mat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Axi2Mat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Axi2Mat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Axi2Mat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Axi2Mat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Axi2Mat, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Axi2Mat, return value</column>
</table>
</item>
</section>
</profile>
