// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// PERIPH_BUS
// 0x000 : Control signals
//         bit 0  - ap_start (Read/Write/COH)
//         bit 1  - ap_done (Read/COR)
//         bit 2  - ap_idle (Read)
//         bit 3  - ap_ready (Read)
//         bit 7  - auto_restart (Read/Write)
//         others - reserved
// 0x004 : Global Interrupt Enable Register
//         bit 0  - Global Interrupt Enable (Read/Write)
//         others - reserved
// 0x008 : IP Interrupt Enable Register (Read/Write)
//         bit 0  - Channel 0 (ap_done)
//         bit 1  - Channel 1 (ap_ready)
//         others - reserved
// 0x00c : IP Interrupt Status Register (Read/TOW)
//         bit 0  - Channel 0 (ap_done)
//         bit 1  - Channel 1 (ap_ready)
//         others - reserved
// 0x180 : Data signal of output_V
//         bit 31~0 - output_V[31:0] (Read)
// 0x184 : Data signal of output_V
//         bit 31~0 - output_V[63:32] (Read)
// 0x188 : Data signal of output_V
//         bit 31~0 - output_V[95:64] (Read)
// 0x18c : Data signal of output_V
//         bit 31~0 - output_V[127:96] (Read)
// 0x190 : Data signal of output_V
//         bit 31~0 - output_V[159:128] (Read)
// 0x194 : Data signal of output_V
//         bit 31~0 - output_V[191:160] (Read)
// 0x198 : Data signal of output_V
//         bit 31~0 - output_V[223:192] (Read)
// 0x19c : Data signal of output_V
//         bit 31~0 - output_V[255:224] (Read)
// 0x1a0 : Data signal of output_V
//         bit 31~0 - output_V[287:256] (Read)
// 0x1a4 : Data signal of output_V
//         bit 31~0 - output_V[319:288] (Read)
// 0x1a8 : Data signal of output_V
//         bit 31~0 - output_V[351:320] (Read)
// 0x1ac : Data signal of output_V
//         bit 31~0 - output_V[383:352] (Read)
// 0x1b0 : Data signal of output_V
//         bit 31~0 - output_V[415:384] (Read)
// 0x1b4 : Data signal of output_V
//         bit 31~0 - output_V[447:416] (Read)
// 0x1b8 : Data signal of output_V
//         bit 31~0 - output_V[479:448] (Read)
// 0x1bc : Data signal of output_V
//         bit 31~0 - output_V[511:480] (Read)
// 0x1c0 : Data signal of output_V
//         bit 31~0 - output_V[543:512] (Read)
// 0x1c4 : Data signal of output_V
//         bit 31~0 - output_V[575:544] (Read)
// 0x1c8 : Data signal of output_V
//         bit 31~0 - output_V[607:576] (Read)
// 0x1cc : Data signal of output_V
//         bit 31~0 - output_V[639:608] (Read)
// 0x1d0 : Data signal of output_V
//         bit 31~0 - output_V[671:640] (Read)
// 0x1d4 : Data signal of output_V
//         bit 31~0 - output_V[703:672] (Read)
// 0x1d8 : Data signal of output_V
//         bit 31~0 - output_V[735:704] (Read)
// 0x1dc : Data signal of output_V
//         bit 31~0 - output_V[767:736] (Read)
// 0x1e0 : Data signal of output_V
//         bit 31~0 - output_V[799:768] (Read)
// 0x1e4 : Data signal of output_V
//         bit 31~0 - output_V[831:800] (Read)
// 0x1e8 : Data signal of output_V
//         bit 31~0 - output_V[863:832] (Read)
// 0x1ec : Data signal of output_V
//         bit 31~0 - output_V[895:864] (Read)
// 0x1f0 : Data signal of output_V
//         bit 31~0 - output_V[927:896] (Read)
// 0x1f4 : Data signal of output_V
//         bit 31~0 - output_V[959:928] (Read)
// 0x1f8 : Data signal of output_V
//         bit 31~0 - output_V[991:960] (Read)
// 0x1fc : Data signal of output_V
//         bit 31~0 - output_V[1023:992] (Read)
// 0x200 : Data signal of output_V
//         bit 31~0 - output_V[1055:1024] (Read)
// 0x204 : Data signal of output_V
//         bit 31~0 - output_V[1087:1056] (Read)
// 0x208 : Data signal of output_V
//         bit 31~0 - output_V[1119:1088] (Read)
// 0x20c : Data signal of output_V
//         bit 31~0 - output_V[1151:1120] (Read)
// 0x210 : Data signal of output_V
//         bit 31~0 - output_V[1183:1152] (Read)
// 0x214 : Data signal of output_V
//         bit 31~0 - output_V[1215:1184] (Read)
// 0x218 : Data signal of output_V
//         bit 31~0 - output_V[1247:1216] (Read)
// 0x21c : Data signal of output_V
//         bit 31~0 - output_V[1279:1248] (Read)
// 0x220 : Data signal of output_V
//         bit 31~0 - output_V[1311:1280] (Read)
// 0x224 : Data signal of output_V
//         bit 31~0 - output_V[1343:1312] (Read)
// 0x228 : Data signal of output_V
//         bit 31~0 - output_V[1375:1344] (Read)
// 0x22c : Data signal of output_V
//         bit 31~0 - output_V[1407:1376] (Read)
// 0x230 : Data signal of output_V
//         bit 31~0 - output_V[1439:1408] (Read)
// 0x234 : Data signal of output_V
//         bit 31~0 - output_V[1471:1440] (Read)
// 0x238 : Data signal of output_V
//         bit 31~0 - output_V[1503:1472] (Read)
// 0x23c : Data signal of output_V
//         bit 31~0 - output_V[1535:1504] (Read)
// 0x240 : Data signal of output_V
//         bit 31~0 - output_V[1567:1536] (Read)
// 0x244 : Data signal of output_V
//         bit 31~0 - output_V[1599:1568] (Read)
// 0x248 : Data signal of output_V
//         bit 31~0 - output_V[1631:1600] (Read)
// 0x24c : Data signal of output_V
//         bit 31~0 - output_V[1663:1632] (Read)
// 0x250 : Data signal of output_V
//         bit 31~0 - output_V[1695:1664] (Read)
// 0x254 : Data signal of output_V
//         bit 31~0 - output_V[1727:1696] (Read)
// 0x258 : Data signal of output_V
//         bit 31~0 - output_V[1759:1728] (Read)
// 0x25c : Data signal of output_V
//         bit 31~0 - output_V[1791:1760] (Read)
// 0x260 : Data signal of output_V
//         bit 31~0 - output_V[1823:1792] (Read)
// 0x264 : Data signal of output_V
//         bit 31~0 - output_V[1855:1824] (Read)
// 0x268 : Data signal of output_V
//         bit 31~0 - output_V[1887:1856] (Read)
// 0x26c : Data signal of output_V
//         bit 31~0 - output_V[1919:1888] (Read)
// 0x270 : Data signal of output_V
//         bit 31~0 - output_V[1951:1920] (Read)
// 0x274 : Data signal of output_V
//         bit 31~0 - output_V[1983:1952] (Read)
// 0x278 : Data signal of output_V
//         bit 31~0 - output_V[2015:1984] (Read)
// 0x27c : Data signal of output_V
//         bit 31~0 - output_V[2047:2016] (Read)
// 0x280 : Control signal of output_V
//         bit 0  - output_V_ap_vld (Read/COR)
//         others - reserved
// 0x080 ~
// 0x0ff : Memory 'a' (32 * 8b)
//         Word n : bit [ 7: 0] - a[4n]
//                  bit [15: 8] - a[4n+1]
//                  bit [23:16] - a[4n+2]
//                  bit [31:24] - a[4n+3]
// 0x100 ~
// 0x17f : Memory 'b' (32 * 8b)
//         Word n : bit [ 7: 0] - b[4n]
//                  bit [15: 8] - b[4n+1]
//                  bit [23:16] - b[4n+2]
//                  bit [31:24] - b[4n+3]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XBIGINT_MATH_PERIPH_BUS_ADDR_AP_CTRL        0x000
#define XBIGINT_MATH_PERIPH_BUS_ADDR_GIE            0x004
#define XBIGINT_MATH_PERIPH_BUS_ADDR_IER            0x008
#define XBIGINT_MATH_PERIPH_BUS_ADDR_ISR            0x00c
#define XBIGINT_MATH_PERIPH_BUS_ADDR_OUTPUT_V_DATA  0x180
#define XBIGINT_MATH_PERIPH_BUS_BITS_OUTPUT_V_DATA  2048
#define XBIGINT_MATH_PERIPH_BUS_ADDR_OUTPUT_V_DATA_ 0x1a8
#define XBIGINT_MATH_PERIPH_BUS_BITS_OUTPUT_V_DATA  2048
#define XBIGINT_MATH_PERIPH_BUS_ADDR_OUTPUT_V_CTRL  0x280
#define XBIGINT_MATH_PERIPH_BUS_ADDR_A_BASE         0x080
#define XBIGINT_MATH_PERIPH_BUS_ADDR_A_HIGH         0x0ff
#define XBIGINT_MATH_PERIPH_BUS_WIDTH_A             8
#define XBIGINT_MATH_PERIPH_BUS_DEPTH_A             32
#define XBIGINT_MATH_PERIPH_BUS_ADDR_B_BASE         0x100
#define XBIGINT_MATH_PERIPH_BUS_ADDR_B_HIGH         0x17f
#define XBIGINT_MATH_PERIPH_BUS_WIDTH_B             8
#define XBIGINT_MATH_PERIPH_BUS_DEPTH_B             32

