	component bram is
		port (
			clk_clk               : in  std_logic                     := 'X';             -- clk
			mem_data_0_address    : in  std_logic_vector(9 downto 0)  := (others => 'X'); -- address
			mem_data_0_clken      : in  std_logic                     := 'X';             -- clken
			mem_data_0_chipselect : in  std_logic                     := 'X';             -- chipselect
			mem_data_0_write      : in  std_logic                     := 'X';             -- write
			mem_data_0_readdata   : out std_logic_vector(63 downto 0);                    -- readdata
			mem_data_0_writedata  : in  std_logic_vector(63 downto 0) := (others => 'X'); -- writedata
			mem_data_0_byteenable : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- byteenable
			mem_data_1_address    : in  std_logic_vector(9 downto 0)  := (others => 'X'); -- address
			mem_data_1_chipselect : in  std_logic                     := 'X';             -- chipselect
			mem_data_1_clken      : in  std_logic                     := 'X';             -- clken
			mem_data_1_write      : in  std_logic                     := 'X';             -- write
			mem_data_1_readdata   : out std_logic_vector(63 downto 0);                    -- readdata
			mem_data_1_writedata  : in  std_logic_vector(63 downto 0) := (others => 'X'); -- writedata
			mem_data_1_byteenable : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- byteenable
			mem_data_2_address    : in  std_logic_vector(9 downto 0)  := (others => 'X'); -- address
			mem_data_2_clken      : in  std_logic                     := 'X';             -- clken
			mem_data_2_chipselect : in  std_logic                     := 'X';             -- chipselect
			mem_data_2_write      : in  std_logic                     := 'X';             -- write
			mem_data_2_readdata   : out std_logic_vector(63 downto 0);                    -- readdata
			mem_data_2_writedata  : in  std_logic_vector(63 downto 0) := (others => 'X'); -- writedata
			mem_data_2_byteenable : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- byteenable
			mem_data_3_address    : in  std_logic_vector(9 downto 0)  := (others => 'X'); -- address
			mem_data_3_chipselect : in  std_logic                     := 'X';             -- chipselect
			mem_data_3_clken      : in  std_logic                     := 'X';             -- clken
			mem_data_3_write      : in  std_logic                     := 'X';             -- write
			mem_data_3_readdata   : out std_logic_vector(63 downto 0);                    -- readdata
			mem_data_3_writedata  : in  std_logic_vector(63 downto 0) := (others => 'X'); -- writedata
			mem_data_3_byteenable : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- byteenable
			reset_reset_n         : in  std_logic                     := 'X'              -- reset_n
		);
	end component bram;

