---
layout: post
title: Skylake架构简析
tag: architecture
---

因为实验室服务器的CPU是Intel Xeon Gold系列，所以这里简要介绍一下Intel的Skylake-SP架构。

<!--more-->

## 简介
* Skylake是2015年Intel提出的14nm新架构
* Skylake Scalable Processor (SP)针对服务器端
![skylake-sp](https://www.servethehome.com/wp-content/uploads/2017/07/Intel-Skylake-SP-Microarchitecture-Core-Cache-AVX.jpg)

Skylake桌面版和Skylake服务器版(SP)最大的区别在于cache的层次结构不同了
![skylake-sp cache](https://www.servethehome.com/wp-content/uploads/2017/07/Intel-Skylake-SP-Microarchitecture-Major-L2-and-L3-Cache-Changes.jpg)

实验室服务器Intel Gold 5118的cache层次结构如下
```
Cache Organization 
L1$     768 KiB 
L1I$    384 KiB 12x32 KiB       8-way set associative    
L1D$    384 KiB 12x32 KiB       8-way set associative   write-back
L2$     12 MiB  
                12x1 MiB        16-way set associative  write-back
L3$     16.5 MiB        
                12x1.375 MiB    11-way set associative  write-back
```

更多的核，则需要**更低的延迟**，因而需要将更多数据放得更靠近CPU。（L2 cache比L3要快3.5-4倍）

这里还有很重要一点在于，SP的L3 cache是不包含的(non-inclusive)
![non-inclusive L3](https://www.servethehome.com/wp-content/uploads/2017/07/Intel-Skylake-SP-Microarchitecture-L3-Cache-Inclusive-v-Non-Inclusive.jpg)

几点变化总结如下
* cache层次结构改变
* AVX-512支持
* 扩展的融合乘积FMA单元

## 参考资料
1. Intel Next Generation Microarchitecture Code Name Skylake, Intel Developer Forum, 2015, [Online](https://en.wikichip.org/w/images/8/8f/Technology_Insight_Intel%E2%80%99s_Next_Generation_Microarchitecture_Code_Name_Skylake.pdf)
2. <https://en.wikichip.org/wiki/intel/cores/skylake_sp>
3. Intel Xeon Scalable Processor Family Microarchitecture Overview, <https://www.servethehome.com/intel-xeon-scalable-processor-family-microarchitecture-overview/>
4. Tick-tock model, <https://en.wikipedia.org/wiki/Tick%E2%80%93tock_model>