<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="load-store-loop.load.2" VarName="m00_axi_output_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="../rtl_kernel_wizard_0_cmodel.cpp:53:34" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="bb3.load.3" VarName="m00_axi_input_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="../rtl_kernel_wizard_0_cmodel.cpp:53:32" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="bb3.store.6" VarName="m00_axi_output_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="load-store-loop3.store.4" VarName="m00_axi_input_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="load-store-loop.load.2" VarName="m00_axi_output_buffer"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../rtl_kernel_wizard_0_cmodel.cpp:57:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4096 has been inferred" OldID="load-store-loop.store.4" ID="axi00_ptr0.seq" BundleName="m00_axi" VarName="axi00_ptr0" LoopLoc="../rtl_kernel_wizard_0_cmodel.cpp:57:5" LoopName="anonymous"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="../rtl_kernel_wizard_0_cmodel.cpp:53:34" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="bb3.load.3" VarName="m00_axi_input_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="../rtl_kernel_wizard_0_cmodel.cpp:53:32" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="bb3.store.6" VarName="m00_axi_output_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="load-store-loop3.store.4" VarName="m00_axi_input_buffer"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../rtl_kernel_wizard_0_cmodel.cpp:49:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 4096 has been inferred" OldID="load-store-loop3.load.2" ID="axi00_ptr0.seq7" BundleName="m00_axi" VarName="axi00_ptr0" LoopLoc="../rtl_kernel_wizard_0_cmodel.cpp:49:5" LoopName="anonymous"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="../rtl_kernel_wizard_0_cmodel.cpp:57:5" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 4096 x 32bit words has been widened by 16: 256 x 512bit words" OldID="axi00_ptr0.seq" ID="wseq" BundleName="m00_axi" VarName="axi00_ptr0" LoopLoc="../rtl_kernel_wizard_0_cmodel.cpp:57:5" LoopName="anonymous"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="../rtl_kernel_wizard_0_cmodel.cpp:49:5" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 4096 x 32bit words has been widened by 16: 256 x 512bit words" OldID="axi00_ptr0.seq7" ID="wseq8" BundleName="m00_axi" VarName="axi00_ptr0" LoopLoc="../rtl_kernel_wizard_0_cmodel.cpp:49:5" LoopName="anonymous"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../rtl_kernel_wizard_0_cmodel.cpp:49:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 256 and bit width 512 has been inferred on port 'm00_axi'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings."/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../rtl_kernel_wizard_0_cmodel.cpp:57:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 256 and bit width 512 has been inferred on port 'm00_axi'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings."/>
</VitisHLS:BurstInfo>

