--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml RAM1.twx RAM1.ncd -o RAM1.twr RAM1.pcf

Design file:              RAM1.ncd
Physical constraint file: RAM1.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------------+------------+------------+------------------+--------+
                   |Max Setup to|Max Hold to |                  | Clock  |
Source             | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------------+------------+------------+------------------+--------+
data<0>            |   -0.087(R)|    1.318(R)|clk_BUFGP         |   0.000|
data<1>            |    0.440(R)|    0.896(R)|clk_BUFGP         |   0.000|
data<2>            |   -0.345(R)|    1.529(R)|clk_BUFGP         |   0.000|
data<3>            |   -0.448(R)|    1.611(R)|clk_BUFGP         |   0.000|
data<4>            |    0.197(R)|    1.097(R)|clk_BUFGP         |   0.000|
data<5>            |   -0.114(R)|    1.346(R)|clk_BUFGP         |   0.000|
data<6>            |   -0.372(R)|    1.560(R)|clk_BUFGP         |   0.000|
data<7>            |   -0.127(R)|    1.364(R)|clk_BUFGP         |   0.000|
data<8>            |   -0.137(R)|    1.383(R)|clk_BUFGP         |   0.000|
data<9>            |   -0.224(R)|    1.453(R)|clk_BUFGP         |   0.000|
data<10>           |    0.158(R)|    1.147(R)|clk_BUFGP         |   0.000|
data<11>           |   -0.421(R)|    1.611(R)|clk_BUFGP         |   0.000|
data<12>           |    0.618(R)|    0.761(R)|clk_BUFGP         |   0.000|
data<13>           |    0.710(R)|    0.686(R)|clk_BUFGP         |   0.000|
data<14>           |    0.599(R)|    0.788(R)|clk_BUFGP         |   0.000|
data<15>           |    0.192(R)|    1.114(R)|clk_BUFGP         |   0.000|
instrution_addr<0> |    0.480(R)|    0.878(R)|clk_BUFGP         |   0.000|
instrution_addr<1> |    0.194(R)|    1.108(R)|clk_BUFGP         |   0.000|
instrution_addr<2> |    0.858(R)|    0.559(R)|clk_BUFGP         |   0.000|
instrution_addr<3> |   -0.431(R)|    1.590(R)|clk_BUFGP         |   0.000|
instrution_addr<4> |   -0.320(R)|    1.500(R)|clk_BUFGP         |   0.000|
instrution_addr<5> |    0.226(R)|    1.064(R)|clk_BUFGP         |   0.000|
instrution_addr<6> |   -0.344(R)|    1.528(R)|clk_BUFGP         |   0.000|
instrution_addr<7> |    0.158(R)|    1.127(R)|clk_BUFGP         |   0.000|
instrution_addr<8> |    0.509(R)|    0.843(R)|clk_BUFGP         |   0.000|
instrution_addr<9> |   -0.132(R)|    1.356(R)|clk_BUFGP         |   0.000|
instrution_addr<10>|   -0.396(R)|    1.570(R)|clk_BUFGP         |   0.000|
instrution_addr<11>|    0.460(R)|    0.884(R)|clk_BUFGP         |   0.000|
instrution_addr<12>|    0.202(R)|    1.091(R)|clk_BUFGP         |   0.000|
instrution_addr<13>|   -0.138(R)|    1.363(R)|clk_BUFGP         |   0.000|
instrution_addr<14>|    0.133(R)|    1.146(R)|clk_BUFGP         |   0.000|
instrution_addr<15>|    0.394(R)|    0.938(R)|clk_BUFGP         |   0.000|
-------------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
OE            |    7.575(R)|clk_BUFGP         |   0.000|
instrution<0> |    7.237(R)|clk_BUFGP         |   0.000|
instrution<1> |    7.230(R)|clk_BUFGP         |   0.000|
instrution<2> |    7.846(R)|clk_BUFGP         |   0.000|
instrution<3> |    7.850(R)|clk_BUFGP         |   0.000|
instrution<4> |    7.245(R)|clk_BUFGP         |   0.000|
instrution<5> |    8.022(R)|clk_BUFGP         |   0.000|
instrution<6> |    7.347(R)|clk_BUFGP         |   0.000|
instrution<7> |    7.942(R)|clk_BUFGP         |   0.000|
instrution<8> |    7.983(R)|clk_BUFGP         |   0.000|
instrution<9> |    8.312(R)|clk_BUFGP         |   0.000|
instrution<10>|    7.806(R)|clk_BUFGP         |   0.000|
instrution<11>|    7.867(R)|clk_BUFGP         |   0.000|
instrution<12>|    8.449(R)|clk_BUFGP         |   0.000|
instrution<13>|    7.260(R)|clk_BUFGP         |   0.000|
instrution<14>|    8.605(R)|clk_BUFGP         |   0.000|
instrution<15>|    8.605(R)|clk_BUFGP         |   0.000|
ramAddr<0>    |    7.919(R)|clk_BUFGP         |   0.000|
ramAddr<1>    |    7.842(R)|clk_BUFGP         |   0.000|
ramAddr<2>    |    8.158(R)|clk_BUFGP         |   0.000|
ramAddr<3>    |    7.778(R)|clk_BUFGP         |   0.000|
ramAddr<4>    |    8.116(R)|clk_BUFGP         |   0.000|
ramAddr<5>    |    7.227(R)|clk_BUFGP         |   0.000|
ramAddr<6>    |    8.245(R)|clk_BUFGP         |   0.000|
ramAddr<7>    |    8.160(R)|clk_BUFGP         |   0.000|
ramAddr<8>    |    8.072(R)|clk_BUFGP         |   0.000|
ramAddr<9>    |    7.247(R)|clk_BUFGP         |   0.000|
ramAddr<10>   |    8.084(R)|clk_BUFGP         |   0.000|
ramAddr<11>   |    7.839(R)|clk_BUFGP         |   0.000|
ramAddr<12>   |    7.239(R)|clk_BUFGP         |   0.000|
ramAddr<13>   |    7.597(R)|clk_BUFGP         |   0.000|
ramAddr<14>   |    8.166(R)|clk_BUFGP         |   0.000|
ramAddr<15>   |    8.094(R)|clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.744|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan  3 15:44:48 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 363 MB



