
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nanwu' on host 'seal-lambda' (Linux_x86_64 version 4.15.0-135-generic) on Sat Apr 10 10:07:11 UTC 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/home/nanwu/GNN_DFG/bb/dfg_11'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project project_tmp 
INFO: [HLS 200-10] Creating and opening project '/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp'.
INFO: [HLS 200-1510] Running: set_top fn1 
INFO: [HLS 200-1510] Running: add_files dfg_199.c 
INFO: [HLS 200-10] Adding design file 'dfg_199.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution_tmp 
INFO: [HLS 200-10] Creating and opening solution '/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.762 MB.
INFO: [HLS 200-10] Analyzing design file 'dfg_199.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.63 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.49 seconds; current allocated memory: 156.409 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, float>(float, bool)' into '__hls_fptosi_float_i16' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:50:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i16' into 'fn1' (dfg_199.c:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.69 seconds; current allocated memory: 158.335 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.336 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 172.378 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-18] dfg_199.c:27: unsafe type casting from type 'long long unsigned int' to type 'single_cast'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 193.836 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fn1' (dfg_199.c:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 236.804 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 239.750 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fn1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fn1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 240.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 241.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fn1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fn1/p' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fn1/p_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fn1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_66ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_17s_32ns_17_21_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_31s_32ns_32_35_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_64ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_64ns_64_68_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_64ns_6_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fn1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 243.869 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_urem_64s_64ns_64_68_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_urem_7ns_64ns_6_11_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_sdiv_17s_32ns_17_21_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_srem_31s_32ns_32_35_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_mul_64s_66ns_129_5_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_mul_32s_64s_64_5_1_Multiplier_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 253.193 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fn1.
INFO: [VLOG 209-307] Generating Verilog RTL for fn1.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.3 seconds. CPU system time: 0.86 seconds. Elapsed time: 7.41 seconds; current allocated memory: 253.339 MB.
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fn1_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fn1_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fn1_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fn1_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fn1_ap_sitofp_4_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fn1_ap_sitofp_4_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fn1_ap_uitofp_4_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fn1_ap_uitofp_4_no_dsp_64'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 10 10:07:38 2021...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat Apr 10 10:08:03 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Apr 10 10:08:03 2021] Launched synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Sat Apr 10 10:08:03 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4580
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2393.375 ; gain = 0.000 ; free physical = 16572 ; free virtual = 125157
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-4405-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-4405-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.375 ; gain = 0.000 ; free physical = 15662 ; free virtual = 124247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.375 ; gain = 0.000 ; free physical = 16209 ; free virtual = 124802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.375 ; gain = 0.000 ; free physical = 16209 ; free virtual = 124802
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2393.375 ; gain = 0.000 ; free physical = 16254 ; free virtual = 124840
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.309 ; gain = 0.000 ; free physical = 16982 ; free virtual = 125586
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2457.309 ; gain = 0.000 ; free physical = 16982 ; free virtual = 125586
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2457.309 ; gain = 63.934 ; free physical = 17034 ; free virtual = 125648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2457.309 ; gain = 63.934 ; free physical = 17033 ; free virtual = 125647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2457.309 ; gain = 63.934 ; free physical = 17033 ; free virtual = 125647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.309 ; gain = 63.934 ; free physical = 17012 ; free virtual = 125626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.309 ; gain = 63.934 ; free physical = 16991 ; free virtual = 125608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.309 ; gain = 63.934 ; free physical = 16556 ; free virtual = 125177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.309 ; gain = 63.934 ; free physical = 16546 ; free virtual = 125167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2466.324 ; gain = 72.949 ; free physical = 16456 ; free virtual = 125076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.262 ; gain = 78.887 ; free physical = 16616 ; free virtual = 125238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.262 ; gain = 78.887 ; free physical = 16616 ; free virtual = 125238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.262 ; gain = 78.887 ; free physical = 16616 ; free virtual = 125238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.262 ; gain = 78.887 ; free physical = 16616 ; free virtual = 125238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.262 ; gain = 78.887 ; free physical = 16616 ; free virtual = 125237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.262 ; gain = 78.887 ; free physical = 16616 ; free virtual = 125237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.262 ; gain = 78.887 ; free physical = 16616 ; free virtual = 125237
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2472.262 ; gain = 14.953 ; free physical = 16657 ; free virtual = 125284
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.270 ; gain = 78.887 ; free physical = 16657 ; free virtual = 125284
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.270 ; gain = 0.000 ; free physical = 16648 ; free virtual = 125275
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.168 ; gain = 0.000 ; free physical = 16623 ; free virtual = 125245
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2481.168 ; gain = 87.891 ; free physical = 16737 ; free virtual = 125365
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 10 10:09:48 2021...
[Sat Apr 10 10:09:58 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:36 ; elapsed = 00:01:55 . Memory (MB): peak = 2538.492 ; gain = 0.000 ; free physical = 18228 ; free virtual = 126859
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2538.492 ; gain = 0.000 ; free physical = 18026 ; free virtual = 126665
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.492 ; gain = 0.000 ; free physical = 17862 ; free virtual = 126498
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_utilization -file ./report/fn1_utilization_synth.rpt
Contents of report file './report/fn1_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr 10 10:10:03 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 2652 |     0 |     53200 |  4.98 |
|   LUT as Logic             | 2638 |     0 |     53200 |  4.96 |
|   LUT as Memory            |   14 |     0 |     17400 |  0.08 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   14 |     0 |           |       |
| Slice Registers            | 3515 |     0 |    106400 |  3.30 |
|   Register as Flip Flop    | 3515 |     0 |    106400 |  3.30 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   21 |     0 |     26600 |  0.08 |
| F8 Muxes                   |    8 |     0 |     13300 |  0.06 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 157   |          Yes |         Set |            - |
| 3358  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   29 |     0 |       220 | 13.18 |
|   DSP48E1 only |   29 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3358 |        Flop & Latch |
| LUT3     |  703 |                 LUT |
| LUT2     |  673 |                 LUT |
| LUT6     |  594 |                 LUT |
| LUT1     |  577 |                 LUT |
| LUT4     |  475 |                 LUT |
| CARRY4   |  398 |          CarryLogic |
| FDSE     |  157 |        Flop & Latch |
| LUT5     |  139 |                 LUT |
| DSP48E1  |   29 |    Block Arithmetic |
| MUXF7    |   21 |               MuxFx |
| SRL16E   |    8 |  Distributed Memory |
| MUXF8    |    8 |               MuxFx |
| SRLC32E  |    6 |  Distributed Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2907.508 ; gain = 369.016 ; free physical = 16879 ; free virtual = 125514
Contents of report file './report/fn1_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr 10 10:10:09 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (162)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (162)
--------------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.724        0.000                      0                 5977        0.193        0.000                      0                 5977        4.020        0.000                       0                  3555  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.724        0.000                      0                 5977        0.193        0.000                      0                 5977        4.020        0.000                       0                  3555  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.813ns (30.857%)  route 1.822ns (69.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, unplaced)        1.022     2.513    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.808 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, unplaced)         0.800     3.608    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  1.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_30_n_1
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_60
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11/fn1_mul_32s_64s_64_5_1_Multiplier_1_U/buff0_reg__0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/sdiv_17s_32ns_17_21_seq_1_U8/fn1_sdiv_17s_32ns_17_21_seq_1_div_U/fn1_sdiv_17s_32ns_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/sdiv_17s_32ns_17_21_seq_1_U8/fn1_sdiv_17s_32ns_17_21_seq_1_div_U/fn1_sdiv_17s_32ns_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_13/CLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Sat Apr 10 10:10:10 2021] Launched impl_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/runme.log
[Sat Apr 10 10:10:10 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2395.309 ; gain = 0.000 ; free physical = 17568 ; free virtual = 126207
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2397.422 ; gain = 0.000 ; free physical = 16353 ; free virtual = 125020
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.309 ; gain = 0.000 ; free physical = 14785 ; free virtual = 123454
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2726.309 ; gain = 333.969 ; free physical = 14785 ; free virtual = 123453
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2860.746 ; gain = 120.562 ; free physical = 15528 ; free virtual = 124198

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c04f24cd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2860.746 ; gain = 0.000 ; free physical = 15528 ; free virtual = 124198

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 112024475

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2965.742 ; gain = 24.012 ; free physical = 14593 ; free virtual = 123262
INFO: [Opt 31-389] Phase Retarget created 25 cells and removed 27 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 194847f4e

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2965.742 ; gain = 24.012 ; free physical = 14519 ; free virtual = 123188
INFO: [Opt 31-389] Phase Constant propagation created 53 cells and removed 133 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a9d2910b

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2965.742 ; gain = 24.012 ; free physical = 14528 ; free virtual = 123198
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 28 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a9d2910b

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2965.742 ; gain = 24.012 ; free physical = 14521 ; free virtual = 123191
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a9d2910b

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2965.742 ; gain = 24.012 ; free physical = 14517 ; free virtual = 123187
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a9d2910b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2965.742 ; gain = 24.012 ; free physical = 14514 ; free virtual = 123185
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              25  |              27  |                                              0  |
|  Constant propagation         |              53  |             133  |                                              0  |
|  Sweep                        |               0  |              28  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2965.742 ; gain = 0.000 ; free physical = 14491 ; free virtual = 123164
Ending Logic Optimization Task | Checksum: 1708dbb99

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2965.742 ; gain = 24.012 ; free physical = 14490 ; free virtual = 123163

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1708dbb99

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2965.742 ; gain = 0.000 ; free physical = 14489 ; free virtual = 123162

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1708dbb99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.742 ; gain = 0.000 ; free physical = 14489 ; free virtual = 123162

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.742 ; gain = 0.000 ; free physical = 14489 ; free virtual = 123162
Ending Netlist Obfuscation Task | Checksum: 1708dbb99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.742 ; gain = 0.000 ; free physical = 14489 ; free virtual = 123162
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.773 ; gain = 0.000 ; free physical = 14549 ; free virtual = 123228
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7b77a159

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3167.773 ; gain = 0.000 ; free physical = 14549 ; free virtual = 123228
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.773 ; gain = 0.000 ; free physical = 14549 ; free virtual = 123228

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1932f1f5

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3167.773 ; gain = 0.000 ; free physical = 14559 ; free virtual = 123238

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10c44ef07

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3167.773 ; gain = 0.000 ; free physical = 14432 ; free virtual = 123111

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10c44ef07

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3167.773 ; gain = 0.000 ; free physical = 14430 ; free virtual = 123109
Phase 1 Placer Initialization | Checksum: 10c44ef07

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3167.773 ; gain = 0.000 ; free physical = 14425 ; free virtual = 123105

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22268a3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3167.773 ; gain = 0.000 ; free physical = 14349 ; free virtual = 123028

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 74cf6611

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3167.773 ; gain = 0.000 ; free physical = 14404 ; free virtual = 123083

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 189 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 85 nets or cells. Created 0 new cell, deleted 85 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.777 ; gain = 0.000 ; free physical = 14331 ; free virtual = 123006

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             85  |                    85  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             85  |                    85  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 15e513522

Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14380 ; free virtual = 123055
Phase 2.3 Global Placement Core | Checksum: 20ec76fd9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14476 ; free virtual = 123152
Phase 2 Global Placement | Checksum: 20ec76fd9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14476 ; free virtual = 123151

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 180fd4c96

Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14472 ; free virtual = 123148

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b2390c17

Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14435 ; free virtual = 123110

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f0aad172

Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14457 ; free virtual = 123132

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11aabaa9c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14456 ; free virtual = 123131

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 143dd592f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14541 ; free virtual = 123216

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e922a257

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14546 ; free virtual = 123223

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e941eb57

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14543 ; free virtual = 123220
Phase 3 Detail Placement | Checksum: e941eb57

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14539 ; free virtual = 123215

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19452fe63

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.279 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 250d4af2d

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3175.777 ; gain = 0.000 ; free physical = 14582 ; free virtual = 123258
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f7cbdb4d

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3175.777 ; gain = 0.000 ; free physical = 14580 ; free virtual = 123255
Phase 4.1.1.1 BUFG Insertion | Checksum: 19452fe63

Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14580 ; free virtual = 123255
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.279. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14590 ; free virtual = 123265
Phase 4.1 Post Commit Optimization | Checksum: 1900ac947

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14582 ; free virtual = 123257

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1900ac947

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14582 ; free virtual = 123258

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1900ac947

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14574 ; free virtual = 123249
Phase 4.3 Placer Reporting | Checksum: 1900ac947

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14565 ; free virtual = 123240

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.777 ; gain = 0.000 ; free physical = 14565 ; free virtual = 123240

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14565 ; free virtual = 123240
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f8d7e482

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14563 ; free virtual = 123239
Ending Placer Task | Checksum: 6b82dc48

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14562 ; free virtual = 123237
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 3175.777 ; gain = 8.004 ; free physical = 14586 ; free virtual = 123262
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3175.777 ; gain = 0.000 ; free physical = 14570 ; free virtual = 123255
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3175.777 ; gain = 0.000 ; free physical = 14536 ; free virtual = 123214
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3175.777 ; gain = 0.000 ; free physical = 14538 ; free virtual = 123216
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3175.777 ; gain = 0.000 ; free physical = 14472 ; free virtual = 123160
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 38946976 ConstDB: 0 ShapeSum: 32ee72d2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "p_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 11d299262

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3202.426 ; gain = 0.000 ; free physical = 15660 ; free virtual = 124339
Post Restoration Checksum: NetGraph: 76fdaad1 NumContArr: a62be791 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11d299262

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3213.227 ; gain = 10.801 ; free physical = 15660 ; free virtual = 124338

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11d299262

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3221.227 ; gain = 18.801 ; free physical = 15623 ; free virtual = 124302

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11d299262

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3221.227 ; gain = 18.801 ; free physical = 15622 ; free virtual = 124301
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 129b875e6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3236.109 ; gain = 33.684 ; free physical = 15121 ; free virtual = 123800
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.407  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1c9f41962

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3236.109 ; gain = 33.684 ; free physical = 14770 ; free virtual = 123449

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6619
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6619
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c9f41962

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3240.109 ; gain = 37.684 ; free physical = 14694 ; free virtual = 123372
Phase 3 Initial Routing | Checksum: 1b5ae2138

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3240.109 ; gain = 37.684 ; free physical = 14628 ; free virtual = 123307

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.385  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 169aeca09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3240.109 ; gain = 37.684 ; free physical = 15986 ; free virtual = 124664
Phase 4 Rip-up And Reroute | Checksum: 169aeca09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3240.109 ; gain = 37.684 ; free physical = 15985 ; free virtual = 124663

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 169aeca09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3240.109 ; gain = 37.684 ; free physical = 15982 ; free virtual = 124660

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 169aeca09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3240.109 ; gain = 37.684 ; free physical = 15979 ; free virtual = 124658
Phase 5 Delay and Skew Optimization | Checksum: 169aeca09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3240.109 ; gain = 37.684 ; free physical = 15976 ; free virtual = 124655

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 177b3b480

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3240.109 ; gain = 37.684 ; free physical = 15937 ; free virtual = 124615
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.385  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 177b3b480

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3240.109 ; gain = 37.684 ; free physical = 15935 ; free virtual = 124614
Phase 6 Post Hold Fix | Checksum: 177b3b480

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3240.109 ; gain = 37.684 ; free physical = 15934 ; free virtual = 124613

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.859739 %
  Global Horizontal Routing Utilization  = 0.980392 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1339ddc6b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3240.109 ; gain = 37.684 ; free physical = 15931 ; free virtual = 124609

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1339ddc6b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3240.109 ; gain = 37.684 ; free physical = 15929 ; free virtual = 124608

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f1be1398

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3272.125 ; gain = 69.699 ; free physical = 15902 ; free virtual = 124581

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.385  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f1be1398

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3272.125 ; gain = 69.699 ; free physical = 15899 ; free virtual = 124578
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3272.125 ; gain = 69.699 ; free physical = 15936 ; free virtual = 124615

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3272.125 ; gain = 96.348 ; free physical = 15936 ; free virtual = 124615
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3272.125 ; gain = 0.000 ; free physical = 15724 ; free virtual = 124414
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Apr 10 10:11:14 2021...
[Sat Apr 10 10:11:29 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.96 ; elapsed = 00:01:19 . Memory (MB): peak = 2965.371 ; gain = 0.000 ; free physical = 14253 ; free virtual = 122941
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2965.371 ; gain = 0.000 ; free physical = 14191 ; free virtual = 122880
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3188.906 ; gain = 0.000 ; free physical = 14142 ; free virtual = 122830
Restored from archive | CPU: 0.250000 secs | Memory: 6.878448 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3188.906 ; gain = 0.000 ; free physical = 14142 ; free virtual = 122830
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.906 ; gain = 0.000 ; free physical = 14137 ; free virtual = 122825
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRLC32E => SRL16E: 1 instance 

Running report: report_route_status -file ./report/fn1_status_routed.rpt
Contents of report file './report/fn1_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        9986 :
       # of nets not needing routing.......... :        3365 :
           # of internally routed nets........ :        3200 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        6621 :
           # of fully routed nets............. :        6621 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/fn1_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr 10 10:11:31 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.580ns (19.508%)  route 2.393ns (80.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X103Y59        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.401     2.830    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X104Y53        LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.993     3.946    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.642ns (20.239%)  route 2.530ns (79.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X104Y57        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.183     2.674    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X104Y53        LUT3 (Prop_lut3_I2_O)        0.124     2.798 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_24/O
                         net (fo=2, routed)           1.348     4.145    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[16]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -5.342     5.547    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.773ns (25.530%)  route 2.255ns (74.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X104Y59        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=2, routed)           1.326     2.777    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_18
    SLICE_X105Y54        LUT3 (Prop_lut3_I1_O)        0.295     3.072 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_21/O
                         net (fo=2, routed)           0.929     4.001    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[19]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -5.342     5.547    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 4.858ns (57.847%)  route 3.540ns (42.153%))
  Logic Levels:           24  (CARRY4=20 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/ap_clk
    DSP48_X3Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_CLK_P[38])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4/P[38]
                         net (fo=2, routed)           1.096     2.503    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4_n_67
    SLICE_X94Y45         LUT3 (Prop_lut3_I2_O)        0.153     2.656 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_7/O
                         net (fo=2, routed)           0.708     3.364    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_7_n_0
    SLICE_X94Y45         LUT4 (Prop_lut4_I3_O)        0.331     3.695 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_11/O
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_11_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.071 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.071    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.188 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.305 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.305    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.422 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.422    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.540    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.657 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.657    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.774 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.891 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.891    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.008 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.008    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.125 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.125    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.440 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_10/O[3]
                         net (fo=2, routed)           1.036     6.476    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_10_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.336     6.812 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_2/O
                         net (fo=2, routed)           0.690     7.502    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_2_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.327     7.829 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_6/O
                         net (fo=1, routed)           0.000     7.829    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_6_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.230 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.230    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.344    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.458    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.572    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[113]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.686    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[113]_i_1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[117]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.800    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[117]_i_1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.914    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[121]_i_1_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.037    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[125]_i_1_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.371 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.371    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__5[127]
    SLICE_X95Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/ap_clk
    SLICE_X95Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[127]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X95Y75         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[127]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.642ns (22.623%)  route 2.196ns (77.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X104Y57        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.678     3.169    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X103Y52        LUT3 (Prop_lut3_I2_O)        0.124     3.293 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_30/O
                         net (fo=1, routed)           0.518     3.811    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[10]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.642ns (21.877%)  route 2.293ns (78.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X104Y57        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.168     2.659    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X105Y53        LUT3 (Prop_lut3_I2_O)        0.124     2.783 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_26/O
                         net (fo=2, routed)           1.125     3.908    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[14]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -5.342     5.547    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -3.908    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.642ns (23.190%)  route 2.126ns (76.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X104Y57        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.735     3.226    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X103Y51        LUT3 (Prop_lut3_I2_O)        0.124     3.350 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_38/O
                         net (fo=1, routed)           0.391     3.741    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[2]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 4.763ns (57.365%)  route 3.540ns (42.635%))
  Logic Levels:           24  (CARRY4=20 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/ap_clk
    DSP48_X3Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_CLK_P[38])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4/P[38]
                         net (fo=2, routed)           1.096     2.503    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4_n_67
    SLICE_X94Y45         LUT3 (Prop_lut3_I2_O)        0.153     2.656 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_7/O
                         net (fo=2, routed)           0.708     3.364    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_7_n_0
    SLICE_X94Y45         LUT4 (Prop_lut4_I3_O)        0.331     3.695 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_11/O
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_11_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.071 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.071    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.188 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.305 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.305    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.422 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.422    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.540    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.657 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.657    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.774 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.891 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.891    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.008 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.008    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.125 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.125    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.440 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_10/O[3]
                         net (fo=2, routed)           1.036     6.476    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_10_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.336     6.812 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_2/O
                         net (fo=2, routed)           0.690     7.502    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_2_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.327     7.829 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_6/O
                         net (fo=1, routed)           0.000     7.829    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_6_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.230 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.230    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.344    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.458    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.572    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[113]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.686    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[113]_i_1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[117]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.800    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[117]_i_1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.914    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[121]_i_1_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.037    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[125]_i_1_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.276 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.276    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__5[128]
    SLICE_X95Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/ap_clk
    SLICE_X95Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X95Y75         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.580ns (21.616%)  route 2.103ns (78.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X103Y59        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.401     2.830    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X104Y53        LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.703     3.656    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.642ns (23.280%)  route 2.116ns (76.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X104Y57        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.591     3.082    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X105Y51        LUT3 (Prop_lut3_I2_O)        0.124     3.206 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_33/O
                         net (fo=1, routed)           0.525     3.731    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[7]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  1.684    





Running report: report_utilization -file ./report/fn1_utilization_routed.rpt
Contents of report file './report/fn1_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr 10 10:11:31 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 2526 |     0 |     53200 |  4.75 |
|   LUT as Logic             | 2512 |     0 |     53200 |  4.72 |
|   LUT as Memory            |   14 |     0 |     17400 |  0.08 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   14 |     0 |           |       |
| Slice Registers            | 3475 |     0 |    106400 |  3.27 |
|   Register as Flip Flop    | 3475 |     0 |    106400 |  3.27 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   21 |     0 |     26600 |  0.08 |
| F8 Muxes                   |    8 |     0 |     13300 |  0.06 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 157   |          Yes |         Set |            - |
| 3318  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  981 |     0 |     13300 |  7.38 |
|   SLICEL                                   |  614 |     0 |           |       |
|   SLICEM                                   |  367 |     0 |           |       |
| LUT as Logic                               | 2512 |     0 |     53200 |  4.72 |
|   using O5 output only                     |    4 |       |           |       |
|   using O6 output only                     | 1896 |       |           |       |
|   using O5 and O6                          |  612 |       |           |       |
| LUT as Memory                              |   14 |     0 |     17400 |  0.08 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |   14 |     0 |           |       |
|     using O5 output only                   |    7 |       |           |       |
|     using O6 output only                   |    7 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| Slice Registers                            | 3475 |     0 |    106400 |  3.27 |
|   Register driven from within the Slice    | 1632 |       |           |       |
|   Register driven from outside the Slice   | 1843 |       |           |       |
|     LUT in front of the register is unused |  936 |       |           |       |
|     LUT in front of the register is used   |  907 |       |           |       |
| Unique Control Sets                        |   42 |       |     13300 |  0.32 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   29 |     0 |       220 | 13.18 |
|   DSP48E1 only |   29 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3318 |        Flop & Latch |
| LUT3     |  709 |                 LUT |
| LUT2     |  680 |                 LUT |
| LUT1     |  570 |                 LUT |
| LUT6     |  535 |                 LUT |
| LUT4     |  492 |                 LUT |
| CARRY4   |  379 |          CarryLogic |
| FDSE     |  157 |        Flop & Latch |
| LUT5     |  138 |                 LUT |
| DSP48E1  |   29 |    Block Arithmetic |
| MUXF7    |   21 |               MuxFx |
| SRL16E   |    9 |  Distributed Memory |
| MUXF8    |    8 |               MuxFx |
| SRLC32E  |    5 |  Distributed Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/fn1_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr 10 10:11:32 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (162)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (162)
--------------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.386        0.000                      0                 5934        0.098        0.000                      0                 5934        4.020        0.000                       0                  3515  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.386        0.000                      0                 5934        0.098        0.000                      0                 5934        4.020        0.000                       0                  3515  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.580ns (19.508%)  route 2.393ns (80.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X103Y59        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.401     2.830    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X104Y53        LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.993     3.946    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  1.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11/fn1_mul_32s_64s_64_5_1_Multiplier_1_U/buff2_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln30_reg_760_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11/fn1_mul_32s_64s_64_5_1_Multiplier_1_U/ap_clk
    SLICE_X95Y83         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11/fn1_mul_32s_64s_64_5_1_Multiplier_1_U/buff2_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11/fn1_mul_32s_64s_64_5_1_Multiplier_1_U/buff2_reg[59]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11_n_5
    SLICE_X94Y83         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln30_reg_760_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X94Y83         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln30_reg_760_reg[59]/C
                         clock pessimism              0.000     0.432    
    SLICE_X94Y83         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/mul_ln30_reg_760_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y30   bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11/fn1_mul_32s_64s_64_5_1_Multiplier_1_U/buff0_reg__0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X82Y61  bd_0_i/hls_inst/inst/sdiv_17s_32ns_17_21_seq_1_U8/fn1_sdiv_17s_32ns_17_21_seq_1_div_U/fn1_sdiv_17s_32ns_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X82Y61  bd_0_i/hls_inst/inst/sdiv_17s_32ns_17_21_seq_1_U8/fn1_sdiv_17s_32ns_17_21_seq_1_div_U/fn1_sdiv_17s_32ns_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_13/CLK




HLS: impl run complete: worst setup slack (WNS)=1.385884, worst hold slack (WHS)=0.097518, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 981 2526 3475 29 0 0 14 0 0 0
HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/report/verilog/fn1_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat Apr 10 10:11:32 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          981
LUT:           2526
FF:            3475
DSP:             29
BRAM:             0
SRL:             14
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.614
Timing met

HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_11/project_tmp/solution_tmp/impl/report/verilog/fn1_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Apr 10 10:11:32 2021...
INFO: [HLS 200-802] Generated output file project_tmp/solution_tmp/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 148.93 seconds. CPU system time: 18.61 seconds. Elapsed time: 262.62 seconds; current allocated memory: 257.335 MB.
INFO: [HLS 200-112] Total CPU user time: 157.91 seconds. Total CPU system time: 20.03 seconds. Total elapsed time: 271.44 seconds; peak allocated memory: 253.193 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Apr 10 10:11:42 2021...
