{
  "workspaceRoot": "/primary/HLS",
  "mapping": {
    "AlexNet-FPGA-implementation/Norm1/src/norm1.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Norm2/src/norm2.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Pool1/src/pool1.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Pad2/src/pad2.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Pad4/src/pad4.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Pool5/src/pool5.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Conv3/src/conv3.cpp": "Alex_Net",
    "Alex_Net/NN.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Norm1/src/norm1.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Conv4/src/conv4.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Pool5/src/pool5.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Conv1/src/conv1.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Conv1/src/conv1.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Conv3/src/conv3.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Pad3/src/pad3.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Pad3/src/pad3.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Pool2/src/pool2.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Conv2/src/conv2.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Conv4/src/conv4.cpp": "Alex_Net",
    "Alex_Net/Wrap_up.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Pool2/src/pool2.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Pad2/src/pad2.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Conv2/src/conv2.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Conv5/src/conv5.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Conv5/src/conv5.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Pad4/src/pad4.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Pad1/src/pad1.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Pool1/src/pool1.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Pad1/src/pad1.h": "Alex_Net",
    "AlexNet-FPGA-implementation/Conv2/src/testbench.cpp": "Alex_Net",
    "AlexNet-FPGA-implementation/Norm2/src/norm2.cpp": "Alex_Net"
  }
}