

================================================================
== Vitis HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s'
================================================================
* Date:           Mon Oct 21 14:06:30 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.213 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  55.000 ns|  55.000 ns|   11|   11|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 13 [1/1] (2.18ns)   --->   "%data_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %data" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'read' 'data_read' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 32, i32 47" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 48, i32 63" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 18 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp_slt  i16 %tmp, i16 %tmp_1"   --->   Operation 18 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.42ns)   --->   "%icmp_ln1496_1 = icmp_slt  i16 %tmp_2, i16 %tmp_3"   --->   Operation 19 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1496 = xor i1 %icmp_ln1496, i1 1"   --->   Operation 20 'xor' 'xor_ln1496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1496, i16 %tmp, i16 %tmp_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 21 'select' 'select_ln65' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1496_1 = xor i1 %icmp_ln1496_1, i1 1"   --->   Operation 22 'xor' 'xor_ln1496_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1496_1, i16 %tmp_2, i16 %tmp_3" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 23 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln1496_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1"   --->   Operation 24 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.03>
ST_4 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1496_2 = xor i1 %icmp_ln1496_2, i1 1"   --->   Operation 25 'xor' 'xor_ln1496_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1496_2, i16 %select_ln65, i16 %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 26 'select' 'x_max_V' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i16 %tmp"   --->   Operation 27 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i16 %x_max_V"   --->   Operation 28 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (2.07ns)   --->   "%ret_V = sub i17 %sext_ln1193, i17 %sext_ln1193_1"   --->   Operation 29 'sub' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 30 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 31 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln785 = xor i1 %p_Result_8, i1 1"   --->   Operation 32 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%overflow = and i1 %p_Result_9, i1 %xor_ln785"   --->   Operation 33 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln340 = xor i1 %p_Result_8, i1 %p_Result_9"   --->   Operation 34 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i16 %tmp_1"   --->   Operation 35 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.07ns)   --->   "%ret_V_1 = sub i17 %sext_ln1193_2, i17 %sext_ln1193_1"   --->   Operation 36 'sub' 'ret_V_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 37 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 38 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln785_1 = xor i1 %p_Result_10, i1 1"   --->   Operation 39 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%overflow_1 = and i1 %p_Result_11, i1 %xor_ln785_1"   --->   Operation 40 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln340_1 = xor i1 %p_Result_10, i1 %p_Result_11"   --->   Operation 41 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i16 %tmp_2"   --->   Operation 42 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.07ns)   --->   "%ret_V_2 = sub i17 %sext_ln1193_3, i17 %sext_ln1193_1"   --->   Operation 43 'sub' 'ret_V_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 44 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15"   --->   Operation 45 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln785_2 = xor i1 %p_Result_12, i1 1"   --->   Operation 46 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%overflow_2 = and i1 %p_Result_13, i1 %xor_ln785_2"   --->   Operation 47 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln340_2 = xor i1 %p_Result_12, i1 %p_Result_13"   --->   Operation 48 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1193_4 = sext i16 %tmp_3"   --->   Operation 49 'sext' 'sext_ln1193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.07ns)   --->   "%ret_V_3 = sub i17 %sext_ln1193_4, i17 %sext_ln1193_1"   --->   Operation 50 'sub' 'ret_V_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 51 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15"   --->   Operation 52 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%xor_ln785_3 = xor i1 %p_Result_14, i1 1"   --->   Operation 53 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%overflow_3 = and i1 %p_Result_15, i1 %xor_ln785_3"   --->   Operation 54 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%xor_ln340_3 = xor i1 %p_Result_14, i1 %p_Result_15"   --->   Operation 55 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%select_ln384 = select i1 %overflow, i10 511, i10 512"   --->   Operation 56 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 57 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%y = select i1 %xor_ln340, i10 %select_ln384, i10 %tmp_4"   --->   Operation 58 'select' 'y' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%select_ln384_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 59 'select' 'select_ln384_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 60 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_1 = select i1 %xor_ln340_1, i10 %select_ln384_1, i10 %tmp_5"   --->   Operation 61 'select' 'y_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln384_2 = select i1 %overflow_2, i10 511, i10 512"   --->   Operation 62 'select' 'select_ln384_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15"   --->   Operation 63 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_2 = select i1 %xor_ln340_2, i10 %select_ln384_2, i10 %tmp_6"   --->   Operation 64 'select' 'y_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%select_ln384_3 = select i1 %overflow_3, i10 511, i10 512"   --->   Operation 65 'select' 'select_ln384_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15"   --->   Operation 66 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_3 = select i1 %xor_ln340_3, i10 %select_ln384_3, i10 %tmp_7"   --->   Operation 67 'select' 'y_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %y" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 68 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 69 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%exp_res_V_0 = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 70 'load' 'exp_res_V_0' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i10 %y_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 71 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 72 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%exp_res_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 73 'load' 'exp_res_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i10 %y_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 74 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 75 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%exp_res_V_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 76 'load' 'exp_res_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i10 %y_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 77 'zext' 'zext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 78 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (3.25ns)   --->   "%exp_res_V_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 79 'load' 'exp_res_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 80 [1/2] (3.25ns)   --->   "%exp_res_V_0 = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 80 'load' 'exp_res_V_0' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%exp_res_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 81 'load' 'exp_res_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_6 : Operation 82 [1/2] (3.25ns)   --->   "%exp_res_V_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 82 'load' 'exp_res_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_6 : Operation 83 [1/2] (3.25ns)   --->   "%exp_res_V_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 83 'load' 'exp_res_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%exp_res_V_0_cast40 = zext i17 %exp_res_V_0" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 84 'zext' 'exp_res_V_0_cast40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%exp_res_V_1_cast41 = zext i17 %exp_res_V_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 85 'zext' 'exp_res_V_1_cast41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%exp_res_V_2_cast42 = zext i17 %exp_res_V_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 86 'zext' 'exp_res_V_2_cast42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%exp_res_V_3_cast43 = zext i17 %exp_res_V_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 87 'zext' 'exp_res_V_3_cast43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.10ns)   --->   "%p_Val2_8 = add i18 %exp_res_V_1_cast41, i18 %exp_res_V_0_cast40"   --->   Operation 88 'add' 'p_Val2_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (2.10ns)   --->   "%add_ln746 = add i17 %exp_res_V_1, i17 %exp_res_V_0"   --->   Operation 89 'add' 'add_ln746' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_8, i32 17"   --->   Operation 90 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%lhs = select i1 %p_Result_s, i17 131071, i17 %add_ln746"   --->   Operation 91 'select' 'lhs' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln703 = zext i17 %lhs"   --->   Operation 92 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (2.10ns)   --->   "%p_Val2_9 = add i18 %exp_res_V_3_cast43, i18 %exp_res_V_2_cast42"   --->   Operation 93 'add' 'p_Val2_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (2.10ns)   --->   "%add_ln746_1 = add i17 %exp_res_V_3, i17 %exp_res_V_2"   --->   Operation 94 'add' 'add_ln746_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_9, i32 17"   --->   Operation 95 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%rhs = select i1 %p_Result_16, i17 131071, i17 %add_ln746_1"   --->   Operation 96 'select' 'rhs' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln703_1 = zext i17 %rhs"   --->   Operation 97 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (2.10ns) (out node of the LUT)   --->   "%p_Val2_10 = add i18 %zext_ln703_1, i18 %zext_ln703"   --->   Operation 98 'add' 'p_Val2_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_10, i32 17"   --->   Operation 99 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %p_Val2_10, i32 8, i32 17"   --->   Operation 100 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.94>
ST_8 : Operation 101 [1/1] (0.68ns)   --->   "%y_4 = select i1 %p_Result_17, i10 511, i10 %tmp_8"   --->   Operation 101 'select' 'y_4' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i10 %y_4" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 102 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln235" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 103 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 104 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 105 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 105 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_V_0"   --->   Operation 106 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %inv_exp_sum_V"   --->   Operation 107 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [2/2] (3.34ns)   --->   "%mul_ln708 = mul i26 %sext_ln1118, i26 %zext_ln1118"   --->   Operation 108 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %exp_res_V_1"   --->   Operation 109 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [2/2] (3.34ns)   --->   "%mul_ln708_1 = mul i26 %sext_ln1118, i26 %zext_ln1118_1"   --->   Operation 110 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %exp_res_V_2"   --->   Operation 111 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [2/2] (3.34ns)   --->   "%mul_ln708_2 = mul i26 %sext_ln1118, i26 %zext_ln1118_2"   --->   Operation 112 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %exp_res_V_3"   --->   Operation 113 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [2/2] (3.34ns)   --->   "%mul_ln708_3 = mul i26 %sext_ln1118, i26 %zext_ln1118_3"   --->   Operation 114 'mul' 'mul_ln708_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 115 [1/2] (3.34ns)   --->   "%mul_ln708 = mul i26 %sext_ln1118, i26 %zext_ln1118"   --->   Operation 115 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708, i32 10, i32 25"   --->   Operation 116 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/2] (3.34ns)   --->   "%mul_ln708_1 = mul i26 %sext_ln1118, i26 %zext_ln1118_1"   --->   Operation 117 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_1, i32 10, i32 25"   --->   Operation 118 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/2] (3.34ns)   --->   "%mul_ln708_2 = mul i26 %sext_ln1118, i26 %zext_ln1118_2"   --->   Operation 119 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_2, i32 10, i32 25"   --->   Operation 120 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/2] (3.34ns)   --->   "%mul_ln708_3 = mul i26 %sext_ln1118, i26 %zext_ln1118_3"   --->   Operation 121 'mul' 'mul_ln708_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_3, i32 10, i32 25"   --->   Operation 122 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %trunc_ln708_3, i16 %trunc_ln708_2, i16 %trunc_ln708_1, i16 %trunc_ln" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %layer28_out_V, i64 %p_0" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer28_out_V, void @empty_4, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 127 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_2, void @empty_3, void @empty_3, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 128 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%rend_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 129 'specregionend' 'rend_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%rbegin_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 130 'specregionbegin' 'rbegin_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_2, void @empty_3, void @empty_3, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 131 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%rend_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 132 'specregionend' 'rend_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%rbegin_2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 133 'specregionbegin' 'rbegin_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_2, void @empty_3, void @empty_3, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 134 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%rend_2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_2" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 135 'specregionend' 'rend_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%rbegin_3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 136 'specregionbegin' 'rbegin_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_2, void @empty_3, void @empty_3, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 137 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%rend_3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_3" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 138 'specregionend' 'rend_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln248 = ret" [firmware/nnet_utils/nnet_activation_stream.h:248]   --->   Operation 139 'ret' 'ret_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	fifo read on port 'data' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [9]  (2.19 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1496') [14]  (2.43 ns)

 <State 3>: 3.41ns
The critical path consists of the following:
	'xor' operation ('xor_ln1496') [15]  (0 ns)
	'select' operation ('select_ln65', firmware/nnet_utils/nnet_common.h:65) [16]  (0.978 ns)
	'icmp' operation ('icmp_ln1496_2') [20]  (2.43 ns)

 <State 4>: 4.03ns
The critical path consists of the following:
	'xor' operation ('xor_ln1496_2') [21]  (0 ns)
	'select' operation ('x_max.V', firmware/nnet_utils/nnet_common.h:65) [22]  (0.978 ns)
	'sub' operation ('ret.V') [25]  (2.08 ns)
	'xor' operation ('xor_ln340') [30]  (0 ns)
	'select' operation ('y') [54]  (0.978 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table_addr', firmware/nnet_utils/nnet_activation_stream.h:225) [56]  (0 ns)
	'load' operation ('exp_res.V[0]', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table' [57]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('exp_res.V[0]', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table' [57]  (3.25 ns)

 <State 7>: 4.21ns
The critical path consists of the following:
	'add' operation ('__Val2__') [80]  (2.11 ns)
	'select' operation ('lhs') [83]  (0 ns)
	'add' operation ('__Val2__') [90]  (2.11 ns)

 <State 8>: 3.94ns
The critical path consists of the following:
	'select' operation ('y') [93]  (0.687 ns)
	'getelementptr' operation ('invert_table_addr', firmware/nnet_utils/nnet_activation_stream.h:235) [95]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table' [96]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table' [96]  (3.25 ns)

 <State 10>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln708') [100]  (3.35 ns)

 <State 11>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln708') [100]  (3.35 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
