{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588321413488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588321413494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 01 10:23:33 2020 " "Processing started: Fri May 01 10:23:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588321413494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588321413494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KeypadTest -c KeypadTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off KeypadTest -c KeypadTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588321413494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588321414129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588321414129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keypadtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeypadTest-sim " "Found design unit 1: KeypadTest-sim" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588321424417 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeypadTest " "Found entity 1: KeypadTest" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588321424417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588321424417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numpad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numpad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Numpad-sim " "Found design unit 1: Numpad-sim" {  } { { "Numpad.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/Numpad.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588321424422 ""} { "Info" "ISGN_ENTITY_NAME" "1 Numpad " "Found entity 1: Numpad" {  } { { "Numpad.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/Numpad.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588321424422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588321424422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KeypadTest " "Elaborating entity \"KeypadTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588321424459 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED7 KeypadTest.vhd(20) " "VHDL Signal Declaration warning at KeypadTest.vhd(20): used explicit default value for signal \"LED7\" because signal was never assigned a value" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588321424461 "|KeypadTest"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED8 KeypadTest.vhd(21) " "VHDL Signal Declaration warning at KeypadTest.vhd(21): used explicit default value for signal \"LED8\" because signal was never assigned a value" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588321424461 "|KeypadTest"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED9 KeypadTest.vhd(22) " "VHDL Signal Declaration warning at KeypadTest.vhd(22): used explicit default value for signal \"LED9\" because signal was never assigned a value" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588321424461 "|KeypadTest"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ClockCycle KeypadTest.vhd(53) " "Verilog HDL or VHDL warning at KeypadTest.vhd(53): object \"ClockCycle\" assigned a value but never read" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588321424461 "|KeypadTest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCnt KeypadTest.vhd(91) " "VHDL Process Statement warning at KeypadTest.vhd(91): signal \"ClockCnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588321424462 "|KeypadTest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TinyClock KeypadTest.vhd(92) " "VHDL Process Statement warning at KeypadTest.vhd(92): signal \"TinyClock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588321424462 "|KeypadTest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HugeClock KeypadTest.vhd(93) " "VHDL Process Statement warning at KeypadTest.vhd(93): signal \"HugeClock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588321424462 "|KeypadTest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TinyClock KeypadTest.vhd(95) " "VHDL Process Statement warning at KeypadTest.vhd(95): signal \"TinyClock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588321424462 "|KeypadTest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TinyClock KeypadTest.vhd(100) " "VHDL Process Statement warning at KeypadTest.vhd(100): signal \"TinyClock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588321424462 "|KeypadTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Numpad Numpad:i_Numpad " "Elaborating entity \"Numpad\" for hierarchy \"Numpad:i_Numpad\"" {  } { { "KeypadTest.vhd" "i_Numpad" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588321424479 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Column 0 Numpad.vhd(9) " "Net \"Column\" at Numpad.vhd(9) has no driver or initial value, using a default initial value '0'" {  } { { "Numpad.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/Numpad.vhd" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588321424480 "|KeypadTest|Numpad:i_Numpad"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Column\[0\] GND " "Pin \"Column\[0\]\" is stuck at GND" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588321424953 "|KeypadTest|Column[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Column\[1\] GND " "Pin \"Column\[1\]\" is stuck at GND" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588321424953 "|KeypadTest|Column[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Column\[2\] GND " "Pin \"Column\[2\]\" is stuck at GND" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588321424953 "|KeypadTest|Column[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Column\[3\] GND " "Pin \"Column\[3\]\" is stuck at GND" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588321424953 "|KeypadTest|Column[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0 VCC " "Pin \"LED0\" is stuck at VCC" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588321424953 "|KeypadTest|LED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588321424953 "|KeypadTest|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588321424953 "|KeypadTest|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588321424953 "|KeypadTest|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588321424953 "|KeypadTest|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588321424953 "|KeypadTest|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8 GND " "Pin \"LED8\" is stuck at GND" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588321424953 "|KeypadTest|LED8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED9 GND " "Pin \"LED9\" is stuck at GND" {  } { { "KeypadTest.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/Keypadtest/KeypadTest.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588321424953 "|KeypadTest|LED9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588321424953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588321425018 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588321425185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588321425336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588321425336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588321425403 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588321425403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588321425403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588321425403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588321425436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 01 10:23:45 2020 " "Processing ended: Fri May 01 10:23:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588321425436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588321425436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588321425436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588321425436 ""}
