python.exe  -m "efx_dbg.DbgWizard" --device  "Ti60F225" --family  "Titanium" --in_profile_name  "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/debug_profile.wizard.json" --out_dbg_vdb  "debug_top.post.vdb" --out_profile_name  "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/debug_profile.wizard.json" --out_dir  "work_dbg"
efx_map  --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --seq_opt "0" --retiming "0" --dsp-mac-packing "1" --dsp-input-regs-packing "1" --dsp-output-regs-packing "1" --bram_output_regs_packing "1" --blast_const_operand_adders "1" --operator-sharing "0" --optimize-adder-tree "0" --pack-luts-to-comb4 "0" --min-sr-fanout "0" --min-ce-fanout "0" --seq-opt-sync-only "0" --blackbox-error "1" --allow-const-ram-index "0" --hdl-compile-unit "1" --create-onehot-fsms "0" --mult-decomp-retime "0" --optimize-zero-init-rom "1" --insert-carry-skip "0" --mult-auto-pipeline "0" --use-logic-for-small-mem "64" --use-logic-for-small-rom "64" --bram-push-tco-outreg "0" --hdl-loop-limit "20000" --peri-syn-instantiation "0" --peri-syn-inference "0" --ram-decomp-mode "0" --max_threads "-1" --enable-mark-debug "1" --max-bit-blast-mem-size "10240" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/dsi_tx" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/csi_rx" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_8" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_64" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/FIFO_W48R24" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_8" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_16" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/div_u39_u31" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W8R8_D2048_YUV" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/div_u27_u21" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/div_u26_u10" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/div_u29_u21" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32" --family "Titanium" --device "Ti60F225" --keep-gclk-in-module "1" --root "edb_top" --v "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/work_dbg/debug_top.v" --write-postmap-module "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/work_dbg/debug_top.post.vdb" --gen-mark-debug-json "0" --work-dir "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/work_dbg" --output-dir "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/outflow"
efx_map  --family "Titanium" --device "Ti60F225" --gen-mark-debug-json "0" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --seq_opt "0" --retiming "0" --dsp-mac-packing "1" --dsp-input-regs-packing "1" --dsp-output-regs-packing "1" --bram_output_regs_packing "1" --blast_const_operand_adders "1" --operator-sharing "0" --optimize-adder-tree "0" --pack-luts-to-comb4 "0" --min-sr-fanout "0" --min-ce-fanout "0" --seq-opt-sync-only "0" --blackbox-error "1" --allow-const-ram-index "0" --hdl-compile-unit "1" --create-onehot-fsms "0" --mult-decomp-retime "0" --optimize-zero-init-rom "1" --insert-carry-skip "0" --mult-auto-pipeline "0" --use-logic-for-small-mem "64" --use-logic-for-small-rom "64" --bram-push-tco-outreg "0" --hdl-loop-limit "20000" --peri-syn-instantiation "0" --peri-syn-inference "0" --ram-decomp-mode "0" --max_threads "-1" --enable-mark-debug "1" --max-bit-blast-mem-size "10240" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/dsi_tx" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/csi_rx" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/DdrCtrl" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_8" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_64" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/FIFO_W48R24" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_8" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_16" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W0_FIFO_32" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w32r8_reshape" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/div_u39_u31" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/W8R8_D2048_YUV" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/div_u27_u21" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/div_u26_u10" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/div_u29_u21" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/afifo_w24d16_r24d16" --I "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/ip/R0_FIFO_32" --root "example_top" --vdb "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/outflow/Ti60_Demo.elab.vdb" --vdb "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/work_dbg/debug_top.post.vdb" --write-efx-verilog "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/work_dbg/Ti60_Demo.dbg.map.v" --binary-db "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/work_dbg/Ti60_Demo.dbg.vdb" --merge_vdbs=1 --conn "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/debug_profile.wizard.json" --work-dir "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/work_dbg" --output-dir "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/outflow"
python.exe  "C:/Efinity/2025.1/scripts/efx_pt_jtag_util.py" --device "Ti60F225" --project "Ti60_Demo" --design_file "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60_Demo.peri.xml" --action "add" --jtag_user "JTAG_USER1" --output "D:/New folder (7)/VF-Ti60F225_HDK_Info_V2.1-20251008/07-FPGA_HDL_Image-2023.2/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60_Demo.dbg.peri.xml"
python 
