$date
	Tue May 25 16:27:55 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 32 ! data_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # input1 [31:0] $end
$var reg 32 $ input2 [31:0] $end
$scope module adder_inst $end
$var wire 32 % input1 [31:0] $end
$var wire 32 & input2 [31:0] $end
$var wire 32 ' out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#1
b1001 $
b1001 &
b1 !
b1 '
b1010 #
b1010 %
1"
#2
b1111101000 $
b1111101000 &
b101110111000 !
b101110111000 '
b111110100000 #
b111110100000 %
0"
#3
b10000000000000100 $
b10000000000000100 &
b11111111111111111111111111111100 !
b11111111111111111111111111111100 '
b10000000000000000 #
b10000000000000000 %
1"
#4
b100100100111101111100 !
b100100100111101111100 '
b100110100111110000000 #
b100110100111110000000 %
0"
#5
b1011 $
b1011 &
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
b1010 #
b1010 %
1"
#6
b10000000000000100 $
b10000000000000100 &
b11111111111111110000000011111100 !
b11111111111111110000000011111100 '
b100000000 #
b100000000 %
0"
#7
1"
