0.7
2020.2
Nov 18 2020
09:20:35
/mnt/hgfs/LogicDesignLab/lab1_basic_20.2/lab1_basic_20.2.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/mnt/hgfs/LogicDesignLab/lab1_basic_20.2/lab1_basic_20.2.srcs/sources_1/new/D_Flip_Flop_t.v,1664172197,verilog,,,,D_Flip_Flop_t,,,,,,,,
/mnt/hgfs/LogicDesignLab/lab1_basic_20.2/lab1_basic_20.2.srcs/sources_1/new/Lab1_D_Flip_Flop.v,1664172688,verilog,,/mnt/hgfs/LogicDesignLab/lab1_basic_20.2/lab1_basic_20.2.srcs/sources_1/new/D_Flip_Flop_t.v,,D_Flip_Flop;D_Latch,,,,,,,,
/mnt/hgfs/LogicDesignLab/lab1_basic_20.2/lab1_basic_20.2.srcs/sources_1/new/Lab1_Mux_4x1_4bit.v,1664172847,verilog,,/mnt/hgfs/LogicDesignLab/lab1_basic_20.2/lab1_basic_20.2.srcs/sources_1/new/Mux_4x1_4bit_t.v,,Mux_4x1_4bit;mux,,,,,,,,
/mnt/hgfs/LogicDesignLab/lab1_basic_20.2/lab1_basic_20.2.srcs/sources_1/new/Mux_4x1_4bit_t.v,1664172203,verilog,,,,Mux_4x1_4bit_t,,,,,,,,
