{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615554662396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615554662396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 18:41:02 2021 " "Processing started: Fri Mar 12 18:41:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615554662396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615554662396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EightbitKogStonAddSub -c EightbitKogStonAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off EightbitKogStonAddSub -c EightbitKogStonAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615554662397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615554662630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615554662630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TwoByOneMux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TwoByOneMux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwobyOneMux-twobyOneMux_behaviour " "Found design unit 1: TwobyOneMux-twobyOneMux_behaviour" {  } { { "TwoByOneMux.vhd" "" { Text "/home/sahasra/Documents/dld/5/TwoByOneMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615554669366 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwobyOneMux " "Found entity 1: TwobyOneMux" {  } { { "TwoByOneMux.vhd" "" { Text "/home/sahasra/Documents/dld/5/TwoByOneMux.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615554669366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615554669366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry-structure " "Found design unit 1: carry-structure" {  } { { "generator.vhd" "" { Text "/home/sahasra/Documents/dld/5/generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615554669367 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generator " "Found entity 1: Generator" {  } { { "generator.vhd" "" { Text "/home/sahasra/Documents/dld/5/generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615554669367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615554669367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightbitKogStonAddSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EightbitKogStonAddSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightbitKogStonAddSub-structure " "Found design unit 1: EightbitKogStonAddSub-structure" {  } { { "EightbitKogStonAddSub.vhd" "" { Text "/home/sahasra/Documents/dld/5/EightbitKogStonAddSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615554669368 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightbitKogStonAddSub " "Found entity 1: EightbitKogStonAddSub" {  } { { "EightbitKogStonAddSub.vhd" "" { Text "/home/sahasra/Documents/dld/5/EightbitKogStonAddSub.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615554669368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615554669368 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" carryGen.vhd(16) " "VHDL syntax error at carryGen.vhd(16) near text \"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "carryGen.vhd" "" { Text "/home/sahasra/Documents/dld/5/carryGen.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615554669368 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" carryGen.vhd(32) " "VHDL syntax error at carryGen.vhd(32) near text \"component\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "carryGen.vhd" "" { Text "/home/sahasra/Documents/dld/5/carryGen.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615554669368 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" carryGen.vhd(37) " "VHDL syntax error at carryGen.vhd(37) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "carryGen.vhd" "" { Text "/home/sahasra/Documents/dld/5/carryGen.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615554669368 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" carryGen.vhd(71) " "VHDL syntax error at carryGen.vhd(71) near text \"end\";  expecting \";\"" {  } { { "carryGen.vhd" "" { Text "/home/sahasra/Documents/dld/5/carryGen.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615554669369 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "carryGen carryGen.vhd(71) " "VHDL syntax error at carryGen.vhd(71): name used in construct must match previously specified name \"carryGen\"" {  } { { "carryGen.vhd" "" { Text "/home/sahasra/Documents/dld/5/carryGen.vhd" 71 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615554669369 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "carryGen carryGen.vhd(9) " "Ignored construct carryGen at carryGen.vhd(9) due to previous errors" {  } { { "carryGen.vhd" "" { Text "/home/sahasra/Documents/dld/5/carryGen.vhd" 9 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1615554669369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carryGen.vhd 0 0 " "Found 0 design units, including 0 entities, in source file carryGen.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615554669369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_gates.vhd 6 3 " "Found 6 design units, including 3 entities, in source file basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-and_behaviour " "Found design unit 1: and_gate-and_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/5/basic_gates.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615554669369 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or_gate-or_behaviour " "Found design unit 2: or_gate-or_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/5/basic_gates.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615554669369 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 not_gate-not_behaviour " "Found design unit 3: not_gate-not_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/5/basic_gates.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615554669369 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/5/basic_gates.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615554669369 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate " "Found entity 2: or_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/5/basic_gates.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615554669369 ""} { "Info" "ISGN_ENTITY_NAME" "3 not_gate " "Found entity 3: not_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/5/basic_gates.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615554669369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615554669369 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615554669452 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 12 18:41:09 2021 " "Processing ended: Fri Mar 12 18:41:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615554669452 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615554669452 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615554669452 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615554669452 ""}
