# ******************************************************************************

# iCEcube Static Timer

# Version:            2014.12.27052

# Build Date:         Dec  8 2014 15:01:54

# File Generated:     Jun 23 2015 21:38:15

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
		5.2::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:F)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: HSync
			6.2.2::Path details for port: HSyncDebug
			6.2.3::Path details for port: Pixel
			6.2.4::Path details for port: VSync
			6.2.5::Path details for port: VSyncDebug
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: HSync
			6.5.2::Path details for port: HSyncDebug
			6.5.3::Path details for port: Pixel
			6.5.4::Path details for port: VSync
			6.5.5::Path details for port: VSyncDebug
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE    | Frequency: 28.40 MHz  | Target: 153.95 MHz  | 
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL  | N/A                   | Target: 153.95 MHz  | 
Clock: SimpleVGA|Clock12MHz              | N/A                   | Target: 36.76 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                    Capture Clock                   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------  ------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock50MHz.PLL_inst/PLLOUTCORE  Clock50MHz.PLL_inst/PLLOUTCORE  6495.52          -12364      3247.76          -14357      N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase             
----------  ----------  ------------  --------------------------------  
HSync       Clock12MHz  13876         Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14780         Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  13706         Clock50MHz.PLL_inst/PLLOUTCORE:F  
VSync       Clock12MHz  13883         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  15068         Clock50MHz.PLL_inst/PLLOUTCORE:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase             
----------  ----------  --------------------  --------------------------------  
HSync       Clock12MHz  13456                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14333                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  13294                 Clock50MHz.PLL_inst/PLLOUTCORE:F  
VSync       Clock12MHz  13435                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  14571                 Clock50MHz.PLL_inst/PLLOUTCORE:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
************************************************************
Clock: Clock50MHz.PLL_inst/PLLOUTCORE
Frequency: 28.40 MHz | Target: 153.95 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : visibleY_9_LC_4_11_3/lcout
Path End         : PixelZ0_LC_7_6_3/in2
Capture Clock    : PixelZ0_LC_7_6_3/clk
Setup Constraint : 3248p
Path slack       : -14357p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:F#1)    3248
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         7361
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    10237

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         7825
+ Clock To Q                                                       540
+ Data Path Delay                                                16229
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    24594
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__325/I                                                              Odrv4                                   0              1127  RISE       1
I__325/O                                                              Odrv4                                 351              1478  RISE       1
I__326/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__326/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__327/I                                                              LocalMux                                0              1765  RISE       1
I__327/O                                                              LocalMux                              330              2095  RISE       1
I__328/I                                                              IoInMux                                 0              2095  RISE       1
I__328/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__329/I                                                              Odrv4                                   0              4978  RISE       1
I__329/O                                                              Odrv4                                 351              5328  RISE       1
I__330/I                                                              Span4Mux_v                              0              5328  RISE       1
I__330/O                                                              Span4Mux_v                            351              5679  RISE       1
I__331/I                                                              Span4Mux_h                              0              5679  RISE       1
I__331/O                                                              Span4Mux_h                            302              5980  RISE       1
I__332/I                                                              Span4Mux_s1_h                           0              5980  RISE       1
I__332/O                                                              Span4Mux_s1_h                         175              6156  RISE       1
I__333/I                                                              LocalMux                                0              6156  RISE       1
I__333/O                                                              LocalMux                              330              6485  RISE       1
I__334/I                                                              IoInMux                                 0              6485  RISE       1
I__334/O                                                              IoInMux                               259              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7362  RISE      42
I__1533/I                                                             gio2CtrlBuf                             0              7362  RISE       1
I__1533/O                                                             gio2CtrlBuf                             0              7362  RISE       1
I__1534/I                                                             GlobalMux                               0              7362  RISE       1
I__1534/O                                                             GlobalMux                             154              7516  RISE       1
I__1538/I                                                             ClkMux                                  0              7516  RISE       1
I__1538/O                                                             ClkMux                                309              7825  RISE       1
visibleY_9_LC_4_11_3/clk                                              LogicCell40_SEQ_MODE_1000               0              7825  RISE       1

Data path
pin name                                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
visibleY_9_LC_4_11_3/lcout                                                                       LogicCell40_SEQ_MODE_1000    540              8365  -14357  RISE       2
I__663/I                                                                                         LocalMux                       0              8365  -14357  RISE       1
I__663/O                                                                                         LocalMux                     330              8695  -14357  RISE       1
I__664/I                                                                                         InMux                          0              8695  -14357  RISE       1
I__664/O                                                                                         InMux                        259              8954  -14357  RISE       1
visibleY_RNIOR3D_9_LC_5_10_6/in3                                                                 LogicCell40_SEQ_MODE_0000      0              8954  -14357  RISE       1
visibleY_RNIOR3D_9_LC_5_10_6/lcout                                                               LogicCell40_SEQ_MODE_0000    316              9270  -14357  RISE       1
I__660/I                                                                                         LocalMux                       0              9270  -14357  RISE       1
I__660/O                                                                                         LocalMux                     330              9599  -14357  RISE       1
I__661/I                                                                                         InMux                          0              9599  -14357  RISE       1
I__661/O                                                                                         InMux                        259              9859  -14357  RISE       1
I__662/I                                                                                         CascadeMux                     0              9859  -14357  RISE       1
I__662/O                                                                                         CascadeMux                     0              9859  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un33_sum_cry_2_c_RNI7TOJ_LC_5_10_1/in2         LogicCell40_SEQ_MODE_0000      0              9859  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un33_sum_cry_2_c_RNI7TOJ_LC_5_10_1/carryout    LogicCell40_SEQ_MODE_0000    231             10090  -14357  RISE       2
chessboardpixel_un32_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNI8VPJ_LC_5_10_2/carryin     LogicCell40_SEQ_MODE_0000      0             10090  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNI8VPJ_LC_5_10_2/carryout    LogicCell40_SEQ_MODE_0000    126             10217  -14357  RISE       1
I__614/I                                                                                         InMux                          0             10217  -14357  RISE       1
I__614/O                                                                                         InMux                        259             10476  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_5_10_3/in3       LogicCell40_SEQ_MODE_0000      0             10476  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_5_10_3/ltout     LogicCell40_SEQ_MODE_0000    274             10750  -14357  FALL       1
I__611/I                                                                                         CascadeMux                     0             10750  -14357  FALL       1
I__611/O                                                                                         CascadeMux                     0             10750  -14357  FALL       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_5_10_4/in2             LogicCell40_SEQ_MODE_0000      0             10750  -14357  FALL       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_5_10_4/lcout           LogicCell40_SEQ_MODE_0000    379             11128  -14357  RISE       3
I__603/I                                                                                         LocalMux                       0             11128  -14357  RISE       1
I__603/O                                                                                         LocalMux                     330             11458  -14357  RISE       1
I__606/I                                                                                         InMux                          0             11458  -14357  RISE       1
I__606/O                                                                                         InMux                        259             11718  -14357  RISE       1
I__609/I                                                                                         CascadeMux                     0             11718  -14357  RISE       1
I__609/O                                                                                         CascadeMux                     0             11718  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_4_10_4/in2       LogicCell40_SEQ_MODE_0000      0             11718  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_4_10_4/carryout  LogicCell40_SEQ_MODE_0000    231             11949  -14357  RISE       1
I__393/I                                                                                         InMux                          0             11949  -14357  RISE       1
I__393/O                                                                                         InMux                        259             12208  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_cry_6_c_RNI2ONJ_LC_4_10_5/in3         LogicCell40_SEQ_MODE_0000      0             12208  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_cry_6_c_RNI2ONJ_LC_4_10_5/lcout       LogicCell40_SEQ_MODE_0000    316             12524  -14357  RISE       4
I__387/I                                                                                         LocalMux                       0             12524  -14357  RISE       1
I__387/O                                                                                         LocalMux                     330             12854  -14357  RISE       1
I__388/I                                                                                         InMux                          0             12854  -14357  RISE       1
I__388/O                                                                                         InMux                        259             13113  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_sbtinv_RNIO71E1_LC_4_9_1/in1          LogicCell40_SEQ_MODE_0000      0             13113  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_sbtinv_RNIO71E1_LC_4_9_1/carryout     LogicCell40_SEQ_MODE_0000    259             13373  -14357  RISE       2
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNIRT5T1_LC_4_9_2/carryin     LogicCell40_SEQ_MODE_0000      0             13373  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNIRT5T1_LC_4_9_2/carryout    LogicCell40_SEQ_MODE_0000    126             13499  -14357  RISE       2
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_4_c_RNID4T32_LC_4_9_3/carryin     LogicCell40_SEQ_MODE_0000      0             13499  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_4_c_RNID4T32_LC_4_9_3/carryout    LogicCell40_SEQ_MODE_0000    126             13625  -14357  RISE       2
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_5_c_RNIQP8K3_LC_4_9_4/carryin     LogicCell40_SEQ_MODE_0000      0             13625  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_5_c_RNIQP8K3_LC_4_9_4/carryout    LogicCell40_SEQ_MODE_0000    126             13751  -14357  RISE       1
I__368/I                                                                                         InMux                          0             13751  -14357  RISE       1
I__368/O                                                                                         InMux                        259             14011  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_6_c_RNIAF8G1_LC_4_9_5/in3         LogicCell40_SEQ_MODE_0000      0             14011  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_6_c_RNIAF8G1_LC_4_9_5/lcout       LogicCell40_SEQ_MODE_0000    316             14327  -14357  RISE       4
I__570/I                                                                                         LocalMux                       0             14327  -14357  RISE       1
I__570/O                                                                                         LocalMux                     330             14656  -14357  RISE       1
I__572/I                                                                                         InMux                          0             14656  -14357  RISE       1
I__572/O                                                                                         InMux                        259             14916  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_5_c_RNIQP8K3_LC_4_9_4/in0         LogicCell40_SEQ_MODE_0000      0             14916  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_5_c_RNIQP8K3_LC_4_9_4/lcout       LogicCell40_SEQ_MODE_0000    449             15365  -14357  RISE       1
I__637/I                                                                                         LocalMux                       0             15365  -14357  RISE       1
I__637/O                                                                                         LocalMux                     330             15694  -14357  RISE       1
I__638/I                                                                                         InMux                          0             15694  -14357  RISE       1
I__638/O                                                                                         InMux                        259             15954  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un54_sum_cry_6_c_RNIG91Q3_LC_5_9_5/in1         LogicCell40_SEQ_MODE_0000      0             15954  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un54_sum_cry_6_c_RNIG91Q3_LC_5_9_5/lcout       LogicCell40_SEQ_MODE_0000    400             16353  -14357  RISE       4
I__629/I                                                                                         LocalMux                       0             16353  -14357  RISE       1
I__629/O                                                                                         LocalMux                     330             16683  -14357  RISE       1
I__631/I                                                                                         InMux                          0             16683  -14357  RISE       1
I__631/O                                                                                         InMux                        259             16943  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un54_sum_cry_5_c_RNI9FRN9_LC_5_9_4/in0         LogicCell40_SEQ_MODE_0000      0             16943  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un54_sum_cry_5_c_RNI9FRN9_LC_5_9_4/lcout       LogicCell40_SEQ_MODE_0000    449             17391  -14357  RISE       1
I__640/I                                                                                         LocalMux                       0             17391  -14357  RISE       1
I__640/O                                                                                         LocalMux                     330             17721  -14357  RISE       1
I__641/I                                                                                         InMux                          0             17721  -14357  RISE       1
I__641/O                                                                                         InMux                        259             17981  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un61_sum_cry_6_c_RNIT7R3A_LC_5_8_5/in1         LogicCell40_SEQ_MODE_0000      0             17981  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un61_sum_cry_6_c_RNIT7R3A_LC_5_8_5/lcout       LogicCell40_SEQ_MODE_0000    400             18380  -14357  RISE       4
I__722/I                                                                                         LocalMux                       0             18380  -14357  RISE       1
I__722/O                                                                                         LocalMux                     330             18710  -14357  RISE       1
I__724/I                                                                                         InMux                          0             18710  -14357  RISE       1
I__724/O                                                                                         InMux                        259             18969  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un61_sum_cry_5_c_RNIP00TH_LC_5_8_4/in0         LogicCell40_SEQ_MODE_0000      0             18969  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un61_sum_cry_5_c_RNIP00TH_LC_5_8_4/lcout       LogicCell40_SEQ_MODE_0000    449             19418  -14357  RISE       1
I__706/I                                                                                         LocalMux                       0             19418  -14357  RISE       1
I__706/O                                                                                         LocalMux                     330             19748  -14357  RISE       1
I__707/I                                                                                         InMux                          0             19748  -14357  RISE       1
I__707/O                                                                                         InMux                        259             20007  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un68_sum_cry_6_c_RNIKDGBI_LC_6_8_5/in1         LogicCell40_SEQ_MODE_0000      0             20007  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un68_sum_cry_6_c_RNIKDGBI_LC_6_8_5/lcout       LogicCell40_SEQ_MODE_0000    400             20407  -14357  RISE       5
I__767/I                                                                                         LocalMux                       0             20407  -14357  RISE       1
I__767/O                                                                                         LocalMux                     330             20737  -14357  RISE       1
I__769/I                                                                                         InMux                          0             20737  -14357  RISE       1
I__769/O                                                                                         InMux                        259             20996  -14357  RISE       1
I__774/I                                                                                         CascadeMux                     0             20996  -14357  RISE       1
I__774/O                                                                                         CascadeMux                     0             20996  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un75_sum_cry_2_c_RNILSVSI_LC_6_7_1/in2         LogicCell40_SEQ_MODE_0000      0             20996  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un75_sum_cry_2_c_RNILSVSI_LC_6_7_1/carryout    LogicCell40_SEQ_MODE_0000    231             21228  -14357  RISE       2
chessboardpixel_un32_pixel_if_generate_plus_mult1_un75_sum_cry_3_c_RNI3U4GT_LC_6_7_2/carryin     LogicCell40_SEQ_MODE_0000      0             21228  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un75_sum_cry_3_c_RNI3U4GT_LC_6_7_2/carryout    LogicCell40_SEQ_MODE_0000    126             21354  -14357  RISE       2
I__684/I                                                                                         InMux                          0             21354  -14357  RISE       1
I__684/O                                                                                         InMux                        259             21613  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_RNI7H7C11_LC_6_7_3/in3        LogicCell40_SEQ_MODE_0000      0             21613  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_RNI7H7C11_LC_6_7_3/lcout      LogicCell40_SEQ_MODE_0000    316             21929  -14357  RISE       2
I__749/I                                                                                         LocalMux                       0             21929  -14357  RISE       1
I__749/O                                                                                         LocalMux                     330             22259  -14357  RISE       1
I__750/I                                                                                         InMux                          0             22259  -14357  RISE       1
I__750/O                                                                                         InMux                        259             22518  -14357  RISE       1
Pixel_RNO_7_LC_6_7_7/in3                                                                         LogicCell40_SEQ_MODE_0000      0             22518  -14357  RISE       1
Pixel_RNO_7_LC_6_7_7/lcout                                                                       LogicCell40_SEQ_MODE_0000    316             22834  -14357  RISE       1
I__747/I                                                                                         LocalMux                       0             22834  -14357  RISE       1
I__747/O                                                                                         LocalMux                     330             23163  -14357  RISE       1
I__748/I                                                                                         InMux                          0             23163  -14357  RISE       1
I__748/O                                                                                         InMux                        259             23423  -14357  RISE       1
Pixel_RNO_3_LC_6_7_6/in3                                                                         LogicCell40_SEQ_MODE_0000      0             23423  -14357  RISE       1
Pixel_RNO_3_LC_6_7_6/lcout                                                                       LogicCell40_SEQ_MODE_0000    316             23739  -14357  RISE       1
I__898/I                                                                                         LocalMux                       0             23739  -14357  RISE       1
I__898/O                                                                                         LocalMux                     330             24068  -14357  RISE       1
I__899/I                                                                                         InMux                          0             24068  -14357  RISE       1
I__899/O                                                                                         InMux                        259             24328  -14357  RISE       1
Pixel_RNO_0_LC_7_6_2/in3                                                                         LogicCell40_SEQ_MODE_0000      0             24328  -14357  RISE       1
Pixel_RNO_0_LC_7_6_2/ltout                                                                       LogicCell40_SEQ_MODE_0000    267             24594  -14357  RISE       1
I__895/I                                                                                         CascadeMux                     0             24594  -14357  RISE       1
I__895/O                                                                                         CascadeMux                     0             24594  -14357  RISE       1
PixelZ0_LC_7_6_3/in2                                                                             LogicCell40_SEQ_MODE_1000      0             24594  -14357  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  FALL       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  FALL       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                460               460  FALL       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               460  FALL       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                463               923  FALL       1
I__325/I                                                              Odrv4                                   0               923  FALL       1
I__325/O                                                              Odrv4                                 372              1295  FALL       1
I__326/I                                                              IoSpan4Mux                              0              1295  FALL       1
I__326/O                                                              IoSpan4Mux                            323              1617  FALL       1
I__327/I                                                              LocalMux                                0              1617  FALL       1
I__327/O                                                              LocalMux                              309              1926  FALL       1
I__328/I                                                              IoInMux                                 0              1926  FALL       1
I__328/O                                                              IoInMux                               217              2143  FALL       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2143  FALL       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2595              4738  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4738  FALL       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__329/I                                                              Odrv4                                   0              4738  FALL       1
I__329/O                                                              Odrv4                                 372              5110  FALL       1
I__330/I                                                              Span4Mux_v                              0              5110  FALL       1
I__330/O                                                              Span4Mux_v                            372              5482  FALL       1
I__331/I                                                              Span4Mux_h                              0              5482  FALL       1
I__331/O                                                              Span4Mux_h                            316              5797  FALL       1
I__332/I                                                              Span4Mux_s1_h                           0              5797  FALL       1
I__332/O                                                              Span4Mux_s1_h                         168              5966  FALL       1
I__333/I                                                              LocalMux                                0              5966  FALL       1
I__333/O                                                              LocalMux                              309              6274  FALL       1
I__334/I                                                              IoInMux                                 0              6274  FALL       1
I__334/O                                                              IoInMux                               217              6492  FALL       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6492  FALL       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                561              7053  FALL      42
I__1533/I                                                             gio2CtrlBuf                             0              7053  FALL       1
I__1533/O                                                             gio2CtrlBuf                             0              7053  FALL       1
I__1534/I                                                             GlobalMux                               0              7053  FALL       1
I__1534/O                                                             GlobalMux                              77              7130  FALL       1
I__1549/I                                                             ClkMux                                  0              7130  FALL       1
I__1549/O                                                             ClkMux                                231              7361  FALL       1
INVPixelZ0C/I                                                         INV                                     0              7361  FALL       1
INVPixelZ0C/O                                                         INV                                     0              7361  RISE       1
PixelZ0_LC_7_6_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7361  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
*****************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_0_LC_7_9_2/lcout
Path End         : TextOutputEnabled_LC_6_5_3/in0
Capture Clock    : TextOutputEnabled_LC_6_5_3/clk
Setup Constraint : 6496p
Path slack       : -12364p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)    6496
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         7825
- Setup Time                                                       -470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    13851

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         7825
+ Clock To Q                                                       540
+ Data Path Delay                                                17849
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    26214
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__325/I                                                              Odrv4                                   0              1127  RISE       1
I__325/O                                                              Odrv4                                 351              1478  RISE       1
I__326/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__326/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__327/I                                                              LocalMux                                0              1765  RISE       1
I__327/O                                                              LocalMux                              330              2095  RISE       1
I__328/I                                                              IoInMux                                 0              2095  RISE       1
I__328/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__329/I                                                              Odrv4                                   0              4978  RISE       1
I__329/O                                                              Odrv4                                 351              5328  RISE       1
I__330/I                                                              Span4Mux_v                              0              5328  RISE       1
I__330/O                                                              Span4Mux_v                            351              5679  RISE       1
I__331/I                                                              Span4Mux_h                              0              5679  RISE       1
I__331/O                                                              Span4Mux_h                            302              5980  RISE       1
I__332/I                                                              Span4Mux_s1_h                           0              5980  RISE       1
I__332/O                                                              Span4Mux_s1_h                         175              6156  RISE       1
I__333/I                                                              LocalMux                                0              6156  RISE       1
I__333/O                                                              LocalMux                              330              6485  RISE       1
I__334/I                                                              IoInMux                                 0              6485  RISE       1
I__334/O                                                              IoInMux                               259              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7362  RISE      42
I__1533/I                                                             gio2CtrlBuf                             0              7362  RISE       1
I__1533/O                                                             gio2CtrlBuf                             0              7362  RISE       1
I__1534/I                                                             GlobalMux                               0              7362  RISE       1
I__1534/O                                                             GlobalMux                             154              7516  RISE       1
I__1543/I                                                             ClkMux                                  0              7516  RISE       1
I__1543/O                                                             ClkMux                                309              7825  RISE       1
beamX_0_LC_7_9_2/clk                                                  LogicCell40_SEQ_MODE_1000               0              7825  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_0_LC_7_9_2/lcout                                            LogicCell40_SEQ_MODE_1000    540              8365  -12364  RISE       6
I__1184/I                                                         LocalMux                       0              8365  -12364  RISE       1
I__1184/O                                                         LocalMux                     330              8695  -12364  RISE       1
I__1189/I                                                         InMux                          0              8695  -12364  RISE       1
I__1189/O                                                         InMux                        259              8954  -12364  RISE       1
un5_vx_cry_0_c_LC_6_9_0/in1                                       LogicCell40_SEQ_MODE_0000      0              8954  -12364  RISE       1
un5_vx_cry_0_c_LC_6_9_0/carryout                                  LogicCell40_SEQ_MODE_0000    259              9214  -12364  RISE       1
beamX_1_LC_6_9_1/carryin                                          LogicCell40_SEQ_MODE_1000      0              9214  -12364  RISE       1
beamX_1_LC_6_9_1/carryout                                         LogicCell40_SEQ_MODE_1000    126              9340  -12364  RISE       2
un5_vx_cry_1_c_RNIRP5_LC_6_9_2/carryin                            LogicCell40_SEQ_MODE_0000      0              9340  -12364  RISE       1
un5_vx_cry_1_c_RNIRP5_LC_6_9_2/carryout                           LogicCell40_SEQ_MODE_0000    126              9466  -12364  RISE       2
un5_vx_cry_2_c_RNITS6_LC_6_9_3/carryin                            LogicCell40_SEQ_MODE_0000      0              9466  -12364  RISE       1
un5_vx_cry_2_c_RNITS6_LC_6_9_3/carryout                           LogicCell40_SEQ_MODE_0000    126              9592  -12364  RISE       2
un5_vx_cry_3_c_RNIVV7_LC_6_9_4/carryin                            LogicCell40_SEQ_MODE_0000      0              9592  -12364  RISE       1
un5_vx_cry_3_c_RNIVV7_LC_6_9_4/carryout                           LogicCell40_SEQ_MODE_0000    126              9719  -12364  RISE       2
un5_vx_cry_4_c_RNI139_LC_6_9_5/carryin                            LogicCell40_SEQ_MODE_0000      0              9719  -12364  RISE       1
un5_vx_cry_4_c_RNI139_LC_6_9_5/carryout                           LogicCell40_SEQ_MODE_0000    126              9845  -12364  RISE       2
un5_vx_cry_5_c_RNI36A_LC_6_9_6/carryin                            LogicCell40_SEQ_MODE_0000      0              9845  -12364  RISE       1
un5_vx_cry_5_c_RNI36A_LC_6_9_6/carryout                           LogicCell40_SEQ_MODE_0000    126              9971  -12364  RISE       2
un5_vx_cry_6_c_RNI59B_LC_6_9_7/carryin                            LogicCell40_SEQ_MODE_0000      0              9971  -12364  RISE       1
un5_vx_cry_6_c_RNI59B_LC_6_9_7/carryout                           LogicCell40_SEQ_MODE_0000    126             10097  -12364  RISE       1
IN_MUX_bfv_6_10_0_/carryinitin                                    ICE_CARRY_IN_MUX               0             10097  -12364  RISE       1
IN_MUX_bfv_6_10_0_/carryinitout                                   ICE_CARRY_IN_MUX             196             10294  -12364  RISE       2
I__786/I                                                          InMux                          0             10294  -12364  RISE       1
I__786/O                                                          InMux                        259             10553  -12364  RISE       1
un5_vx_cry_7_c_RNI7CC_LC_6_10_0/in3                               LogicCell40_SEQ_MODE_0000      0             10553  -12364  RISE       1
un5_vx_cry_7_c_RNI7CC_LC_6_10_0/lcout                             LogicCell40_SEQ_MODE_0000    316             10869  -12364  RISE       6
I__1101/I                                                         LocalMux                       0             10869  -12364  RISE       1
I__1101/O                                                         LocalMux                     330             11199  -12364  RISE       1
I__1104/I                                                         InMux                          0             11199  -12364  RISE       1
I__1104/O                                                         InMux                        259             11458  -12364  RISE       1
un5_vx_cry_7_c_RNICLN_LC_6_10_5/in3                               LogicCell40_SEQ_MODE_0000      0             11458  -12364  RISE       1
un5_vx_cry_7_c_RNICLN_LC_6_10_5/lcout                             LogicCell40_SEQ_MODE_0000    316             11774  -12364  RISE       6
I__1360/I                                                         Odrv4                          0             11774  -12364  RISE       1
I__1360/O                                                         Odrv4                        351             12124  -12364  RISE       1
I__1366/I                                                         LocalMux                       0             12124  -12364  RISE       1
I__1366/O                                                         LocalMux                     330             12454  -12364  RISE       1
I__1368/I                                                         InMux                          0             12454  -12364  RISE       1
I__1368/O                                                         InMux                        259             12713  -12364  RISE       1
c_if_generate_plus_mult1_un47_sum_0_axb_4_l_ofx_LC_8_10_7/in3     LogicCell40_SEQ_MODE_0000      0             12713  -12364  RISE       1
c_if_generate_plus_mult1_un47_sum_0_axb_4_l_ofx_LC_8_10_7/lcout   LogicCell40_SEQ_MODE_0000    316             13029  -12364  RISE       1
I__1357/I                                                         LocalMux                       0             13029  -12364  RISE       1
I__1357/O                                                         LocalMux                     330             13359  -12364  RISE       1
I__1358/I                                                         InMux                          0             13359  -12364  RISE       1
I__1358/O                                                         InMux                        259             13618  -12364  RISE       1
c_if_generate_plus_mult1_un47_sum_0_cry_4_s_LC_8_9_3/in1          LogicCell40_SEQ_MODE_0000      0             13618  -12364  RISE       1
c_if_generate_plus_mult1_un47_sum_0_cry_4_s_LC_8_9_3/carryout     LogicCell40_SEQ_MODE_0000    259             13878  -12364  RISE       1
I__1269/I                                                         InMux                          0             13878  -12364  RISE       1
I__1269/O                                                         InMux                        259             14137  -12364  RISE       1
c_if_generate_plus_mult1_un47_sum_0_s_5_LC_8_9_4/in3              LogicCell40_SEQ_MODE_0000      0             14137  -12364  RISE       1
c_if_generate_plus_mult1_un47_sum_0_s_5_LC_8_9_4/lcout            LogicCell40_SEQ_MODE_0000    316             14453  -12364  RISE       3
I__1261/I                                                         Odrv4                          0             14453  -12364  RISE       1
I__1261/O                                                         Odrv4                        351             14803  -12364  RISE       1
I__1263/I                                                         LocalMux                       0             14803  -12364  RISE       1
I__1263/O                                                         LocalMux                     330             15133  -12364  RISE       1
I__1266/I                                                         InMux                          0             15133  -12364  RISE       1
I__1266/O                                                         InMux                        259             15393  -12364  RISE       1
c_if_generate_plus_mult1_un54_sum_axb_3_l_fx_LC_7_11_7/in0        LogicCell40_SEQ_MODE_0000      0             15393  -12364  RISE       1
c_if_generate_plus_mult1_un54_sum_axb_3_l_fx_LC_7_11_7/lcout      LogicCell40_SEQ_MODE_0000    449             15841  -12364  RISE       1
I__1158/I                                                         LocalMux                       0             15841  -12364  RISE       1
I__1158/O                                                         LocalMux                     330             16171  -12364  RISE       1
I__1159/I                                                         InMux                          0             16171  -12364  RISE       1
I__1159/O                                                         InMux                        259             16431  -12364  RISE       1
c_if_generate_plus_mult1_un54_sum_cry_3_s_LC_7_12_2/in1           LogicCell40_SEQ_MODE_0000      0             16431  -12364  RISE       1
c_if_generate_plus_mult1_un54_sum_cry_3_s_LC_7_12_2/carryout      LogicCell40_SEQ_MODE_0000    259             16690  -12364  RISE       2
c_if_generate_plus_mult1_un61_sum_axb_5_LC_7_12_3/carryin         LogicCell40_SEQ_MODE_0000      0             16690  -12364  RISE       1
c_if_generate_plus_mult1_un61_sum_axb_5_LC_7_12_3/carryout        LogicCell40_SEQ_MODE_0000    126             16816  -12364  RISE       1
I__1128/I                                                         InMux                          0             16816  -12364  RISE       1
I__1128/O                                                         InMux                        259             17076  -12364  RISE       1
c_if_generate_plus_mult1_un54_sum_s_5_LC_7_12_4/in3               LogicCell40_SEQ_MODE_0000      0             17076  -12364  RISE       1
c_if_generate_plus_mult1_un54_sum_s_5_LC_7_12_4/lcout             LogicCell40_SEQ_MODE_0000    316             17391  -12364  RISE       4
I__1117/I                                                         LocalMux                       0             17391  -12364  RISE       1
I__1117/O                                                         LocalMux                     330             17721  -12364  RISE       1
I__1120/I                                                         InMux                          0             17721  -12364  RISE       1
I__1120/O                                                         InMux                        259             17981  -12364  RISE       1
c_if_generate_plus_mult1_un54_sum_sbtinv_5_LC_6_12_7/in3          LogicCell40_SEQ_MODE_0000      0             17981  -12364  RISE       1
c_if_generate_plus_mult1_un54_sum_sbtinv_5_LC_6_12_7/lcout        LogicCell40_SEQ_MODE_0000    316             18296  -12364  RISE       2
I__787/I                                                          LocalMux                       0             18296  -12364  RISE       1
I__787/O                                                          LocalMux                     330             18626  -12364  RISE       1
I__788/I                                                          InMux                          0             18626  -12364  RISE       1
I__788/O                                                          InMux                        259             18885  -12364  RISE       1
c_if_generate_plus_mult1_un61_sum_cry_2_s_LC_5_12_1/in1           LogicCell40_SEQ_MODE_0000      0             18885  -12364  RISE       1
c_if_generate_plus_mult1_un61_sum_cry_2_s_LC_5_12_1/carryout      LogicCell40_SEQ_MODE_0000    259             19145  -12364  RISE       2
c_if_generate_plus_mult1_un61_sum_cry_3_s_LC_5_12_2/carryin       LogicCell40_SEQ_MODE_0000      0             19145  -12364  RISE       1
c_if_generate_plus_mult1_un61_sum_cry_3_s_LC_5_12_2/carryout      LogicCell40_SEQ_MODE_0000    126             19271  -12364  RISE       2
c_if_generate_plus_mult1_un68_sum_axb_5_LC_5_12_3/carryin         LogicCell40_SEQ_MODE_0000      0             19271  -12364  RISE       1
c_if_generate_plus_mult1_un68_sum_axb_5_LC_5_12_3/carryout        LogicCell40_SEQ_MODE_0000    126             19397  -12364  RISE       1
I__666/I                                                          InMux                          0             19397  -12364  RISE       1
I__666/O                                                          InMux                        259             19657  -12364  RISE       1
c_if_generate_plus_mult1_un61_sum_s_5_LC_5_12_4/in3               LogicCell40_SEQ_MODE_0000      0             19657  -12364  RISE       1
c_if_generate_plus_mult1_un61_sum_s_5_LC_5_12_4/lcout             LogicCell40_SEQ_MODE_0000    316             19972  -12364  RISE       4
I__796/I                                                          LocalMux                       0             19972  -12364  RISE       1
I__796/O                                                          LocalMux                     330             20302  -12364  RISE       1
I__800/I                                                          InMux                          0             20302  -12364  RISE       1
I__800/O                                                          InMux                        259             20561  -12364  RISE       1
un9_r_0lto3_sbtinv_LC_6_12_3/in3                                  LogicCell40_SEQ_MODE_0000      0             20561  -12364  RISE       1
un9_r_0lto3_sbtinv_LC_6_12_3/lcout                                LogicCell40_SEQ_MODE_0000    316             20877  -12364  RISE       2
I__793/I                                                          LocalMux                       0             20877  -12364  RISE       1
I__793/O                                                          LocalMux                     330             21207  -12364  RISE       1
I__794/I                                                          InMux                          0             21207  -12364  RISE       1
I__794/O                                                          InMux                        259             21466  -12364  RISE       1
c_if_generate_plus_mult1_un68_sum_cry_2_s_LC_5_11_1/in1           LogicCell40_SEQ_MODE_0000      0             21466  -12364  RISE       1
c_if_generate_plus_mult1_un68_sum_cry_2_s_LC_5_11_1/carryout      LogicCell40_SEQ_MODE_0000    259             21726  -12364  RISE       2
c_if_generate_plus_mult1_un68_sum_cry_3_s_LC_5_11_2/carryin       LogicCell40_SEQ_MODE_0000      0             21726  -12364  RISE       1
c_if_generate_plus_mult1_un68_sum_cry_3_s_LC_5_11_2/carryout      LogicCell40_SEQ_MODE_0000    126             21852  -12364  RISE       2
c_if_generate_plus_mult1_un75_sum_axb_5_LC_5_11_3/carryin         LogicCell40_SEQ_MODE_0000      0             21852  -12364  RISE       1
c_if_generate_plus_mult1_un75_sum_axb_5_LC_5_11_3/carryout        LogicCell40_SEQ_MODE_0000    126             21978  -12364  RISE       1
I__653/I                                                          InMux                          0             21978  -12364  RISE       1
I__653/O                                                          InMux                        259             22238  -12364  RISE       1
c_if_generate_plus_mult1_un68_sum_s_5_LC_5_11_4/in3               LogicCell40_SEQ_MODE_0000      0             22238  -12364  RISE       1
c_if_generate_plus_mult1_un68_sum_s_5_LC_5_11_4/lcout             LogicCell40_SEQ_MODE_0000    316             22553  -12364  RISE       4
I__823/I                                                          LocalMux                       0             22553  -12364  RISE       1
I__823/O                                                          LocalMux                     330             22883  -12364  RISE       1
I__825/I                                                          InMux                          0             22883  -12364  RISE       1
I__825/O                                                          InMux                        259             23142  -12364  RISE       1
c_if_generate_plus_mult1_un75_sum_cry_2_c_inv_LC_6_11_1/in3       LogicCell40_SEQ_MODE_0000      0             23142  -12364  RISE       1
c_if_generate_plus_mult1_un75_sum_cry_2_c_inv_LC_6_11_1/lcout     LogicCell40_SEQ_MODE_0000    316             23458  -12364  RISE       2
I__833/I                                                          LocalMux                       0             23458  -12364  RISE       1
I__833/O                                                          LocalMux                     330             23788  -12364  RISE       1
I__834/I                                                          InMux                          0             23788  -12364  RISE       1
I__834/O                                                          InMux                        259             24047  -12364  RISE       1
c_if_generate_plus_mult1_un75_sum_cry_2_c_inv_LC_6_11_1/in1       LogicCell40_SEQ_MODE_0000      0             24047  -12364  RISE       1
c_if_generate_plus_mult1_un75_sum_cry_2_c_inv_LC_6_11_1/carryout  LogicCell40_SEQ_MODE_0000    259             24307  -12364  RISE       1
c_if_generate_plus_mult1_un75_sum_cry_3_c_LC_6_11_2/carryin       LogicCell40_SEQ_MODE_0000      0             24307  -12364  RISE       1
c_if_generate_plus_mult1_un75_sum_cry_3_c_LC_6_11_2/carryout      LogicCell40_SEQ_MODE_0000    126             24433  -12364  RISE       1
c_if_generate_plus_mult1_un75_sum_cry_4_c_LC_6_11_3/carryin       LogicCell40_SEQ_MODE_0000      0             24433  -12364  RISE       1
c_if_generate_plus_mult1_un75_sum_cry_4_c_LC_6_11_3/carryout      LogicCell40_SEQ_MODE_0000    126             24559  -12364  RISE       1
I__820/I                                                          InMux                          0             24559  -12364  RISE       1
I__820/O                                                          InMux                        259             24819  -12364  RISE       1
TextOutputEnabled_RNO_1_LC_6_11_4/in3                             LogicCell40_SEQ_MODE_0000      0             24819  -12364  RISE       1
TextOutputEnabled_RNO_1_LC_6_11_4/lcout                           LogicCell40_SEQ_MODE_0000    316             25134  -12364  RISE       1
I__817/I                                                          Odrv12                         0             25134  -12364  RISE       1
I__817/O                                                          Odrv12                       491             25625  -12364  RISE       1
I__818/I                                                          LocalMux                       0             25625  -12364  RISE       1
I__818/O                                                          LocalMux                     330             25955  -12364  RISE       1
I__819/I                                                          InMux                          0             25955  -12364  RISE       1
I__819/O                                                          InMux                        259             26214  -12364  RISE       1
TextOutputEnabled_LC_6_5_3/in0                                    LogicCell40_SEQ_MODE_1000      0             26214  -12364  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__325/I                                                              Odrv4                                   0              1127  RISE       1
I__325/O                                                              Odrv4                                 351              1478  RISE       1
I__326/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__326/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__327/I                                                              LocalMux                                0              1765  RISE       1
I__327/O                                                              LocalMux                              330              2095  RISE       1
I__328/I                                                              IoInMux                                 0              2095  RISE       1
I__328/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__329/I                                                              Odrv4                                   0              4978  RISE       1
I__329/O                                                              Odrv4                                 351              5328  RISE       1
I__330/I                                                              Span4Mux_v                              0              5328  RISE       1
I__330/O                                                              Span4Mux_v                            351              5679  RISE       1
I__331/I                                                              Span4Mux_h                              0              5679  RISE       1
I__331/O                                                              Span4Mux_h                            302              5980  RISE       1
I__332/I                                                              Span4Mux_s1_h                           0              5980  RISE       1
I__332/O                                                              Span4Mux_s1_h                         175              6156  RISE       1
I__333/I                                                              LocalMux                                0              6156  RISE       1
I__333/O                                                              LocalMux                              330              6485  RISE       1
I__334/I                                                              IoInMux                                 0              6485  RISE       1
I__334/O                                                              IoInMux                               259              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7362  RISE      42
I__1533/I                                                             gio2CtrlBuf                             0              7362  RISE       1
I__1533/O                                                             gio2CtrlBuf                             0              7362  RISE       1
I__1534/I                                                             GlobalMux                               0              7362  RISE       1
I__1534/O                                                             GlobalMux                             154              7516  RISE       1
I__1547/I                                                             ClkMux                                  0              7516  RISE       1
I__1547/O                                                             ClkMux                                309              7825  RISE       1
TextOutputEnabled_LC_6_5_3/clk                                        LogicCell40_SEQ_MODE_1000               0              7825  RISE       1


5.2::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:F)
*****************************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : visibleY_9_LC_4_11_3/lcout
Path End         : PixelZ0_LC_7_6_3/in2
Capture Clock    : PixelZ0_LC_7_6_3/clk
Setup Constraint : 3248p
Path slack       : -14357p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:F#1)    3248
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         7361
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    10237

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         7825
+ Clock To Q                                                       540
+ Data Path Delay                                                16229
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    24594
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__325/I                                                              Odrv4                                   0              1127  RISE       1
I__325/O                                                              Odrv4                                 351              1478  RISE       1
I__326/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__326/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__327/I                                                              LocalMux                                0              1765  RISE       1
I__327/O                                                              LocalMux                              330              2095  RISE       1
I__328/I                                                              IoInMux                                 0              2095  RISE       1
I__328/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__329/I                                                              Odrv4                                   0              4978  RISE       1
I__329/O                                                              Odrv4                                 351              5328  RISE       1
I__330/I                                                              Span4Mux_v                              0              5328  RISE       1
I__330/O                                                              Span4Mux_v                            351              5679  RISE       1
I__331/I                                                              Span4Mux_h                              0              5679  RISE       1
I__331/O                                                              Span4Mux_h                            302              5980  RISE       1
I__332/I                                                              Span4Mux_s1_h                           0              5980  RISE       1
I__332/O                                                              Span4Mux_s1_h                         175              6156  RISE       1
I__333/I                                                              LocalMux                                0              6156  RISE       1
I__333/O                                                              LocalMux                              330              6485  RISE       1
I__334/I                                                              IoInMux                                 0              6485  RISE       1
I__334/O                                                              IoInMux                               259              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6745  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7362  RISE      42
I__1533/I                                                             gio2CtrlBuf                             0              7362  RISE       1
I__1533/O                                                             gio2CtrlBuf                             0              7362  RISE       1
I__1534/I                                                             GlobalMux                               0              7362  RISE       1
I__1534/O                                                             GlobalMux                             154              7516  RISE       1
I__1538/I                                                             ClkMux                                  0              7516  RISE       1
I__1538/O                                                             ClkMux                                309              7825  RISE       1
visibleY_9_LC_4_11_3/clk                                              LogicCell40_SEQ_MODE_1000               0              7825  RISE       1

Data path
pin name                                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
visibleY_9_LC_4_11_3/lcout                                                                       LogicCell40_SEQ_MODE_1000    540              8365  -14357  RISE       2
I__663/I                                                                                         LocalMux                       0              8365  -14357  RISE       1
I__663/O                                                                                         LocalMux                     330              8695  -14357  RISE       1
I__664/I                                                                                         InMux                          0              8695  -14357  RISE       1
I__664/O                                                                                         InMux                        259              8954  -14357  RISE       1
visibleY_RNIOR3D_9_LC_5_10_6/in3                                                                 LogicCell40_SEQ_MODE_0000      0              8954  -14357  RISE       1
visibleY_RNIOR3D_9_LC_5_10_6/lcout                                                               LogicCell40_SEQ_MODE_0000    316              9270  -14357  RISE       1
I__660/I                                                                                         LocalMux                       0              9270  -14357  RISE       1
I__660/O                                                                                         LocalMux                     330              9599  -14357  RISE       1
I__661/I                                                                                         InMux                          0              9599  -14357  RISE       1
I__661/O                                                                                         InMux                        259              9859  -14357  RISE       1
I__662/I                                                                                         CascadeMux                     0              9859  -14357  RISE       1
I__662/O                                                                                         CascadeMux                     0              9859  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un33_sum_cry_2_c_RNI7TOJ_LC_5_10_1/in2         LogicCell40_SEQ_MODE_0000      0              9859  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un33_sum_cry_2_c_RNI7TOJ_LC_5_10_1/carryout    LogicCell40_SEQ_MODE_0000    231             10090  -14357  RISE       2
chessboardpixel_un32_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNI8VPJ_LC_5_10_2/carryin     LogicCell40_SEQ_MODE_0000      0             10090  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNI8VPJ_LC_5_10_2/carryout    LogicCell40_SEQ_MODE_0000    126             10217  -14357  RISE       1
I__614/I                                                                                         InMux                          0             10217  -14357  RISE       1
I__614/O                                                                                         InMux                        259             10476  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_5_10_3/in3       LogicCell40_SEQ_MODE_0000      0             10476  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_5_10_3/ltout     LogicCell40_SEQ_MODE_0000    274             10750  -14357  FALL       1
I__611/I                                                                                         CascadeMux                     0             10750  -14357  FALL       1
I__611/O                                                                                         CascadeMux                     0             10750  -14357  FALL       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_5_10_4/in2             LogicCell40_SEQ_MODE_0000      0             10750  -14357  FALL       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_5_10_4/lcout           LogicCell40_SEQ_MODE_0000    379             11128  -14357  RISE       3
I__603/I                                                                                         LocalMux                       0             11128  -14357  RISE       1
I__603/O                                                                                         LocalMux                     330             11458  -14357  RISE       1
I__606/I                                                                                         InMux                          0             11458  -14357  RISE       1
I__606/O                                                                                         InMux                        259             11718  -14357  RISE       1
I__609/I                                                                                         CascadeMux                     0             11718  -14357  RISE       1
I__609/O                                                                                         CascadeMux                     0             11718  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_4_10_4/in2       LogicCell40_SEQ_MODE_0000      0             11718  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_4_10_4/carryout  LogicCell40_SEQ_MODE_0000    231             11949  -14357  RISE       1
I__393/I                                                                                         InMux                          0             11949  -14357  RISE       1
I__393/O                                                                                         InMux                        259             12208  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_cry_6_c_RNI2ONJ_LC_4_10_5/in3         LogicCell40_SEQ_MODE_0000      0             12208  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_cry_6_c_RNI2ONJ_LC_4_10_5/lcout       LogicCell40_SEQ_MODE_0000    316             12524  -14357  RISE       4
I__387/I                                                                                         LocalMux                       0             12524  -14357  RISE       1
I__387/O                                                                                         LocalMux                     330             12854  -14357  RISE       1
I__388/I                                                                                         InMux                          0             12854  -14357  RISE       1
I__388/O                                                                                         InMux                        259             13113  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_sbtinv_RNIO71E1_LC_4_9_1/in1          LogicCell40_SEQ_MODE_0000      0             13113  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un40_sum_sbtinv_RNIO71E1_LC_4_9_1/carryout     LogicCell40_SEQ_MODE_0000    259             13373  -14357  RISE       2
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNIRT5T1_LC_4_9_2/carryin     LogicCell40_SEQ_MODE_0000      0             13373  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNIRT5T1_LC_4_9_2/carryout    LogicCell40_SEQ_MODE_0000    126             13499  -14357  RISE       2
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_4_c_RNID4T32_LC_4_9_3/carryin     LogicCell40_SEQ_MODE_0000      0             13499  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_4_c_RNID4T32_LC_4_9_3/carryout    LogicCell40_SEQ_MODE_0000    126             13625  -14357  RISE       2
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_5_c_RNIQP8K3_LC_4_9_4/carryin     LogicCell40_SEQ_MODE_0000      0             13625  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_5_c_RNIQP8K3_LC_4_9_4/carryout    LogicCell40_SEQ_MODE_0000    126             13751  -14357  RISE       1
I__368/I                                                                                         InMux                          0             13751  -14357  RISE       1
I__368/O                                                                                         InMux                        259             14011  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_6_c_RNIAF8G1_LC_4_9_5/in3         LogicCell40_SEQ_MODE_0000      0             14011  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_6_c_RNIAF8G1_LC_4_9_5/lcout       LogicCell40_SEQ_MODE_0000    316             14327  -14357  RISE       4
I__570/I                                                                                         LocalMux                       0             14327  -14357  RISE       1
I__570/O                                                                                         LocalMux                     330             14656  -14357  RISE       1
I__572/I                                                                                         InMux                          0             14656  -14357  RISE       1
I__572/O                                                                                         InMux                        259             14916  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_5_c_RNIQP8K3_LC_4_9_4/in0         LogicCell40_SEQ_MODE_0000      0             14916  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un47_sum_cry_5_c_RNIQP8K3_LC_4_9_4/lcout       LogicCell40_SEQ_MODE_0000    449             15365  -14357  RISE       1
I__637/I                                                                                         LocalMux                       0             15365  -14357  RISE       1
I__637/O                                                                                         LocalMux                     330             15694  -14357  RISE       1
I__638/I                                                                                         InMux                          0             15694  -14357  RISE       1
I__638/O                                                                                         InMux                        259             15954  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un54_sum_cry_6_c_RNIG91Q3_LC_5_9_5/in1         LogicCell40_SEQ_MODE_0000      0             15954  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un54_sum_cry_6_c_RNIG91Q3_LC_5_9_5/lcout       LogicCell40_SEQ_MODE_0000    400             16353  -14357  RISE       4
I__629/I                                                                                         LocalMux                       0             16353  -14357  RISE       1
I__629/O                                                                                         LocalMux                     330             16683  -14357  RISE       1
I__631/I                                                                                         InMux                          0             16683  -14357  RISE       1
I__631/O                                                                                         InMux                        259             16943  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un54_sum_cry_5_c_RNI9FRN9_LC_5_9_4/in0         LogicCell40_SEQ_MODE_0000      0             16943  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un54_sum_cry_5_c_RNI9FRN9_LC_5_9_4/lcout       LogicCell40_SEQ_MODE_0000    449             17391  -14357  RISE       1
I__640/I                                                                                         LocalMux                       0             17391  -14357  RISE       1
I__640/O                                                                                         LocalMux                     330             17721  -14357  RISE       1
I__641/I                                                                                         InMux                          0             17721  -14357  RISE       1
I__641/O                                                                                         InMux                        259             17981  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un61_sum_cry_6_c_RNIT7R3A_LC_5_8_5/in1         LogicCell40_SEQ_MODE_0000      0             17981  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un61_sum_cry_6_c_RNIT7R3A_LC_5_8_5/lcout       LogicCell40_SEQ_MODE_0000    400             18380  -14357  RISE       4
I__722/I                                                                                         LocalMux                       0             18380  -14357  RISE       1
I__722/O                                                                                         LocalMux                     330             18710  -14357  RISE       1
I__724/I                                                                                         InMux                          0             18710  -14357  RISE       1
I__724/O                                                                                         InMux                        259             18969  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un61_sum_cry_5_c_RNIP00TH_LC_5_8_4/in0         LogicCell40_SEQ_MODE_0000      0             18969  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un61_sum_cry_5_c_RNIP00TH_LC_5_8_4/lcout       LogicCell40_SEQ_MODE_0000    449             19418  -14357  RISE       1
I__706/I                                                                                         LocalMux                       0             19418  -14357  RISE       1
I__706/O                                                                                         LocalMux                     330             19748  -14357  RISE       1
I__707/I                                                                                         InMux                          0             19748  -14357  RISE       1
I__707/O                                                                                         InMux                        259             20007  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un68_sum_cry_6_c_RNIKDGBI_LC_6_8_5/in1         LogicCell40_SEQ_MODE_0000      0             20007  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un68_sum_cry_6_c_RNIKDGBI_LC_6_8_5/lcout       LogicCell40_SEQ_MODE_0000    400             20407  -14357  RISE       5
I__767/I                                                                                         LocalMux                       0             20407  -14357  RISE       1
I__767/O                                                                                         LocalMux                     330             20737  -14357  RISE       1
I__769/I                                                                                         InMux                          0             20737  -14357  RISE       1
I__769/O                                                                                         InMux                        259             20996  -14357  RISE       1
I__774/I                                                                                         CascadeMux                     0             20996  -14357  RISE       1
I__774/O                                                                                         CascadeMux                     0             20996  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un75_sum_cry_2_c_RNILSVSI_LC_6_7_1/in2         LogicCell40_SEQ_MODE_0000      0             20996  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un75_sum_cry_2_c_RNILSVSI_LC_6_7_1/carryout    LogicCell40_SEQ_MODE_0000    231             21228  -14357  RISE       2
chessboardpixel_un32_pixel_if_generate_plus_mult1_un75_sum_cry_3_c_RNI3U4GT_LC_6_7_2/carryin     LogicCell40_SEQ_MODE_0000      0             21228  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un75_sum_cry_3_c_RNI3U4GT_LC_6_7_2/carryout    LogicCell40_SEQ_MODE_0000    126             21354  -14357  RISE       2
I__684/I                                                                                         InMux                          0             21354  -14357  RISE       1
I__684/O                                                                                         InMux                        259             21613  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_RNI7H7C11_LC_6_7_3/in3        LogicCell40_SEQ_MODE_0000      0             21613  -14357  RISE       1
chessboardpixel_un32_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_RNI7H7C11_LC_6_7_3/lcout      LogicCell40_SEQ_MODE_0000    316             21929  -14357  RISE       2
I__749/I                                                                                         LocalMux                       0             21929  -14357  RISE       1
I__749/O                                                                                         LocalMux                     330             22259  -14357  RISE       1
I__750/I                                                                                         InMux                          0             22259  -14357  RISE       1
I__750/O                                                                                         InMux                        259             22518  -14357  RISE       1
Pixel_RNO_7_LC_6_7_7/in3                                                                         LogicCell40_SEQ_MODE_0000      0             22518  -14357  RISE       1
Pixel_RNO_7_LC_6_7_7/lcout                                                                       LogicCell40_SEQ_MODE_0000    316             22834  -14357  RISE       1
I__747/I                                                                                         LocalMux                       0             22834  -14357  RISE       1
I__747/O                                                                                         LocalMux                     330             23163  -14357  RISE       1
I__748/I                                                                                         InMux                          0             23163  -14357  RISE       1
I__748/O                                                                                         InMux                        259             23423  -14357  RISE       1
Pixel_RNO_3_LC_6_7_6/in3                                                                         LogicCell40_SEQ_MODE_0000      0             23423  -14357  RISE       1
Pixel_RNO_3_LC_6_7_6/lcout                                                                       LogicCell40_SEQ_MODE_0000    316             23739  -14357  RISE       1
I__898/I                                                                                         LocalMux                       0             23739  -14357  RISE       1
I__898/O                                                                                         LocalMux                     330             24068  -14357  RISE       1
I__899/I                                                                                         InMux                          0             24068  -14357  RISE       1
I__899/O                                                                                         InMux                        259             24328  -14357  RISE       1
Pixel_RNO_0_LC_7_6_2/in3                                                                         LogicCell40_SEQ_MODE_0000      0             24328  -14357  RISE       1
Pixel_RNO_0_LC_7_6_2/ltout                                                                       LogicCell40_SEQ_MODE_0000    267             24594  -14357  RISE       1
I__895/I                                                                                         CascadeMux                     0             24594  -14357  RISE       1
I__895/O                                                                                         CascadeMux                     0             24594  -14357  RISE       1
PixelZ0_LC_7_6_3/in2                                                                             LogicCell40_SEQ_MODE_1000      0             24594  -14357  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  FALL       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  FALL       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                460               460  FALL       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               460  FALL       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                463               923  FALL       1
I__325/I                                                              Odrv4                                   0               923  FALL       1
I__325/O                                                              Odrv4                                 372              1295  FALL       1
I__326/I                                                              IoSpan4Mux                              0              1295  FALL       1
I__326/O                                                              IoSpan4Mux                            323              1617  FALL       1
I__327/I                                                              LocalMux                                0              1617  FALL       1
I__327/O                                                              LocalMux                              309              1926  FALL       1
I__328/I                                                              IoInMux                                 0              1926  FALL       1
I__328/O                                                              IoInMux                               217              2143  FALL       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2143  FALL       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2595              4738  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4738  FALL       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__329/I                                                              Odrv4                                   0              4738  FALL       1
I__329/O                                                              Odrv4                                 372              5110  FALL       1
I__330/I                                                              Span4Mux_v                              0              5110  FALL       1
I__330/O                                                              Span4Mux_v                            372              5482  FALL       1
I__331/I                                                              Span4Mux_h                              0              5482  FALL       1
I__331/O                                                              Span4Mux_h                            316              5797  FALL       1
I__332/I                                                              Span4Mux_s1_h                           0              5797  FALL       1
I__332/O                                                              Span4Mux_s1_h                         168              5966  FALL       1
I__333/I                                                              LocalMux                                0              5966  FALL       1
I__333/O                                                              LocalMux                              309              6274  FALL       1
I__334/I                                                              IoInMux                                 0              6274  FALL       1
I__334/O                                                              IoInMux                               217              6492  FALL       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6492  FALL       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                561              7053  FALL      42
I__1533/I                                                             gio2CtrlBuf                             0              7053  FALL       1
I__1533/O                                                             gio2CtrlBuf                             0              7053  FALL       1
I__1534/I                                                             GlobalMux                               0              7053  FALL       1
I__1534/O                                                             GlobalMux                              77              7130  FALL       1
I__1549/I                                                             ClkMux                                  0              7130  FALL       1
I__1549/O                                                             ClkMux                                231              7361  FALL       1
INVPixelZ0C/I                                                         INV                                     0              7361  FALL       1
INVPixelZ0C/O                                                         INV                                     0              7361  RISE       1
PixelZ0_LC_7_6_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7361  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13876


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5511
---------------------------- ------
Clock To Out Delay            13876

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__325/I                                                                Odrv4                               0      1127               RISE  1       
I__325/O                                                                Odrv4                               351    1478               RISE  1       
I__326/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__326/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__327/I                                                                LocalMux                            0      1765               RISE  1       
I__327/O                                                                LocalMux                            330    2095               RISE  1       
I__328/I                                                                IoInMux                             0      2095               RISE  1       
I__328/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__329/I                                                                Odrv4                               0      4978               RISE  1       
I__329/O                                                                Odrv4                               351    5328               RISE  1       
I__330/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__330/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__331/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__331/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__332/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__332/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__333/I                                                                LocalMux                            0      6156               RISE  1       
I__333/O                                                                LocalMux                            330    6485               RISE  1       
I__334/I                                                                IoInMux                             0      6485               RISE  1       
I__334/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  42      
I__1533/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1533/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1534/I                                                               GlobalMux                           0      7362               RISE  1       
I__1534/O                                                               GlobalMux                           154    7516               RISE  1       
I__1544/I                                                               ClkMux                              0      7516               RISE  1       
I__1544/O                                                               ClkMux                              309    7825               RISE  1       
HSync_1_LC_9_8_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_9_8_6/lcout           LogicCell40_SEQ_MODE_1000  540    8365               RISE  2       
I__1457/I                        Odrv12                     0      8365               RISE  1       
I__1457/O                        Odrv12                     491    8856               RISE  1       
I__1458/I                        Span12Mux_s1_v             0      8856               RISE  1       
I__1458/O                        Span12Mux_s1_v             105    8961               RISE  1       
I__1460/I                        LocalMux                   0      8961               RISE  1       
I__1460/O                        LocalMux                   330    9291               RISE  1       
I__1462/I                        IoInMux                    0      9291               RISE  1       
I__1462/O                        IoInMux                    259    9550               RISE  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9550               RISE  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11788              FALL  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11788              FALL  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13876              FALL  1       
HSync                            SimpleVGA                  0      13876              FALL  1       

6.2.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14780


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              6415
---------------------------- ------
Clock To Out Delay            14780

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__325/I                                                                Odrv4                               0      1127               RISE  1       
I__325/O                                                                Odrv4                               351    1478               RISE  1       
I__326/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__326/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__327/I                                                                LocalMux                            0      1765               RISE  1       
I__327/O                                                                LocalMux                            330    2095               RISE  1       
I__328/I                                                                IoInMux                             0      2095               RISE  1       
I__328/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__329/I                                                                Odrv4                               0      4978               RISE  1       
I__329/O                                                                Odrv4                               351    5328               RISE  1       
I__330/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__330/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__331/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__331/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__332/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__332/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__333/I                                                                LocalMux                            0      6156               RISE  1       
I__333/O                                                                LocalMux                            330    6485               RISE  1       
I__334/I                                                                IoInMux                             0      6485               RISE  1       
I__334/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  42      
I__1533/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1533/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1534/I                                                               GlobalMux                           0      7362               RISE  1       
I__1534/O                                                               GlobalMux                           154    7516               RISE  1       
I__1544/I                                                               ClkMux                              0      7516               RISE  1       
I__1544/O                                                               ClkMux                              309    7825               RISE  1       
HSync_1_LC_9_8_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_9_8_6/lcout                LogicCell40_SEQ_MODE_1000  540    8365               FALL  2       
I__1457/I                             Odrv12                     0      8365               FALL  1       
I__1457/O                             Odrv12                     540    8905               FALL  1       
I__1459/I                             Sp12to4                    0      8905               FALL  1       
I__1459/O                             Sp12to4                    449    9354               FALL  1       
I__1461/I                             Span4Mux_s2_v              0      9354               FALL  1       
I__1461/O                             Span4Mux_s2_v              252    9606               FALL  1       
I__1463/I                             IoSpan4Mux                 0      9606               FALL  1       
I__1463/O                             IoSpan4Mux                 323    9929               FALL  1       
I__1464/I                             LocalMux                   0      9929               FALL  1       
I__1464/O                             LocalMux                   309    10238              FALL  1       
I__1465/I                             IoInMux                    0      10238              FALL  1       
I__1465/O                             IoInMux                    217    10455              FALL  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10455              FALL  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12692              FALL  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12692              FALL  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14780              FALL  1       
HSyncDebug                            SimpleVGA                  0      14780              FALL  1       

6.2.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:F
Clock to Out Delay : 13706


Launch Clock Path Delay        7361
+ Clock To Q Delay              540
+ Data Path Delay              5805
---------------------------- ------
Clock To Out Delay            13706

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  FALL  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  FALL  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              460    460                FALL  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      460                FALL  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              463    923                FALL  1       
I__325/I                                                                Odrv4                               0      923                FALL  1       
I__325/O                                                                Odrv4                               372    1295               FALL  1       
I__326/I                                                                IoSpan4Mux                          0      1295               FALL  1       
I__326/O                                                                IoSpan4Mux                          323    1617               FALL  1       
I__327/I                                                                LocalMux                            0      1617               FALL  1       
I__327/O                                                                LocalMux                            309    1926               FALL  1       
I__328/I                                                                IoInMux                             0      1926               FALL  1       
I__328/O                                                                IoInMux                             217    2143               FALL  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2143               FALL  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2595   4738                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4738               FALL  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__329/I                                                                Odrv4                               0      4738               FALL  1       
I__329/O                                                                Odrv4                               372    5110               FALL  1       
I__330/I                                                                Span4Mux_v                          0      5110               FALL  1       
I__330/O                                                                Span4Mux_v                          372    5482               FALL  1       
I__331/I                                                                Span4Mux_h                          0      5482               FALL  1       
I__331/O                                                                Span4Mux_h                          316    5797               FALL  1       
I__332/I                                                                Span4Mux_s1_h                       0      5797               FALL  1       
I__332/O                                                                Span4Mux_s1_h                       168    5966               FALL  1       
I__333/I                                                                LocalMux                            0      5966               FALL  1       
I__333/O                                                                LocalMux                            309    6274               FALL  1       
I__334/I                                                                IoInMux                             0      6274               FALL  1       
I__334/O                                                                IoInMux                             217    6492               FALL  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6492               FALL  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              561    7053               FALL  42      
I__1533/I                                                               gio2CtrlBuf                         0      7053               FALL  1       
I__1533/O                                                               gio2CtrlBuf                         0      7053               FALL  1       
I__1534/I                                                               GlobalMux                           0      7053               FALL  1       
I__1534/O                                                               GlobalMux                           77     7130               FALL  1       
I__1549/I                                                               ClkMux                              0      7130               FALL  1       
I__1549/O                                                               ClkMux                              231    7361               FALL  1       
INVPixelZ0C/I                                                           INV                                 0      7361               FALL  1       
INVPixelZ0C/O                                                           INV                                 0      7361               RISE  1       
PixelZ0_LC_7_6_3/clk                                                    LogicCell40_SEQ_MODE_1000           0      7361               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PixelZ0_LC_7_6_3/lcout           LogicCell40_SEQ_MODE_1000  540    7901               RISE  1       
I__890/I                         Odrv4                      0      7901               RISE  1       
I__890/O                         Odrv4                      351    8252               RISE  1       
I__891/I                         Span4Mux_s2_v              0      8252               RISE  1       
I__891/O                         Span4Mux_s2_v              252    8504               RISE  1       
I__892/I                         IoSpan4Mux                 0      8504               RISE  1       
I__892/O                         IoSpan4Mux                 288    8792               RISE  1       
I__893/I                         LocalMux                   0      8792               RISE  1       
I__893/O                         LocalMux                   330    9122               RISE  1       
I__894/I                         IoInMux                    0      9122               RISE  1       
I__894/O                         IoInMux                    259    9381               RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9381               RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11618              FALL  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      11618              FALL  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13706              FALL  1       
Pixel                            SimpleVGA                  0      13706              FALL  1       

6.2.4::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13883


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay            13883

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__325/I                                                                Odrv4                               0      1127               RISE  1       
I__325/O                                                                Odrv4                               351    1478               RISE  1       
I__326/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__326/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__327/I                                                                LocalMux                            0      1765               RISE  1       
I__327/O                                                                LocalMux                            330    2095               RISE  1       
I__328/I                                                                IoInMux                             0      2095               RISE  1       
I__328/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__329/I                                                                Odrv4                               0      4978               RISE  1       
I__329/O                                                                Odrv4                               351    5328               RISE  1       
I__330/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__330/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__331/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__331/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__332/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__332/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__333/I                                                                LocalMux                            0      6156               RISE  1       
I__333/O                                                                LocalMux                            330    6485               RISE  1       
I__334/I                                                                IoInMux                             0      6485               RISE  1       
I__334/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  42      
I__1533/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1533/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1534/I                                                               GlobalMux                           0      7362               RISE  1       
I__1534/O                                                               GlobalMux                           154    7516               RISE  1       
I__1555/I                                                               ClkMux                              0      7516               RISE  1       
I__1555/O                                                               ClkMux                              309    7825               RISE  1       
VSync_1_LC_7_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_7_4_7/lcout           LogicCell40_SEQ_MODE_1000  540    8365               RISE  2       
I__838/I                         Odrv4                      0      8365               RISE  1       
I__838/O                         Odrv4                      351    8716               RISE  1       
I__840/I                         Span4Mux_s2_v              0      8716               RISE  1       
I__840/O                         Span4Mux_s2_v              252    8968               RISE  1       
I__842/I                         LocalMux                   0      8968               RISE  1       
I__842/O                         LocalMux                   330    9298               RISE  1       
I__844/I                         IoInMux                    0      9298               RISE  1       
I__844/O                         IoInMux                    259    9557               RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9557               RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11795              FALL  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      11795              FALL  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13883              FALL  1       
VSync                            SimpleVGA                  0      13883              FALL  1       

6.2.5::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15068


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              6703
---------------------------- ------
Clock To Out Delay            15068

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__325/I                                                                Odrv4                               0      1127               RISE  1       
I__325/O                                                                Odrv4                               351    1478               RISE  1       
I__326/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__326/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__327/I                                                                LocalMux                            0      1765               RISE  1       
I__327/O                                                                LocalMux                            330    2095               RISE  1       
I__328/I                                                                IoInMux                             0      2095               RISE  1       
I__328/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__329/I                                                                Odrv4                               0      4978               RISE  1       
I__329/O                                                                Odrv4                               351    5328               RISE  1       
I__330/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__330/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__331/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__331/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__332/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__332/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__333/I                                                                LocalMux                            0      6156               RISE  1       
I__333/O                                                                LocalMux                            330    6485               RISE  1       
I__334/I                                                                IoInMux                             0      6485               RISE  1       
I__334/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  42      
I__1533/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1533/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1534/I                                                               GlobalMux                           0      7362               RISE  1       
I__1534/O                                                               GlobalMux                           154    7516               RISE  1       
I__1555/I                                                               ClkMux                              0      7516               RISE  1       
I__1555/O                                                               ClkMux                              309    7825               RISE  1       
VSync_1_LC_7_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_7_4_7/lcout                LogicCell40_SEQ_MODE_1000  540    8365               FALL  2       
I__839/I                              Odrv12                     0      8365               FALL  1       
I__839/O                              Odrv12                     540    8905               FALL  1       
I__841/I                              Span12Mux_v                0      8905               FALL  1       
I__841/O                              Span12Mux_v                540    9445               FALL  1       
I__843/I                              Sp12to4                    0      9445               FALL  1       
I__843/O                              Sp12to4                    449    9894               FALL  1       
I__845/I                              IoSpan4Mux                 0      9894               FALL  1       
I__845/O                              IoSpan4Mux                 323    10217              FALL  1       
I__846/I                              LocalMux                   0      10217              FALL  1       
I__846/O                              LocalMux                   309    10525              FALL  1       
I__847/I                              IoInMux                    0      10525              FALL  1       
I__847/O                              IoInMux                    217    10743              FALL  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10743              FALL  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12980              FALL  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12980              FALL  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   15068              FALL  1       
VSyncDebug                            SimpleVGA                  0      15068              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13456


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5091
---------------------------- ------
Clock To Out Delay            13456

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__325/I                                                                Odrv4                               0      1127               RISE  1       
I__325/O                                                                Odrv4                               351    1478               RISE  1       
I__326/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__326/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__327/I                                                                LocalMux                            0      1765               RISE  1       
I__327/O                                                                LocalMux                            330    2095               RISE  1       
I__328/I                                                                IoInMux                             0      2095               RISE  1       
I__328/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__329/I                                                                Odrv4                               0      4978               RISE  1       
I__329/O                                                                Odrv4                               351    5328               RISE  1       
I__330/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__330/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__331/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__331/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__332/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__332/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__333/I                                                                LocalMux                            0      6156               RISE  1       
I__333/O                                                                LocalMux                            330    6485               RISE  1       
I__334/I                                                                IoInMux                             0      6485               RISE  1       
I__334/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  42      
I__1533/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1533/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1534/I                                                               GlobalMux                           0      7362               RISE  1       
I__1534/O                                                               GlobalMux                           154    7516               RISE  1       
I__1544/I                                                               ClkMux                              0      7516               RISE  1       
I__1544/O                                                               ClkMux                              309    7825               RISE  1       
HSync_1_LC_9_8_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_9_8_6/lcout           LogicCell40_SEQ_MODE_1000  540    8365               FALL  2       
I__1457/I                        Odrv12                     0      8365               FALL  1       
I__1457/O                        Odrv12                     540    8905               FALL  1       
I__1458/I                        Span12Mux_s1_v             0      8905               FALL  1       
I__1458/O                        Span12Mux_s1_v             105    9010               FALL  1       
I__1460/I                        LocalMux                   0      9010               FALL  1       
I__1460/O                        LocalMux                   309    9319               FALL  1       
I__1462/I                        IoInMux                    0      9319               FALL  1       
I__1462/O                        IoInMux                    217    9536               FALL  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9536               FALL  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11542              RISE  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11542              RISE  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13456              RISE  1       
HSync                            SimpleVGA                  0      13456              RISE  1       

6.5.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14333


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5968
---------------------------- ------
Clock To Out Delay            14333

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__325/I                                                                Odrv4                               0      1127               RISE  1       
I__325/O                                                                Odrv4                               351    1478               RISE  1       
I__326/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__326/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__327/I                                                                LocalMux                            0      1765               RISE  1       
I__327/O                                                                LocalMux                            330    2095               RISE  1       
I__328/I                                                                IoInMux                             0      2095               RISE  1       
I__328/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__329/I                                                                Odrv4                               0      4978               RISE  1       
I__329/O                                                                Odrv4                               351    5328               RISE  1       
I__330/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__330/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__331/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__331/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__332/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__332/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__333/I                                                                LocalMux                            0      6156               RISE  1       
I__333/O                                                                LocalMux                            330    6485               RISE  1       
I__334/I                                                                IoInMux                             0      6485               RISE  1       
I__334/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  42      
I__1533/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1533/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1534/I                                                               GlobalMux                           0      7362               RISE  1       
I__1534/O                                                               GlobalMux                           154    7516               RISE  1       
I__1544/I                                                               ClkMux                              0      7516               RISE  1       
I__1544/O                                                               ClkMux                              309    7825               RISE  1       
HSync_1_LC_9_8_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_9_8_6/lcout                LogicCell40_SEQ_MODE_1000  540    8365               RISE  2       
I__1457/I                             Odrv12                     0      8365               RISE  1       
I__1457/O                             Odrv12                     491    8856               RISE  1       
I__1459/I                             Sp12to4                    0      8856               RISE  1       
I__1459/O                             Sp12to4                    428    9284               RISE  1       
I__1461/I                             Span4Mux_s2_v              0      9284               RISE  1       
I__1461/O                             Span4Mux_s2_v              252    9536               RISE  1       
I__1463/I                             IoSpan4Mux                 0      9536               RISE  1       
I__1463/O                             IoSpan4Mux                 288    9824               RISE  1       
I__1464/I                             LocalMux                   0      9824               RISE  1       
I__1464/O                             LocalMux                   330    10154              RISE  1       
I__1465/I                             IoInMux                    0      10154              RISE  1       
I__1465/O                             IoInMux                    259    10413              RISE  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10413              RISE  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12419              RISE  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12419              RISE  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14333              RISE  1       
HSyncDebug                            SimpleVGA                  0      14333              RISE  1       

6.5.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:F
Clock to Out Delay : 13294


Launch Clock Path Delay        7361
+ Clock To Q Delay              540
+ Data Path Delay              5393
---------------------------- ------
Clock To Out Delay            13294

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  FALL  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  FALL  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              460    460                FALL  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      460                FALL  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              463    923                FALL  1       
I__325/I                                                                Odrv4                               0      923                FALL  1       
I__325/O                                                                Odrv4                               372    1295               FALL  1       
I__326/I                                                                IoSpan4Mux                          0      1295               FALL  1       
I__326/O                                                                IoSpan4Mux                          323    1617               FALL  1       
I__327/I                                                                LocalMux                            0      1617               FALL  1       
I__327/O                                                                LocalMux                            309    1926               FALL  1       
I__328/I                                                                IoInMux                             0      1926               FALL  1       
I__328/O                                                                IoInMux                             217    2143               FALL  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2143               FALL  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2595   4738                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4738               FALL  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__329/I                                                                Odrv4                               0      4738               FALL  1       
I__329/O                                                                Odrv4                               372    5110               FALL  1       
I__330/I                                                                Span4Mux_v                          0      5110               FALL  1       
I__330/O                                                                Span4Mux_v                          372    5482               FALL  1       
I__331/I                                                                Span4Mux_h                          0      5482               FALL  1       
I__331/O                                                                Span4Mux_h                          316    5797               FALL  1       
I__332/I                                                                Span4Mux_s1_h                       0      5797               FALL  1       
I__332/O                                                                Span4Mux_s1_h                       168    5966               FALL  1       
I__333/I                                                                LocalMux                            0      5966               FALL  1       
I__333/O                                                                LocalMux                            309    6274               FALL  1       
I__334/I                                                                IoInMux                             0      6274               FALL  1       
I__334/O                                                                IoInMux                             217    6492               FALL  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6492               FALL  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              561    7053               FALL  42      
I__1533/I                                                               gio2CtrlBuf                         0      7053               FALL  1       
I__1533/O                                                               gio2CtrlBuf                         0      7053               FALL  1       
I__1534/I                                                               GlobalMux                           0      7053               FALL  1       
I__1534/O                                                               GlobalMux                           77     7130               FALL  1       
I__1549/I                                                               ClkMux                              0      7130               FALL  1       
I__1549/O                                                               ClkMux                              231    7361               FALL  1       
INVPixelZ0C/I                                                           INV                                 0      7361               FALL  1       
INVPixelZ0C/O                                                           INV                                 0      7361               RISE  1       
PixelZ0_LC_7_6_3/clk                                                    LogicCell40_SEQ_MODE_1000           0      7361               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PixelZ0_LC_7_6_3/lcout           LogicCell40_SEQ_MODE_1000  540    7901               FALL  1       
I__890/I                         Odrv4                      0      7901               FALL  1       
I__890/O                         Odrv4                      372    8273               FALL  1       
I__891/I                         Span4Mux_s2_v              0      8273               FALL  1       
I__891/O                         Span4Mux_s2_v              252    8525               FALL  1       
I__892/I                         IoSpan4Mux                 0      8525               FALL  1       
I__892/O                         IoSpan4Mux                 323    8848               FALL  1       
I__893/I                         LocalMux                   0      8848               FALL  1       
I__893/O                         LocalMux                   309    9157               FALL  1       
I__894/I                         IoInMux                    0      9157               FALL  1       
I__894/O                         IoInMux                    217    9374               FALL  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9374               FALL  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11380              RISE  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      11380              RISE  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13294              RISE  1       
Pixel                            SimpleVGA                  0      13294              RISE  1       

6.5.4::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13435


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              5070
---------------------------- ------
Clock To Out Delay            13435

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__325/I                                                                Odrv4                               0      1127               RISE  1       
I__325/O                                                                Odrv4                               351    1478               RISE  1       
I__326/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__326/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__327/I                                                                LocalMux                            0      1765               RISE  1       
I__327/O                                                                LocalMux                            330    2095               RISE  1       
I__328/I                                                                IoInMux                             0      2095               RISE  1       
I__328/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__329/I                                                                Odrv4                               0      4978               RISE  1       
I__329/O                                                                Odrv4                               351    5328               RISE  1       
I__330/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__330/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__331/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__331/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__332/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__332/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__333/I                                                                LocalMux                            0      6156               RISE  1       
I__333/O                                                                LocalMux                            330    6485               RISE  1       
I__334/I                                                                IoInMux                             0      6485               RISE  1       
I__334/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  42      
I__1533/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1533/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1534/I                                                               GlobalMux                           0      7362               RISE  1       
I__1534/O                                                               GlobalMux                           154    7516               RISE  1       
I__1555/I                                                               ClkMux                              0      7516               RISE  1       
I__1555/O                                                               ClkMux                              309    7825               RISE  1       
VSync_1_LC_7_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_7_4_7/lcout           LogicCell40_SEQ_MODE_1000  540    8365               FALL  2       
I__838/I                         Odrv4                      0      8365               FALL  1       
I__838/O                         Odrv4                      372    8737               FALL  1       
I__840/I                         Span4Mux_s2_v              0      8737               FALL  1       
I__840/O                         Span4Mux_s2_v              252    8989               FALL  1       
I__842/I                         LocalMux                   0      8989               FALL  1       
I__842/O                         LocalMux                   309    9298               FALL  1       
I__844/I                         IoInMux                    0      9298               FALL  1       
I__844/O                         IoInMux                    217    9515               FALL  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9515               FALL  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11521              RISE  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      11521              RISE  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13435              RISE  1       
VSync                            SimpleVGA                  0      13435              RISE  1       

6.5.5::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14571


Launch Clock Path Delay        7825
+ Clock To Q Delay              540
+ Data Path Delay              6206
---------------------------- ------
Clock To Out Delay            14571

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__325/I                                                                Odrv4                               0      1127               RISE  1       
I__325/O                                                                Odrv4                               351    1478               RISE  1       
I__326/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__326/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__327/I                                                                LocalMux                            0      1765               RISE  1       
I__327/O                                                                LocalMux                            330    2095               RISE  1       
I__328/I                                                                IoInMux                             0      2095               RISE  1       
I__328/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__329/I                                                                Odrv4                               0      4978               RISE  1       
I__329/O                                                                Odrv4                               351    5328               RISE  1       
I__330/I                                                                Span4Mux_v                          0      5328               RISE  1       
I__330/O                                                                Span4Mux_v                          351    5679               RISE  1       
I__331/I                                                                Span4Mux_h                          0      5679               RISE  1       
I__331/O                                                                Span4Mux_h                          302    5980               RISE  1       
I__332/I                                                                Span4Mux_s1_h                       0      5980               RISE  1       
I__332/O                                                                Span4Mux_s1_h                       175    6156               RISE  1       
I__333/I                                                                LocalMux                            0      6156               RISE  1       
I__333/O                                                                LocalMux                            330    6485               RISE  1       
I__334/I                                                                IoInMux                             0      6485               RISE  1       
I__334/O                                                                IoInMux                             259    6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6745               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7362               RISE  42      
I__1533/I                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1533/O                                                               gio2CtrlBuf                         0      7362               RISE  1       
I__1534/I                                                               GlobalMux                           0      7362               RISE  1       
I__1534/O                                                               GlobalMux                           154    7516               RISE  1       
I__1555/I                                                               ClkMux                              0      7516               RISE  1       
I__1555/O                                                               ClkMux                              309    7825               RISE  1       
VSync_1_LC_7_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      7825               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_7_4_7/lcout                LogicCell40_SEQ_MODE_1000  540    8365               RISE  2       
I__839/I                              Odrv12                     0      8365               RISE  1       
I__839/O                              Odrv12                     491    8856               RISE  1       
I__841/I                              Span12Mux_v                0      8856               RISE  1       
I__841/O                              Span12Mux_v                491    9347               RISE  1       
I__843/I                              Sp12to4                    0      9347               RISE  1       
I__843/O                              Sp12to4                    428    9775               RISE  1       
I__845/I                              IoSpan4Mux                 0      9775               RISE  1       
I__845/O                              IoSpan4Mux                 288    10062              RISE  1       
I__846/I                              LocalMux                   0      10062              RISE  1       
I__846/O                              LocalMux                   330    10392              RISE  1       
I__847/I                              IoInMux                    0      10392              RISE  1       
I__847/O                              IoInMux                    259    10651              RISE  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10651              RISE  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12657              RISE  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12657              RISE  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14571              RISE  1       
VSyncDebug                            SimpleVGA                  0      14571              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

