{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614592234256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614592234261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 01 12:50:34 2021 " "Processing started: Mon Mar 01 12:50:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614592234261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614592234261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclone_OSG -c Cyclone_OSG " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614592234261 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1614592234397 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1614592234397 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MLT.qip " "Tcl Script File MLT.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MLT.qip " "set_global_assignment -name QIP_FILE MLT.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1614592234397 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1614592234397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614592234729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614592242350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614592242350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/Delay.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614592242353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614592242353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlst.v 1 1 " "Found 1 design units, including 1 entities, in source file dlst.v" { { "Info" "ISGN_ENTITY_NAME" "1 DLST " "Found entity 1: DLST" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/DLST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614592242356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614592242356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pulse " "Found entity 1: Pulse" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/Pulse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614592242359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614592242359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614592242363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614592242363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 Start " "Found entity 1: Start" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/Start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614592242366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614592242366 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UART.v " "Can't analyze file -- file UART.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614592242371 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(179) " "Verilog HDL Instantiation warning at main.v(179): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 179 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1614592242372 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(182) " "Verilog HDL Instantiation warning at main.v(182): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 182 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1614592242372 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(210) " "Verilog HDL Instantiation warning at main.v(210): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 210 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1614592242372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614592242550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start Start:comb_11 " "Elaborating entity \"Start\" for hierarchy \"Start:comb_11\"" {  } { { "main.v" "comb_11" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614592242553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(48) " "Verilog HDL information at uart_rx.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/uart_rx.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1614592242566 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.v 1 1 " "Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/uart_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614592242567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614592242567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:comb_12 " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:comb_12\"" {  } { { "main.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614592242568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 uart_rx.v(110) " "Verilog HDL assignment warning at uart_rx.v(110): truncated value with size 9 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/uart_rx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242569 "|main|UART_Rx:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:comb_13 " "Elaborating entity \"RAM\" for hierarchy \"RAM:comb_13\"" {  } { { "main.v" "comb_13" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614592242597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(138) " "Verilog HDL assignment warning at RAM.v(138): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(140) " "Verilog HDL assignment warning at RAM.v(140): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(141) " "Verilog HDL assignment warning at RAM.v(141): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(145) " "Verilog HDL assignment warning at RAM.v(145): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(147) " "Verilog HDL assignment warning at RAM.v(147): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(148) " "Verilog HDL assignment warning at RAM.v(148): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(152) " "Verilog HDL assignment warning at RAM.v(152): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(154) " "Verilog HDL assignment warning at RAM.v(154): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(155) " "Verilog HDL assignment warning at RAM.v(155): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(158) " "Verilog HDL assignment warning at RAM.v(158): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(160) " "Verilog HDL assignment warning at RAM.v(160): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(161) " "Verilog HDL assignment warning at RAM.v(161): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(164) " "Verilog HDL assignment warning at RAM.v(164): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(166) " "Verilog HDL assignment warning at RAM.v(166): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242606 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(167) " "Verilog HDL assignment warning at RAM.v(167): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(170) " "Verilog HDL assignment warning at RAM.v(170): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(172) " "Verilog HDL assignment warning at RAM.v(172): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(173) " "Verilog HDL assignment warning at RAM.v(173): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(176) " "Verilog HDL assignment warning at RAM.v(176): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(178) " "Verilog HDL assignment warning at RAM.v(178): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(179) " "Verilog HDL assignment warning at RAM.v(179): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(182) " "Verilog HDL assignment warning at RAM.v(182): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(184) " "Verilog HDL assignment warning at RAM.v(184): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(185) " "Verilog HDL assignment warning at RAM.v(185): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(188) " "Verilog HDL assignment warning at RAM.v(188): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(190) " "Verilog HDL assignment warning at RAM.v(190): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(191) " "Verilog HDL assignment warning at RAM.v(191): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(194) " "Verilog HDL assignment warning at RAM.v(194): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(196) " "Verilog HDL assignment warning at RAM.v(196): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(197) " "Verilog HDL assignment warning at RAM.v(197): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(200) " "Verilog HDL assignment warning at RAM.v(200): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(202) " "Verilog HDL assignment warning at RAM.v(202): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(203) " "Verilog HDL assignment warning at RAM.v(203): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(206) " "Verilog HDL assignment warning at RAM.v(206): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(208) " "Verilog HDL assignment warning at RAM.v(208): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(209) " "Verilog HDL assignment warning at RAM.v(209): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(212) " "Verilog HDL assignment warning at RAM.v(212): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(214) " "Verilog HDL assignment warning at RAM.v(214): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(215) " "Verilog HDL assignment warning at RAM.v(215): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(218) " "Verilog HDL assignment warning at RAM.v(218): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(220) " "Verilog HDL assignment warning at RAM.v(220): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(221) " "Verilog HDL assignment warning at RAM.v(221): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(224) " "Verilog HDL assignment warning at RAM.v(224): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(226) " "Verilog HDL assignment warning at RAM.v(226): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(227) " "Verilog HDL assignment warning at RAM.v(227): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(230) " "Verilog HDL assignment warning at RAM.v(230): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(232) " "Verilog HDL assignment warning at RAM.v(232): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(233) " "Verilog HDL assignment warning at RAM.v(233): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/RAM.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614592242607 "|main|RAM:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse Pulse:PL1 " "Elaborating entity \"Pulse\" for hierarchy \"Pulse:PL1\"" {  } { { "main.v" "PL1" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614592242609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay Delay:DL1 " "Elaborating entity \"Delay\" for hierarchy \"Delay:DL1\"" {  } { { "main.v" "DL1" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614592242612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DLST DLST:ST1 " "Elaborating entity \"DLST\" for hierarchy \"DLST:ST1\"" {  } { { "main.v" "ST1" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614592242642 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[16\] " "Net \"PL1_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL1_DEL\[16\] " "Net \"DL1_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL1_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL2_DRT\[16\] " "Net \"PL2_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL2_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL2_DEL\[16\] " "Net \"DL2_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL2_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL3_DRT\[16\] " "Net \"PL3_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL3_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 57 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL3_DEL\[16\] " "Net \"DL3_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL3_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL4_DRT\[16\] " "Net \"PL4_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL4_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL4_DEL\[16\] " "Net \"DL4_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL4_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL5_DRT\[16\] " "Net \"PL5_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL5_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL5_DEL\[16\] " "Net \"DL5_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL5_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL6_DRT\[16\] " "Net \"PL6_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL6_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL6_DEL\[16\] " "Net \"DL6_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL6_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL7_DRT\[16\] " "Net \"PL7_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL7_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL7_DEL\[16\] " "Net \"DL7_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL7_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL8_DRT\[16\] " "Net \"PL8_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL8_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL8_DEL\[16\] " "Net \"DL8_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL8_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL9_DRT\[16\] " "Net \"PL9_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL9_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL9_DEL\[16\] " "Net \"DL9_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL9_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 107 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL10_DRT\[16\] " "Net \"PL10_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL10_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL10_DEL\[16\] " "Net \"DL10_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL10_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 115 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL11_DRT\[16\] " "Net \"PL11_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL11_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL11_DEL\[16\] " "Net \"DL11_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL11_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 123 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL12_DRT\[16\] " "Net \"PL12_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL12_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL12_DEL\[16\] " "Net \"DL12_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL12_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL13_DRT\[16\] " "Net \"PL13_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL13_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 137 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL13_DEL\[16\] " "Net \"DL13_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL13_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL14_DRT\[16\] " "Net \"PL14_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL14_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 145 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL14_DEL\[16\] " "Net \"DL14_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL14_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 147 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL15_DRT\[16\] " "Net \"PL15_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL15_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 153 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL15_DEL\[16\] " "Net \"DL15_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL15_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 155 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL16_DRT\[16\] " "Net \"PL16_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL16_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL16_DEL\[16\] " "Net \"DL16_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL16_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 163 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242775 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1614592242775 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[16\] " "Net \"PL1_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL1_DEL\[16\] " "Net \"DL1_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL1_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL2_DRT\[16\] " "Net \"PL2_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL2_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL2_DEL\[16\] " "Net \"DL2_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL2_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL3_DRT\[16\] " "Net \"PL3_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL3_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 57 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL3_DEL\[16\] " "Net \"DL3_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL3_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL4_DRT\[16\] " "Net \"PL4_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL4_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL4_DEL\[16\] " "Net \"DL4_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL4_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL5_DRT\[16\] " "Net \"PL5_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL5_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL5_DEL\[16\] " "Net \"DL5_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL5_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL6_DRT\[16\] " "Net \"PL6_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL6_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL6_DEL\[16\] " "Net \"DL6_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL6_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL7_DRT\[16\] " "Net \"PL7_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL7_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL7_DEL\[16\] " "Net \"DL7_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL7_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL8_DRT\[16\] " "Net \"PL8_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL8_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL8_DEL\[16\] " "Net \"DL8_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL8_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL9_DRT\[16\] " "Net \"PL9_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL9_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL9_DEL\[16\] " "Net \"DL9_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL9_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 107 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL10_DRT\[16\] " "Net \"PL10_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL10_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL10_DEL\[16\] " "Net \"DL10_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL10_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 115 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL11_DRT\[16\] " "Net \"PL11_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL11_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL11_DEL\[16\] " "Net \"DL11_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL11_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 123 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL12_DRT\[16\] " "Net \"PL12_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL12_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL12_DEL\[16\] " "Net \"DL12_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL12_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL13_DRT\[16\] " "Net \"PL13_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL13_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 137 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL13_DEL\[16\] " "Net \"DL13_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL13_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL14_DRT\[16\] " "Net \"PL14_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL14_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 145 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL14_DEL\[16\] " "Net \"DL14_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL14_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 147 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL15_DRT\[16\] " "Net \"PL15_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL15_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 153 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL15_DEL\[16\] " "Net \"DL15_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL15_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 155 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL16_DRT\[16\] " "Net \"PL16_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL16_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL16_DEL\[16\] " "Net \"DL16_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL16_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 163 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242777 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1614592242777 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[16\] " "Net \"PL1_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL1_DEL\[16\] " "Net \"DL1_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL1_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL2_DRT\[16\] " "Net \"PL2_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL2_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL2_DEL\[16\] " "Net \"DL2_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL2_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL3_DRT\[16\] " "Net \"PL3_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL3_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 57 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL3_DEL\[16\] " "Net \"DL3_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL3_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL4_DRT\[16\] " "Net \"PL4_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL4_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL4_DEL\[16\] " "Net \"DL4_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL4_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL5_DRT\[16\] " "Net \"PL5_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL5_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL5_DEL\[16\] " "Net \"DL5_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL5_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL6_DRT\[16\] " "Net \"PL6_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL6_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL6_DEL\[16\] " "Net \"DL6_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL6_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL7_DRT\[16\] " "Net \"PL7_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL7_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL7_DEL\[16\] " "Net \"DL7_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL7_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL8_DRT\[16\] " "Net \"PL8_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL8_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL8_DEL\[16\] " "Net \"DL8_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL8_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL9_DRT\[16\] " "Net \"PL9_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL9_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL9_DEL\[16\] " "Net \"DL9_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL9_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 107 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL10_DRT\[16\] " "Net \"PL10_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL10_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL10_DEL\[16\] " "Net \"DL10_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL10_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 115 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL11_DRT\[16\] " "Net \"PL11_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL11_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL11_DEL\[16\] " "Net \"DL11_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL11_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 123 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL12_DRT\[16\] " "Net \"PL12_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL12_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL12_DEL\[16\] " "Net \"DL12_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL12_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL13_DRT\[16\] " "Net \"PL13_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL13_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 137 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL13_DEL\[16\] " "Net \"DL13_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL13_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL14_DRT\[16\] " "Net \"PL14_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL14_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 145 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL14_DEL\[16\] " "Net \"DL14_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL14_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 147 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL15_DRT\[16\] " "Net \"PL15_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL15_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 153 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL15_DEL\[16\] " "Net \"DL15_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL15_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 155 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL16_DRT\[16\] " "Net \"PL16_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL16_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL16_DEL\[16\] " "Net \"DL16_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL16_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/main.v" 163 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614592242778 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1614592242778 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1614592247215 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614592249361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/output_files/Cyclone_OSG.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/OSG-based-FPGA-Cyclone-4-main/output_files/Cyclone_OSG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614592257339 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614592257589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614592257589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6868 " "Implemented 6868 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614592258031 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614592258031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6847 " "Implemented 6847 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614592258031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614592258031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614592258078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 01 12:50:58 2021 " "Processing ended: Mon Mar 01 12:50:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614592258078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614592258078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614592258078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614592258078 ""}
