Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  2 23:21:48 2022
| Host         : ECE-PHO115-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           23 |
| No           | No                    | Yes                    |              24 |           11 |
| No           | Yes                   | No                     |              17 |            9 |
| Yes          | No                    | No                     |              15 |           12 |
| Yes          | No                    | Yes                    |             174 |           59 |
| Yes          | Yes                   | No                     |              30 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------------------+-------------------------+------------------+----------------+
|     Clock Signal     |                     Enable Signal                    |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------------------------+-------------------------+------------------+----------------+
|  pixel_clk           |                                                      | vga0/vga_controller/VS0 |                1 |              1 |
|  pixel_clk           |                                                      | vga0/vga_controller/HS0 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | rst_n_IBUF                                           |                         |                2 |              3 |
|  pclk_cam_IBUF_BUFG  |                                                      |                         |                3 |              3 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/m0/FSM_sequential_state_q[3]_i_1_n_0  | nolabel_line89/m0/rst_n |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/m0/idx_d                              | nolabel_line89/m0/rst_n |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/m0/E[0]                               | nolabel_line89/m0/rst_n |                2 |              4 |
|  pclk_cam_IBUF_BUFG  |                                                      | nolabel_line89/m0/rst_n |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/m4/E[0]                               | nolabel_line89/m0/rst_n |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/m0/FSM_sequential_sccb_state_q_reg[2] | nolabel_line89/m0/rst_n |                5 |              8 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/m0/wr_data_d                          | nolabel_line89/m0/rst_n |                5 |              9 |
|  pclk_cam_IBUF_BUFG  | mc/rcnt_n                                            | nolabel_line89/m0/rst_n |                3 |              9 |
|  pclk_cam_IBUF_BUFG  | mc/ccnt_c[9]_i_2_n_0                                 | nolabel_line89/m0/rst_n |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/m6/E[0]                               | nolabel_line89/m0/rst_n |                3 |             11 |
|  pixel_clk           |                                                      | nolabel_line89/m0/rst_n |                4 |             11 |
|  pixel_clk           | vga0/vga_controller/vcounter                         | nolabel_line89/m0/rst_n |                5 |             11 |
|  pclk_cam_IBUF_BUFG  | rst_n_IBUF                                           |                         |               10 |             12 |
|  pixel_clk           |                                                      |                         |                9 |             13 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/m0/FSM_sequential_state_q_reg[3]_0[0] | nolabel_line89/m0/rst_n |                5 |             15 |
|  CLK100MHZ_IBUF_BUFG |                                                      |                         |               11 |             19 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/m3/timer_reg[0]_i_1_n_0               | nolabel_line89/m0/rst_n |                6 |             21 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/m4/timer_reg[0]_i_1__0_n_0            | nolabel_line89/m0/rst_n |                6 |             21 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/m5/timer_reg[0]_i_1__1_n_0            | nolabel_line89/m0/rst_n |                6 |             21 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/m6/timer_reg[0]_i_1__2_n_0            | nolabel_line89/m0/rst_n |                6 |             21 |
|  CLK100MHZ_IBUF_BUFG |                                                      | nolabel_line89/m0/rst_n |               11 |             24 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line89/delay_q[26]_i_1_n_0                   | nolabel_line89/m0/rst_n |                5 |             27 |
+----------------------+------------------------------------------------------+-------------------------+------------------+----------------+


