--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Clock.twx Clock.ncd -o Clock.twr Clock.pcf -ucf Main.ucf

Design file:              Clock.ncd
Physical constraint file: Clock.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5623 paths analyzed, 695 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.655ns.
--------------------------------------------------------------------------------

Paths for end point hours_1 (SLICE_X77Y83.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hourButton1/debounced (FF)
  Destination:          hours_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (1.204 - 1.231)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hourButton1/debounced to hours_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y105.BQ     Tcko                  0.341   hourButton1/debounced
                                                       hourButton1/debounced
    SLICE_X75Y82.A2      net (fanout=13)       2.275   hourButton1/debounced
    SLICE_X75Y82.AMUX    Tilo                  0.239   _n01962
                                                       Mmux_hours[3]_hours[3]_mux_81_OUT31_SW1
    SLICE_X77Y82.D5      net (fanout=1)        0.274   N43
    SLICE_X77Y82.D       Tilo                  0.097   _n0345_inv
                                                       _n0345_inv1
    SLICE_X77Y83.CE      net (fanout=1)        0.217   _n0345_inv
    SLICE_X77Y83.CLK     Tceck                 0.150   hours<3>
                                                       hours_1
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (0.827ns logic, 2.766ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_25 (FF)
  Destination:          hours_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.629 - 0.674)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Count_25 to hours_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y84.BQ      Tcko                  0.393   Count<26>
                                                       Count_25
    SLICE_X79Y81.A2      net (fanout=2)        0.700   Count<25>
    SLICE_X79Y81.A       Tilo                  0.097   Count[31]_GND_1_o_equal_44_o<31>1
                                                       Count[31]_GND_1_o_equal_44_o<31>5
    SLICE_X79Y82.C1      net (fanout=2)        0.597   Count[31]_GND_1_o_equal_44_o<31>4
    SLICE_X79Y82.C       Tilo                  0.097   _n0230_inv
                                                       Count[31]_GND_1_o_equal_44_o<31>6
    SLICE_X77Y82.D4      net (fanout=29)       0.587   Count[31]_GND_1_o_equal_44_o
    SLICE_X77Y82.D       Tilo                  0.097   _n0345_inv
                                                       _n0345_inv1
    SLICE_X77Y83.CE      net (fanout=1)        0.217   _n0345_inv
    SLICE_X77Y83.CLK     Tceck                 0.150   hours<3>
                                                       hours_1
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (0.834ns logic, 2.101ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_19 (FF)
  Destination:          hours_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.629 - 0.673)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Count_19 to hours_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y82.DQ      Tcko                  0.393   Count<19>
                                                       Count_19
    SLICE_X79Y81.A1      net (fanout=2)        0.596   Count<19>
    SLICE_X79Y81.A       Tilo                  0.097   Count[31]_GND_1_o_equal_44_o<31>1
                                                       Count[31]_GND_1_o_equal_44_o<31>5
    SLICE_X79Y82.C1      net (fanout=2)        0.597   Count[31]_GND_1_o_equal_44_o<31>4
    SLICE_X79Y82.C       Tilo                  0.097   _n0230_inv
                                                       Count[31]_GND_1_o_equal_44_o<31>6
    SLICE_X77Y82.D4      net (fanout=29)       0.587   Count[31]_GND_1_o_equal_44_o
    SLICE_X77Y82.D       Tilo                  0.097   _n0345_inv
                                                       _n0345_inv1
    SLICE_X77Y83.CE      net (fanout=1)        0.217   _n0345_inv
    SLICE_X77Y83.CLK     Tceck                 0.150   hours<3>
                                                       hours_1
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (0.834ns logic, 1.997ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point hours_2 (SLICE_X77Y83.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hourButton1/debounced (FF)
  Destination:          hours_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (1.204 - 1.231)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hourButton1/debounced to hours_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y105.BQ     Tcko                  0.341   hourButton1/debounced
                                                       hourButton1/debounced
    SLICE_X75Y82.A2      net (fanout=13)       2.275   hourButton1/debounced
    SLICE_X75Y82.AMUX    Tilo                  0.239   _n01962
                                                       Mmux_hours[3]_hours[3]_mux_81_OUT31_SW1
    SLICE_X77Y82.D5      net (fanout=1)        0.274   N43
    SLICE_X77Y82.D       Tilo                  0.097   _n0345_inv
                                                       _n0345_inv1
    SLICE_X77Y83.CE      net (fanout=1)        0.217   _n0345_inv
    SLICE_X77Y83.CLK     Tceck                 0.150   hours<3>
                                                       hours_2
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (0.827ns logic, 2.766ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_25 (FF)
  Destination:          hours_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.629 - 0.674)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Count_25 to hours_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y84.BQ      Tcko                  0.393   Count<26>
                                                       Count_25
    SLICE_X79Y81.A2      net (fanout=2)        0.700   Count<25>
    SLICE_X79Y81.A       Tilo                  0.097   Count[31]_GND_1_o_equal_44_o<31>1
                                                       Count[31]_GND_1_o_equal_44_o<31>5
    SLICE_X79Y82.C1      net (fanout=2)        0.597   Count[31]_GND_1_o_equal_44_o<31>4
    SLICE_X79Y82.C       Tilo                  0.097   _n0230_inv
                                                       Count[31]_GND_1_o_equal_44_o<31>6
    SLICE_X77Y82.D4      net (fanout=29)       0.587   Count[31]_GND_1_o_equal_44_o
    SLICE_X77Y82.D       Tilo                  0.097   _n0345_inv
                                                       _n0345_inv1
    SLICE_X77Y83.CE      net (fanout=1)        0.217   _n0345_inv
    SLICE_X77Y83.CLK     Tceck                 0.150   hours<3>
                                                       hours_2
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (0.834ns logic, 2.101ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_19 (FF)
  Destination:          hours_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.629 - 0.673)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Count_19 to hours_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y82.DQ      Tcko                  0.393   Count<19>
                                                       Count_19
    SLICE_X79Y81.A1      net (fanout=2)        0.596   Count<19>
    SLICE_X79Y81.A       Tilo                  0.097   Count[31]_GND_1_o_equal_44_o<31>1
                                                       Count[31]_GND_1_o_equal_44_o<31>5
    SLICE_X79Y82.C1      net (fanout=2)        0.597   Count[31]_GND_1_o_equal_44_o<31>4
    SLICE_X79Y82.C       Tilo                  0.097   _n0230_inv
                                                       Count[31]_GND_1_o_equal_44_o<31>6
    SLICE_X77Y82.D4      net (fanout=29)       0.587   Count[31]_GND_1_o_equal_44_o
    SLICE_X77Y82.D       Tilo                  0.097   _n0345_inv
                                                       _n0345_inv1
    SLICE_X77Y83.CE      net (fanout=1)        0.217   _n0345_inv
    SLICE_X77Y83.CLK     Tceck                 0.150   hours<3>
                                                       hours_2
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (0.834ns logic, 1.997ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point hours_3 (SLICE_X77Y83.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hourButton1/debounced (FF)
  Destination:          hours_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (1.204 - 1.231)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hourButton1/debounced to hours_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y105.BQ     Tcko                  0.341   hourButton1/debounced
                                                       hourButton1/debounced
    SLICE_X75Y82.A2      net (fanout=13)       2.275   hourButton1/debounced
    SLICE_X75Y82.AMUX    Tilo                  0.239   _n01962
                                                       Mmux_hours[3]_hours[3]_mux_81_OUT31_SW1
    SLICE_X77Y82.D5      net (fanout=1)        0.274   N43
    SLICE_X77Y82.D       Tilo                  0.097   _n0345_inv
                                                       _n0345_inv1
    SLICE_X77Y83.CE      net (fanout=1)        0.217   _n0345_inv
    SLICE_X77Y83.CLK     Tceck                 0.150   hours<3>
                                                       hours_3
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (0.827ns logic, 2.766ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_25 (FF)
  Destination:          hours_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.629 - 0.674)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Count_25 to hours_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y84.BQ      Tcko                  0.393   Count<26>
                                                       Count_25
    SLICE_X79Y81.A2      net (fanout=2)        0.700   Count<25>
    SLICE_X79Y81.A       Tilo                  0.097   Count[31]_GND_1_o_equal_44_o<31>1
                                                       Count[31]_GND_1_o_equal_44_o<31>5
    SLICE_X79Y82.C1      net (fanout=2)        0.597   Count[31]_GND_1_o_equal_44_o<31>4
    SLICE_X79Y82.C       Tilo                  0.097   _n0230_inv
                                                       Count[31]_GND_1_o_equal_44_o<31>6
    SLICE_X77Y82.D4      net (fanout=29)       0.587   Count[31]_GND_1_o_equal_44_o
    SLICE_X77Y82.D       Tilo                  0.097   _n0345_inv
                                                       _n0345_inv1
    SLICE_X77Y83.CE      net (fanout=1)        0.217   _n0345_inv
    SLICE_X77Y83.CLK     Tceck                 0.150   hours<3>
                                                       hours_3
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (0.834ns logic, 2.101ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Count_19 (FF)
  Destination:          hours_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.629 - 0.673)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Count_19 to hours_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y82.DQ      Tcko                  0.393   Count<19>
                                                       Count_19
    SLICE_X79Y81.A1      net (fanout=2)        0.596   Count<19>
    SLICE_X79Y81.A       Tilo                  0.097   Count[31]_GND_1_o_equal_44_o<31>1
                                                       Count[31]_GND_1_o_equal_44_o<31>5
    SLICE_X79Y82.C1      net (fanout=2)        0.597   Count[31]_GND_1_o_equal_44_o<31>4
    SLICE_X79Y82.C       Tilo                  0.097   _n0230_inv
                                                       Count[31]_GND_1_o_equal_44_o<31>6
    SLICE_X77Y82.D4      net (fanout=29)       0.587   Count[31]_GND_1_o_equal_44_o
    SLICE_X77Y82.D       Tilo                  0.097   _n0345_inv
                                                       _n0345_inv1
    SLICE_X77Y83.CE      net (fanout=1)        0.217   _n0345_inv
    SLICE_X77Y83.CLK     Tceck                 0.150   hours<3>
                                                       hours_3
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (0.834ns logic, 1.997ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point minuteButton1/delay_8 (SLICE_X40Y99.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               minuteButton1/delayState (FF)
  Destination:          minuteButton1/delay_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.278ns (0.840 - 0.562)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: minuteButton1/delayState to minuteButton1/delay_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y101.BQ     Tcko                  0.164   minuteButton1/delayState
                                                       minuteButton1/delayState
    SLICE_X40Y99.CE      net (fanout=8)        0.195   minuteButton1/delayState
    SLICE_X40Y99.CLK     Tckce       (-Th)    -0.039   minuteButton1/delay<11>
                                                       minuteButton1/delay_8
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.203ns logic, 0.195ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point minuteButton1/delay_9 (SLICE_X40Y99.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               minuteButton1/delayState (FF)
  Destination:          minuteButton1/delay_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.278ns (0.840 - 0.562)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: minuteButton1/delayState to minuteButton1/delay_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y101.BQ     Tcko                  0.164   minuteButton1/delayState
                                                       minuteButton1/delayState
    SLICE_X40Y99.CE      net (fanout=8)        0.195   minuteButton1/delayState
    SLICE_X40Y99.CLK     Tckce       (-Th)    -0.039   minuteButton1/delay<11>
                                                       minuteButton1/delay_9
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.203ns logic, 0.195ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point minuteButton1/delay_10 (SLICE_X40Y99.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               minuteButton1/delayState (FF)
  Destination:          minuteButton1/delay_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.278ns (0.840 - 0.562)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: minuteButton1/delayState to minuteButton1/delay_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y101.BQ     Tcko                  0.164   minuteButton1/delayState
                                                       minuteButton1/delayState
    SLICE_X40Y99.CE      net (fanout=8)        0.195   minuteButton1/delayState
    SLICE_X40Y99.CLK     Tckce       (-Th)    -0.039   minuteButton1/delay<11>
                                                       minuteButton1/delay_10
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.203ns logic, 0.195ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_100M_BUFGP/BUFG/I0
  Logical resource: Clk_100M_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_100M_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hourButton1/delay<3>/CLK
  Logical resource: hourButton1/delay_0/CK
  Location pin: SLICE_X36Y101.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hourButton1/delay<3>/CLK
  Logical resource: hourButton1/delay_0/CK
  Location pin: SLICE_X36Y101.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    3.655|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5623 paths, 0 nets, and 680 connections

Design statistics:
   Minimum period:   3.655ns{1}   (Maximum frequency: 273.598MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 12 22:57:42 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 409 MB



