# FAB Frontend Process
> Make first layer of waver, aka transistor layer.

## wafer
8" or 12"

## lithography (光刻机)
light source
mask
projection optics (40% cost)
diffraction based overlay & alignment
wafer platform(twin scan enable measurement & exposure happens same time)


- Rayleigh's Criterion `CD = k(λ/NA)` Numerical Aperture(NA) is len size; λ is light source; k is other influences;


## photoresist（光刻胶）
- Postive
- Negative

## Etching (刻蚀)
Slow, uses many materials;
- Wet `by liquate`
- Dry `by air`

measurement:
  - Depth measurement: how fast dissolve?
  - Sidewall angle measurement: 
  - Selectivity measurement: dissolve different on different materials

## Deposition （沉积）
Chemical Vapor Deposition(CVD)

## Ion implantation (离子注入)

## ChemicalMechanical Polishing (化学机械打磨)

### Single Cycle Steps
1. wafer clean & vapor prime
2. spin coat
3. soft bake
4. alignment & exposure
5. post exposure bake
6. develop & rinse
7. hard bake
8. inspection

# FAB BackEnd Process
> aka wire transistors. Support power & signal.

## Metal Stack

- Central Sculpta 

装焊(Flip Chip)、 晶圆级封装(WLP)

2.5D封装（Interposer）`aka stack same components`

3D封装(TSV) `aka stack different components`

## QA