--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15860 paths analyzed, 1054 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.581ns.
--------------------------------------------------------------------------------
Slack:                  13.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               paddleB/M_padBtemp_q_3 (FF)
  Destination:          ball/M_hitcounter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.427ns (Levels of Logic = 5)
  Clock Path Skew:      -0.119ns (0.598 - 0.717)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: paddleB/M_padBtemp_q_3 to ball/M_hitcounter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.AQ       Tcko                  0.525   M_paddleB_padB[3]
                                                       paddleB/M_padBtemp_q_3
    SLICE_X15Y17.A3      net (fanout=20)       1.395   M_paddleB_padB[3]
    SLICE_X15Y17.A       Tilo                  0.259   M_padAtemp_q_2_2
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6123
    SLICE_X14Y18.A4      net (fanout=1)        0.878   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6123
    SLICE_X14Y18.A       Tilo                  0.235   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6124
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6125
    SLICE_X17Y19.B3      net (fanout=1)        1.141   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6125
    SLICE_X17Y19.B       Tilo                  0.259   M_ball_ballX[2]
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT61211
    SLICE_X18Y19.B2      net (fanout=6)        0.773   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT612
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X18Y19.C4      net (fanout=2)        0.378   ball/_n0497_inv1
    SLICE_X18Y19.CLK     Tas                   0.349   ball/M_hitcounter_q[1]
                                                       ball/M_hitcounter_q_1_rstpot
                                                       ball/M_hitcounter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.427ns (1.862ns logic, 4.565ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  13.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_hitcounter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.485ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_hitcounter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.351   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lutdi6
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X16Y20.D1      net (fanout=11)       1.528   ball/Mcompar_n0001_cy[7]
    SLICE_X16Y20.D       Tilo                  0.254   M_ball_ballY[2]
                                                       ball/_n04131_SW2
    SLICE_X18Y19.B3      net (fanout=1)        0.637   ball/N59
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X18Y19.C4      net (fanout=2)        0.378   ball/_n0497_inv1
    SLICE_X18Y19.CLK     Tas                   0.349   ball/M_hitcounter_q[1]
                                                       ball/M_hitcounter_q_1_rstpot
                                                       ball/M_hitcounter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.485ns (2.024ns logic, 4.461ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  13.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_hitcounter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.462ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_hitcounter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.328   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lut<6>
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X16Y20.D1      net (fanout=11)       1.528   ball/Mcompar_n0001_cy[7]
    SLICE_X16Y20.D       Tilo                  0.254   M_ball_ballY[2]
                                                       ball/_n04131_SW2
    SLICE_X18Y19.B3      net (fanout=1)        0.637   ball/N59
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X18Y19.C4      net (fanout=2)        0.378   ball/_n0497_inv1
    SLICE_X18Y19.CLK     Tas                   0.349   ball/M_hitcounter_q[1]
                                                       ball/M_hitcounter_q_1_rstpot
                                                       ball/M_hitcounter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.462ns (2.001ns logic, 4.461ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  13.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.393ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.292 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.351   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lutdi6
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y22.SR      net (fanout=6)        1.223   ball/Mcount_M_counter_q_val
    SLICE_X22Y22.CLK     Tsrck                 0.429   ball/M_counter_q[19]
                                                       ball/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      6.393ns (1.869ns logic, 4.524ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  13.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.292 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.351   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lutdi6
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y22.SR      net (fanout=6)        1.223   ball/Mcount_M_counter_q_val
    SLICE_X22Y22.CLK     Tsrck                 0.418   ball/M_counter_q[19]
                                                       ball/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (1.858ns logic, 4.524ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  13.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               paddleB/M_padBtemp_q_3 (FF)
  Destination:          ball/M_hitcounter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.284ns (Levels of Logic = 5)
  Clock Path Skew:      -0.119ns (0.598 - 0.717)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: paddleB/M_padBtemp_q_3 to ball/M_hitcounter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.AQ       Tcko                  0.525   M_paddleB_padB[3]
                                                       paddleB/M_padBtemp_q_3
    SLICE_X15Y17.A3      net (fanout=20)       1.395   M_paddleB_padB[3]
    SLICE_X15Y17.A       Tilo                  0.259   M_padAtemp_q_2_2
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6123
    SLICE_X14Y18.A4      net (fanout=1)        0.878   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6123
    SLICE_X14Y18.A       Tilo                  0.235   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6124
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6125
    SLICE_X17Y19.B3      net (fanout=1)        1.141   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6125
    SLICE_X17Y19.B       Tilo                  0.259   M_ball_ballX[2]
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT61211
    SLICE_X17Y19.D2      net (fanout=6)        0.554   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT612
    SLICE_X17Y19.D       Tilo                  0.259   M_ball_ballX[2]
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT62
    SLICE_X18Y19.C5      net (fanout=1)        0.430   ball/M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT[1]
    SLICE_X18Y19.CLK     Tas                   0.349   ball/M_hitcounter_q[1]
                                                       ball/M_hitcounter_q_1_rstpot
                                                       ball/M_hitcounter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (1.886ns logic, 4.398ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  13.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.292 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.328   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lut<6>
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y22.SR      net (fanout=6)        1.223   ball/Mcount_M_counter_q_val
    SLICE_X22Y22.CLK     Tsrck                 0.429   ball/M_counter_q[19]
                                                       ball/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      6.370ns (1.846ns logic, 4.524ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  13.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.359ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.292 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.351   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lutdi6
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y22.SR      net (fanout=6)        1.223   ball/Mcount_M_counter_q_val
    SLICE_X22Y22.CLK     Tsrck                 0.395   ball/M_counter_q[19]
                                                       ball/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      6.359ns (1.835ns logic, 4.524ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  13.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.359ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.292 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.328   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lut<6>
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y22.SR      net (fanout=6)        1.223   ball/Mcount_M_counter_q_val
    SLICE_X22Y22.CLK     Tsrck                 0.418   ball/M_counter_q[19]
                                                       ball/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.359ns (1.835ns logic, 4.524ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  13.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.292 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.351   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lutdi6
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y22.SR      net (fanout=6)        1.223   ball/Mcount_M_counter_q_val
    SLICE_X22Y22.CLK     Tsrck                 0.381   ball/M_counter_q[19]
                                                       ball/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (1.821ns logic, 4.524ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  13.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.336ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.292 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.328   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lut<6>
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y22.SR      net (fanout=6)        1.223   ball/Mcount_M_counter_q_val
    SLICE_X22Y22.CLK     Tsrck                 0.395   ball/M_counter_q[19]
                                                       ball/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      6.336ns (1.812ns logic, 4.524ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  13.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               paddleB/M_padBtemp_q_3 (FF)
  Destination:          ball/M_hitcounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.240ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.598 - 0.717)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: paddleB/M_padBtemp_q_3 to ball/M_hitcounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.AQ       Tcko                  0.525   M_paddleB_padB[3]
                                                       paddleB/M_padBtemp_q_3
    SLICE_X15Y17.A3      net (fanout=20)       1.395   M_paddleB_padB[3]
    SLICE_X15Y17.A       Tilo                  0.259   M_padAtemp_q_2_2
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6123
    SLICE_X14Y18.A4      net (fanout=1)        0.878   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6123
    SLICE_X14Y18.A       Tilo                  0.235   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6124
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6125
    SLICE_X17Y19.B3      net (fanout=1)        1.141   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6125
    SLICE_X17Y19.B       Tilo                  0.259   M_ball_ballX[2]
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT61211
    SLICE_X18Y19.B2      net (fanout=6)        0.773   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT612
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X19Y19.CE      net (fanout=2)        0.150   ball/_n0497_inv1
    SLICE_X19Y19.CLK     Tceck                 0.390   ball/M_hitcounter_q[3]
                                                       ball/M_hitcounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (1.903ns logic, 4.337ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  13.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.322ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.292 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.328   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lut<6>
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y22.SR      net (fanout=6)        1.223   ball/Mcount_M_counter_q_val
    SLICE_X22Y22.CLK     Tsrck                 0.381   ball/M_counter_q[19]
                                                       ball/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (1.798ns logic, 4.524ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  13.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               paddleB/M_padBtemp_q_3 (FF)
  Destination:          ball/M_hitcounter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.215ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.598 - 0.717)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: paddleB/M_padBtemp_q_3 to ball/M_hitcounter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.AQ       Tcko                  0.525   M_paddleB_padB[3]
                                                       paddleB/M_padBtemp_q_3
    SLICE_X15Y17.A3      net (fanout=20)       1.395   M_paddleB_padB[3]
    SLICE_X15Y17.A       Tilo                  0.259   M_padAtemp_q_2_2
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6123
    SLICE_X14Y18.A4      net (fanout=1)        0.878   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6123
    SLICE_X14Y18.A       Tilo                  0.235   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6124
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6125
    SLICE_X17Y19.B3      net (fanout=1)        1.141   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6125
    SLICE_X17Y19.B       Tilo                  0.259   M_ball_ballX[2]
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT61211
    SLICE_X18Y19.B2      net (fanout=6)        0.773   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT612
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X19Y19.CE      net (fanout=2)        0.150   ball/_n0497_inv1
    SLICE_X19Y19.CLK     Tceck                 0.365   ball/M_hitcounter_q[3]
                                                       ball/M_hitcounter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.215ns (1.878ns logic, 4.337ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  13.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_hitcounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.298ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_hitcounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.351   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lutdi6
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X16Y20.D1      net (fanout=11)       1.528   ball/Mcompar_n0001_cy[7]
    SLICE_X16Y20.D       Tilo                  0.254   M_ball_ballY[2]
                                                       ball/_n04131_SW2
    SLICE_X18Y19.B3      net (fanout=1)        0.637   ball/N59
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X19Y19.CE      net (fanout=2)        0.150   ball/_n0497_inv1
    SLICE_X19Y19.CLK     Tceck                 0.390   ball/M_hitcounter_q[3]
                                                       ball/M_hitcounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (2.065ns logic, 4.233ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  13.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               paddleB/M_padBtemp_q_3 (FF)
  Destination:          ball/M_hitcounter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.200ns (Levels of Logic = 5)
  Clock Path Skew:      -0.119ns (0.598 - 0.717)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: paddleB/M_padBtemp_q_3 to ball/M_hitcounter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.AQ       Tcko                  0.525   M_paddleB_padB[3]
                                                       paddleB/M_padBtemp_q_3
    SLICE_X15Y17.A3      net (fanout=20)       1.395   M_paddleB_padB[3]
    SLICE_X15Y17.A       Tilo                  0.259   M_padAtemp_q_2_2
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6123
    SLICE_X14Y18.A4      net (fanout=1)        0.878   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6123
    SLICE_X14Y18.A       Tilo                  0.235   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6124
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6125
    SLICE_X17Y19.B3      net (fanout=1)        1.141   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6125
    SLICE_X17Y19.B       Tilo                  0.259   M_ball_ballX[2]
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT61211
    SLICE_X17Y19.C4      net (fanout=6)        0.346   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT612
    SLICE_X17Y19.C       Tilo                  0.259   M_ball_ballX[2]
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT615
    SLICE_X18Y19.A3      net (fanout=1)        0.554   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT61
    SLICE_X18Y19.CLK     Tas                   0.349   ball/M_hitcounter_q[1]
                                                       ball/M_hitcounter_q_0_rstpot
                                                       ball/M_hitcounter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.200ns (1.886ns logic, 4.314ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  13.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_hitcounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.275ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_hitcounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.328   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lut<6>
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X16Y20.D1      net (fanout=11)       1.528   ball/Mcompar_n0001_cy[7]
    SLICE_X16Y20.D       Tilo                  0.254   M_ball_ballY[2]
                                                       ball/_n04131_SW2
    SLICE_X18Y19.B3      net (fanout=1)        0.637   ball/N59
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X19Y19.CE      net (fanout=2)        0.150   ball/_n0497_inv1
    SLICE_X19Y19.CLK     Tceck                 0.390   ball/M_hitcounter_q[3]
                                                       ball/M_hitcounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.275ns (2.042ns logic, 4.233ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  13.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_hitcounter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.273ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_hitcounter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.351   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lutdi6
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X16Y20.D1      net (fanout=11)       1.528   ball/Mcompar_n0001_cy[7]
    SLICE_X16Y20.D       Tilo                  0.254   M_ball_ballY[2]
                                                       ball/_n04131_SW2
    SLICE_X18Y19.B3      net (fanout=1)        0.637   ball/N59
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X19Y19.CE      net (fanout=2)        0.150   ball/_n0497_inv1
    SLICE_X19Y19.CLK     Tceck                 0.365   ball/M_hitcounter_q[3]
                                                       ball/M_hitcounter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.273ns (2.040ns logic, 4.233ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  13.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_hitcounter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.250ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_hitcounter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.328   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lut<6>
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X16Y20.D1      net (fanout=11)       1.528   ball/Mcompar_n0001_cy[7]
    SLICE_X16Y20.D       Tilo                  0.254   M_ball_ballY[2]
                                                       ball/_n04131_SW2
    SLICE_X18Y19.B3      net (fanout=1)        0.637   ball/N59
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X19Y19.CE      net (fanout=2)        0.150   ball/_n0497_inv1
    SLICE_X19Y19.CLK     Tceck                 0.365   ball/M_hitcounter_q[3]
                                                       ball/M_hitcounter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.250ns (2.017ns logic, 4.233ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  13.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.239ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.289 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.351   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lutdi6
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y23.SR      net (fanout=6)        1.069   ball/Mcount_M_counter_q_val
    SLICE_X22Y23.CLK     Tsrck                 0.429   ball/M_counter_q[22]
                                                       ball/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.239ns (1.869ns logic, 4.370ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  13.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_hitcounter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.233ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_hitcounter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y20.A1      net (fanout=13)       0.839   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y20.A       Tilo                  0.259   ball/M_ballspeed_q[10]
                                                       ball/M_ballspeed_q[14]1
    SLICE_X20Y20.A3      net (fanout=2)        0.600   ball/M_ballspeed_q[14]
    SLICE_X20Y20.COUT    Topcya                0.482   ball/Mcompar_n0001_cy[3]
                                                       ball/Mcompar_n0001_lutdi
                                                       ball/Mcompar_n0001_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   ball/Mcompar_n0001_cy[3]
    SLICE_X20Y21.COUT    Tbyp                  0.093   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X16Y20.D1      net (fanout=11)       1.528   ball/Mcompar_n0001_cy[7]
    SLICE_X16Y20.D       Tilo                  0.254   M_ball_ballY[2]
                                                       ball/_n04131_SW2
    SLICE_X18Y19.B3      net (fanout=1)        0.637   ball/N59
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X18Y19.C4      net (fanout=2)        0.378   ball/_n0497_inv1
    SLICE_X18Y19.CLK     Tas                   0.349   ball/M_hitcounter_q[1]
                                                       ball/M_hitcounter_q_1_rstpot
                                                       ball/M_hitcounter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.233ns (2.248ns logic, 3.985ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  13.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.228ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.289 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.351   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lutdi6
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y23.SR      net (fanout=6)        1.069   ball/Mcount_M_counter_q_val
    SLICE_X22Y23.CLK     Tsrck                 0.418   ball/M_counter_q[22]
                                                       ball/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.228ns (1.858ns logic, 4.370ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  13.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_hitcounter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.225ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_hitcounter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y20.A1      net (fanout=13)       0.839   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y20.A       Tilo                  0.259   ball/M_ballspeed_q[10]
                                                       ball/M_ballspeed_q[14]1
    SLICE_X20Y20.A3      net (fanout=2)        0.600   ball/M_ballspeed_q[14]
    SLICE_X20Y20.COUT    Topcya                0.474   ball/Mcompar_n0001_cy[3]
                                                       ball/Mcompar_n0001_lut<0>
                                                       ball/Mcompar_n0001_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   ball/Mcompar_n0001_cy[3]
    SLICE_X20Y21.COUT    Tbyp                  0.093   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X16Y20.D1      net (fanout=11)       1.528   ball/Mcompar_n0001_cy[7]
    SLICE_X16Y20.D       Tilo                  0.254   M_ball_ballY[2]
                                                       ball/_n04131_SW2
    SLICE_X18Y19.B3      net (fanout=1)        0.637   ball/N59
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X18Y19.C4      net (fanout=2)        0.378   ball/_n0497_inv1
    SLICE_X18Y19.CLK     Tas                   0.349   ball/M_hitcounter_q[1]
                                                       ball/M_hitcounter_q_1_rstpot
                                                       ball/M_hitcounter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.225ns (2.240ns logic, 3.985ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  13.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.216ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.289 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.328   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lut<6>
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y23.SR      net (fanout=6)        1.069   ball/Mcount_M_counter_q_val
    SLICE_X22Y23.CLK     Tsrck                 0.429   ball/M_counter_q[22]
                                                       ball/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.216ns (1.846ns logic, 4.370ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  13.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.205ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.289 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.328   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lut<6>
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y23.SR      net (fanout=6)        1.069   ball/Mcount_M_counter_q_val
    SLICE_X22Y23.CLK     Tsrck                 0.418   ball/M_counter_q[22]
                                                       ball/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.205ns (1.835ns logic, 4.370ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  13.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.205ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.289 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.351   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lutdi6
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y23.SR      net (fanout=6)        1.069   ball/Mcount_M_counter_q_val
    SLICE_X22Y23.CLK     Tsrck                 0.395   ball/M_counter_q[22]
                                                       ball/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      6.205ns (1.835ns logic, 4.370ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  13.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_hitcounter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.208ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_hitcounter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y22.A5      net (fanout=13)       0.751   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y22.A       Tilo                  0.259   ball/M_state_q_inv
                                                       ball/M_ballspeed_q_M_ballspeed_q[17]1
    SLICE_X20Y21.B2      net (fanout=1)        0.758   ball/M_ballspeed_q[17]
    SLICE_X20Y21.COUT    Topcyb                0.483   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lut<5>
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X16Y20.D1      net (fanout=11)       1.528   ball/Mcompar_n0001_cy[7]
    SLICE_X16Y20.D       Tilo                  0.254   M_ball_ballY[2]
                                                       ball/_n04131_SW2
    SLICE_X18Y19.B3      net (fanout=1)        0.637   ball/N59
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X18Y19.C4      net (fanout=2)        0.378   ball/_n0497_inv1
    SLICE_X18Y19.CLK     Tas                   0.349   ball/M_hitcounter_q[1]
                                                       ball/M_hitcounter_q_1_rstpot
                                                       ball/M_hitcounter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.208ns (2.156ns logic, 4.052ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  13.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.209ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.294 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.351   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lutdi6
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y21.SR      net (fanout=6)        1.039   ball/Mcount_M_counter_q_val
    SLICE_X22Y21.CLK     Tsrck                 0.429   ball/M_counter_q[15]
                                                       ball/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.209ns (1.869ns logic, 4.340ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  13.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               paddleB/M_padBtemp_q_0_1 (FF)
  Destination:          ball/M_hitcounter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.200ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.293 - 0.313)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: paddleB/M_padBtemp_q_0_1 to ball/M_hitcounter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.AQ      Tcko                  0.430   M_padBtemp_q_0_1
                                                       paddleB/M_padBtemp_q_0_1
    SLICE_X19Y16.A1      net (fanout=7)        1.056   M_padBtemp_q_0_1
    SLICE_X19Y16.A       Tilo                  0.259   ball/N62
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6128_SW0
    SLICE_X17Y16.A3      net (fanout=1)        0.563   ball/N62
    SLICE_X17Y16.A       Tilo                  0.259   ball/N63
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6128
    SLICE_X17Y19.A2      net (fanout=1)        0.940   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6128
    SLICE_X17Y19.A       Tilo                  0.259   M_ball_ballX[2]
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT61210
    SLICE_X17Y19.B5      net (fanout=1)        0.440   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT61210
    SLICE_X17Y19.B       Tilo                  0.259   M_ball_ballX[2]
                                                       ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT61211
    SLICE_X18Y19.B2      net (fanout=6)        0.773   ball/Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT612
    SLICE_X18Y19.B       Tilo                  0.235   ball/M_hitcounter_q[1]
                                                       ball/_n0497_inv11
    SLICE_X18Y19.C4      net (fanout=2)        0.378   ball/_n0497_inv1
    SLICE_X18Y19.CLK     Tas                   0.349   ball/M_hitcounter_q[1]
                                                       ball/M_hitcounter_q_1_rstpot
                                                       ball/M_hitcounter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.200ns (2.050ns logic, 4.150ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  13.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball/M_ballspeed_q_FSM_FFd3 (FF)
  Destination:          ball/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.198ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.294 - 0.315)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball/M_ballspeed_q_FSM_FFd3 to ball/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DMUX    Tshcko                0.576   ball/_n0501_inv1
                                                       ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A4      net (fanout=13)       0.987   ball/M_ballspeed_q_FSM_FFd3
    SLICE_X23Y21.A       Tilo                  0.259   ball/M_ballspeed_q[20]
                                                       ball/M_ballspeed_q_M_ballspeed_q[20]2
    SLICE_X20Y21.C1      net (fanout=1)        0.931   ball/M_ballspeed_q[20]
    SLICE_X20Y21.COUT    Topcyc                0.351   ball/Mcompar_n0001_cy[7]
                                                       ball/Mcompar_n0001_lutdi6
                                                       ball/Mcompar_n0001_cy<7>
    SLICE_X20Y18.A2      net (fanout=11)       1.383   ball/Mcompar_n0001_cy[7]
    SLICE_X20Y18.A       Tilo                  0.254   score/_n0062_inv
                                                       ball/Mcount_M_counter_q_val231
    SLICE_X22Y21.SR      net (fanout=6)        1.039   ball/Mcount_M_counter_q_val
    SLICE_X22Y21.CLK     Tsrck                 0.418   ball/M_counter_q[15]
                                                       ball/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      6.198ns (1.858ns logic, 4.340ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: paddleA/button_cond_right/M_sync_out/CLK
  Logical resource: paddleB/button_cond_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: paddleA/button_cond_right/M_sync_out/CLK
  Logical resource: paddleB/button_cond_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: paddleA/button_cond_right/M_sync_out/CLK
  Logical resource: paddleA/button_cond_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: paddleA/button_cond_right/M_sync_out/CLK
  Logical resource: paddleA/button_cond_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[3]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_0/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[3]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_1/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[3]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_2/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[3]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_3/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[7]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_4/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[7]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_5/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[7]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_6/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[7]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_7/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[11]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_8/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[11]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_9/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[11]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_10/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[11]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_11/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[15]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_12/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[15]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_13/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[15]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_14/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[15]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_15/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[19]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_16/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[19]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_17/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[19]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_18/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleA/button_cond_left/M_ctr_q[19]/CLK
  Logical resource: paddleA/button_cond_left/M_ctr_q_19/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleB/button_cond_left/M_ctr_q[3]/CLK
  Logical resource: paddleB/button_cond_left/M_ctr_q_0/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleB/button_cond_left/M_ctr_q[3]/CLK
  Logical resource: paddleB/button_cond_left/M_ctr_q_1/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleB/button_cond_left/M_ctr_q[3]/CLK
  Logical resource: paddleB/button_cond_left/M_ctr_q_2/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleB/button_cond_left/M_ctr_q[3]/CLK
  Logical resource: paddleB/button_cond_left/M_ctr_q_3/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: paddleB/button_cond_left/M_ctr_q[7]/CLK
  Logical resource: paddleB/button_cond_left/M_ctr_q_4/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.581|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15860 paths, 0 nets, and 1305 connections

Design statistics:
   Minimum period:   6.581ns{1}   (Maximum frequency: 151.953MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 07 20:19:28 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



