{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535028616916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535028616927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 23 07:50:16 2018 " "Processing started: Thu Aug 23 07:50:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535028616927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028616927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Casino -c Casino " "Command: quartus_map --read_settings_files=on --write_settings_files=off Casino -c Casino" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028616927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535028618441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535028618441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_50-a " "Found design unit 1: CLOCK_DIV_50-a" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/CLOCK_DIV_50.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647393 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_50 " "Found entity 1: CLOCK_DIV_50" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/CLOCK_DIV_50.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4a1-sol " "Found design unit 1: Mux4a1-sol" {  } { { "Mux4a1.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/Mux4a1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647402 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4a1 " "Found entity 1: Mux4a1" {  } { { "Mux4a1.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/Mux4a1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_decimal_binario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_decimal_binario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv_Decimal_Binario-sol " "Found design unit 1: Conv_Decimal_Binario-sol" {  } { { "Conv_Decimal_Binario.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/Conv_Decimal_Binario.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647409 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conv_Decimal_Binario " "Found entity 1: Conv_Decimal_Binario" {  } { { "Conv_Decimal_Binario.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/Conv_Decimal_Binario.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarioa4bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarioa4bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinarioA4BCD-sol " "Found design unit 1: BinarioA4BCD-sol" {  } { { "BinarioA4BCD.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/BinarioA4BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647418 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinarioA4BCD " "Found entity 1: BinarioA4BCD" {  } { { "BinarioA4BCD.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/BinarioA4BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg-sol " "Found design unit 1: BCD7Seg-sol" {  } { { "BCD7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/BCD7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647424 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg " "Found entity 1: BCD7Seg" {  } { { "BCD7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/BCD7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-comp " "Found design unit 1: sumador-comp" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/sumador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647428 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/sumador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsost.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regsost.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegSost-sol " "Found design unit 1: RegSost-sol" {  } { { "RegSost.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/RegSost.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647432 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegSost " "Found entity 1: RegSost" {  } { { "RegSost.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/RegSost.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2a1-sol " "Found design unit 1: Mux2a1-sol" {  } { { "Mux2a1.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/Mux2a1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647436 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2a1 " "Found entity 1: Mux2a1" {  } { { "Mux2a1.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/Mux2a1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647436 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Conv_Binario_Decimal.vhd " "Can't analyze file -- file Conv_Binario_Decimal.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1535028647445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_up-sol " "Found design unit 1: contador_up-sol" {  } { { "contador_up.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/contador_up.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647448 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_up " "Found entity 1: contador_up" {  } { { "contador_up.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/contador_up.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-sol " "Found design unit 1: comparador-sol" {  } { { "comparador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/comparador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647452 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647455 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restador-comp " "Found design unit 1: restador-comp" {  } { { "restador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/restador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647458 ""} { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "restador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/restador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multpor10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multpor10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multPor10-comp " "Found design unit 1: multPor10-comp" {  } { { "multPor10.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/multPor10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647461 ""} { "Info" "ISGN_ENTITY_NAME" "1 multPor10 " "Found entity 1: multPor10" {  } { { "multPor10.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/multPor10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_down-comp " "Found design unit 1: contador_down-comp" {  } { { "contador_down.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/contador_down.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647465 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_down " "Found entity 1: contador_down" {  } { { "contador_down.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/contador_down.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-sol " "Found design unit 1: controlador-sol" {  } { { "controlador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/controlador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647470 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "casino.bdf 1 1 " "Found 1 design units, including 1 entities, in source file casino.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Casino " "Found entity 1: Casino" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_1to15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_1to15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_1to15-sol " "Found design unit 1: contador_1to15-sol" {  } { { "contador_1to15.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/contador_1to15.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647521 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_1to15 " "Found entity 1: contador_1to15" {  } { { "contador_1to15.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/contador_1to15.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memram-SYN " "Found design unit 1: memram-SYN" {  } { { "memRam.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/memRam.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647527 ""} { "Info" "ISGN_ENTITY_NAME" "1 memRam " "Found entity 1: memRam" {  } { { "memRam.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/memRam.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addceros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addceros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addCeros-sol " "Found design unit 1: addCeros-sol" {  } { { "addCeros.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/addCeros.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647532 ""} { "Info" "ISGN_ENTITY_NAME" "1 addCeros " "Found entity 1: addCeros" {  } { { "addCeros.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/addCeros.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028647532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028647532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Casino " "Elaborating entity \"Casino\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535028648970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Mux4a1 inst94 " "Block or symbol \"Mux4a1\" of instance \"inst94\" overlaps another block or symbol" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 1008 1392 1568 1152 "inst94" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1535028649229 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BinarioA4BCD inst114 " "Block or symbol \"BinarioA4BCD\" of instance \"inst114\" overlaps another block or symbol" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 776 464 632 888 "inst114" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1535028649229 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ANTIREBOTE inst127 " "Block or symbol \"ANTIREBOTE\" of instance \"inst127\" overlaps another block or symbol" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { -232 -72 176 -152 "inst127" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1535028649230 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ANTIREBOTE inst131 " "Block or symbol \"ANTIREBOTE\" of instance \"inst131\" overlaps another block or symbol" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { -376 -72 176 -296 "inst131" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1535028649230 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ANTIREBOTE inst138 " "Block or symbol \"ANTIREBOTE\" of instance \"inst138\" overlaps another block or symbol" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 200 3168 3416 280 "inst138" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1535028649230 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ANTIREBOTE inst140 " "Block or symbol \"ANTIREBOTE\" of instance \"inst140\" overlaps another block or symbol" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 320 3168 3416 400 "inst140" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1535028649230 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Apuesta " "Found inconsistent dimensions for element \"Apuesta\"" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { -24 1832 1923 -7 "Apuesta\[6..0\]" "" } { 1179 528 545 1241 "Apuesta\[6..0\]" "" } { 744 496 562 761 "Apuesta\[6..0\]" "" } { -240 2496 2566 -223 "Apuesta\[6..0\]" "" } { 616 4032 4208 632 "Apuesta" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028649231 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "SelN " "Found inconsistent dimensions for element \"SelN\"" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 1024 1328 1392 1041 "SelN\[1..0\]" "" } { 824 4000 4056 841 "SelN\[1..0\]" "" } { 240 848 888 257 "SelN" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028649231 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "SelN " "Found inconsistent dimensions for element \"SelN\"" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 1024 1328 1392 1041 "SelN\[1..0\]" "" } { 824 4000 4056 841 "SelN\[1..0\]" "" } { 536 4000 4048 553 "SelN" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028649231 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Apuesta " "Converted elements in bus name \"Apuesta\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Apuesta\[6..0\] Apuesta6..0 " "Converted element name(s) from \"Apuesta\[6..0\]\" to \"Apuesta6..0\"" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { -24 1832 1923 -7 "Apuesta\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028649232 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Apuesta\[6..0\] Apuesta6..0 " "Converted element name(s) from \"Apuesta\[6..0\]\" to \"Apuesta6..0\"" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 1179 528 545 1241 "Apuesta\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028649232 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Apuesta\[6..0\] Apuesta6..0 " "Converted element name(s) from \"Apuesta\[6..0\]\" to \"Apuesta6..0\"" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 744 496 562 761 "Apuesta\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028649232 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Apuesta\[6..0\] Apuesta6..0 " "Converted element name(s) from \"Apuesta\[6..0\]\" to \"Apuesta6..0\"" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { -240 2496 2566 -223 "Apuesta\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028649232 ""}  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { -24 1832 1923 -7 "Apuesta\[6..0\]" "" } { 1179 528 545 1241 "Apuesta\[6..0\]" "" } { 744 496 562 761 "Apuesta\[6..0\]" "" } { -240 2496 2566 -223 "Apuesta\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1535028649232 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SelN " "Converted elements in bus name \"SelN\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SelN\[1..0\] SelN1..0 " "Converted element name(s) from \"SelN\[1..0\]\" to \"SelN1..0\"" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 1024 1328 1392 1041 "SelN\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028649233 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SelN\[1..0\] SelN1..0 " "Converted element name(s) from \"SelN\[1..0\]\" to \"SelN1..0\"" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 824 4000 4056 841 "SelN\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028649233 ""}  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 1024 1328 1392 1041 "SelN\[1..0\]" "" } { 824 4000 4056 841 "SelN\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1535028649233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst58 " "Primitive \"NOT\" of instance \"inst58\" not used" {  } { { "Casino.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 544 2584 2632 576 "inst58" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1535028649334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:inst " "Elaborating entity \"controlador\" for hierarchy \"controlador:inst\"" {  } { { "Casino.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 296 3712 4000 952 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028649579 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y controlador.vhd(183) " "VHDL Process Statement warning at controlador.vhd(183): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/controlador.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535028649729 "|Casino|controlador:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FinMem controlador.vhd(193) " "VHDL Process Statement warning at controlador.vhd(193): signal \"FinMem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/controlador.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535028649731 "|Casino|controlador:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE ANTIREBOTE:inst136 " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"ANTIREBOTE:inst136\"" {  } { { "Casino.bdf" "inst136" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { -88 3232 3480 -8 "inst136" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028650409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV_50 CLOCK_DIV_50:inst149 " "Elaborating entity \"CLOCK_DIV_50\" for hierarchy \"CLOCK_DIV_50:inst149\"" {  } { { "Casino.bdf" "inst149" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 24 3168 3408 200 "inst149" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028650655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst107 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst107\"" {  } { { "Casino.bdf" "inst107" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 1224 1720 1872 1336 "inst107" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028650716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_up contador_up:inst95 " "Elaborating entity \"contador_up\" for hierarchy \"contador_up:inst95\"" {  } { { "Casino.bdf" "inst95" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 944 1008 1184 1088 "inst95" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028650782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst12 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst12\"" {  } { { "Casino.bdf" "inst12" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 400 816 968 512 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028650843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSost RegSost:inst5 " "Elaborating entity \"RegSost\" for hierarchy \"RegSost:inst5\"" {  } { { "Casino.bdf" "inst5" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 8 1320 1496 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028650928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:inst4 " "Elaborating entity \"sumador\" for hierarchy \"sumador:inst4\"" {  } { { "Casino.bdf" "inst4" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 56 1096 1256 168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028650944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSost RegSost:inst3 " "Elaborating entity \"RegSost\" for hierarchy \"RegSost:inst3\"" {  } { { "Casino.bdf" "inst3" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 72 752 928 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv_Decimal_Binario Conv_Decimal_Binario:inst2 " "Elaborating entity \"Conv_Decimal_Binario\" for hierarchy \"Conv_Decimal_Binario:inst2\"" {  } { { "Casino.bdf" "inst2" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 120 504 680 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2a1 Mux2a1:inst6 " "Elaborating entity \"Mux2a1\" for hierarchy \"Mux2a1:inst6\"" {  } { { "Casino.bdf" "inst6" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 224 888 1064 336 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multPor10 multPor10:inst7 " "Elaborating entity \"multPor10\" for hierarchy \"multPor10:inst7\"" {  } { { "Casino.bdf" "inst7" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 240 632 808 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addCeros addCeros:inst126 " "Elaborating entity \"addCeros\" for hierarchy \"addCeros:inst126\"" {  } { { "Casino.bdf" "inst126" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 1184 568 752 1264 "inst126" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSost RegSost:inst40 " "Elaborating entity \"RegSost\" for hierarchy \"RegSost:inst40\"" {  } { { "Casino.bdf" "inst40" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { -40 1656 1832 72 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador restador:inst84 " "Elaborating entity \"restador\" for hierarchy \"restador:inst84\"" {  } { { "Casino.bdf" "inst84" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 1296 776 936 1376 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_down contador_down:inst68 " "Elaborating entity \"contador_down\" for hierarchy \"contador_down:inst68\"" {  } { { "Casino.bdf" "inst68" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 832 112 288 976 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2a1 Mux2a1:inst47 " "Elaborating entity \"Mux2a1\" for hierarchy \"Mux2a1:inst47\"" {  } { { "Casino.bdf" "inst47" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 504 2128 2304 616 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_1to15 contador_1to15:inst62 " "Elaborating entity \"contador_1to15\" for hierarchy \"contador_1to15:inst62\"" {  } { { "Casino.bdf" "inst62" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 432 64 224 576 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador restador:inst36 " "Elaborating entity \"restador\" for hierarchy \"restador:inst36\"" {  } { { "Casino.bdf" "inst36" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 448 1888 2048 528 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4a1 Mux4a1:inst92 " "Elaborating entity \"Mux4a1\" for hierarchy \"Mux4a1:inst92\"" {  } { { "Casino.bdf" "inst92" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 824 1392 1568 968 "inst92" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memRam memRam:inst85 " "Elaborating entity \"memRam\" for hierarchy \"memRam:inst85\"" {  } { { "Casino.bdf" "inst85" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 824 1680 1896 952 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028651982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memRam:inst85\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memRam:inst85\|altsyncram:altsyncram_component\"" {  } { { "memRam.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/17.0/Casino/memRam.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028653931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memRam:inst85\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memRam:inst85\|altsyncram:altsyncram_component\"" {  } { { "memRam.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/memRam.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028654030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memRam:inst85\|altsyncram:altsyncram_component " "Instantiated megafunction \"memRam:inst85\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10 " "Parameter \"numwords_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535028654049 ""}  } { { "memRam.vhd" "" { Text "C:/intelFPGA_lite/17.0/Casino/memRam.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535028654049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kno3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kno3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kno3 " "Found entity 1: altsyncram_kno3" {  } { { "db/altsyncram_kno3.tdf" "" { Text "C:/intelFPGA_lite/17.0/Casino/db/altsyncram_kno3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535028654409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028654409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kno3 memRam:inst85\|altsyncram:altsyncram_component\|altsyncram_kno3:auto_generated " "Elaborating entity \"altsyncram_kno3\" for hierarchy \"memRam:inst85\|altsyncram:altsyncram_component\|altsyncram_kno3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028654410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4a1 Mux4a1:inst94 " "Elaborating entity \"Mux4a1\" for hierarchy \"Mux4a1:inst94\"" {  } { { "Casino.bdf" "inst94" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 1008 1392 1568 1152 "inst94" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028654501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:inst103 " "Elaborating entity \"sumador\" for hierarchy \"sumador:inst103\"" {  } { { "Casino.bdf" "inst103" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 1280 1408 1568 1392 "inst103" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028654552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7Seg BCD7Seg:inst147 " "Elaborating entity \"BCD7Seg\" for hierarchy \"BCD7Seg:inst147\"" {  } { { "Casino.bdf" "inst147" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 1192 2800 2960 1272 "inst147" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028654595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinarioA4BCD BinarioA4BCD:inst114 " "Elaborating entity \"BinarioA4BCD\" for hierarchy \"BinarioA4BCD:inst114\"" {  } { { "Casino.bdf" "inst114" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 776 464 632 888 "inst114" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028654635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addCeros addCeros:inst119 " "Elaborating entity \"addCeros\" for hierarchy \"addCeros:inst119\"" {  } { { "Casino.bdf" "inst119" { Schematic "C:/intelFPGA_lite/17.0/Casino/Casino.bdf" { { 704 88 272 784 "inst119" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028654678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1535028665181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1535028671109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535028671109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "937 " "Implemented 937 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1535028674519 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1535028674519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "866 " "Implemented 866 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1535028674519 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1535028674519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1535028674519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535028674757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 23 07:51:14 2018 " "Processing ended: Thu Aug 23 07:51:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535028674757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535028674757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535028674757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535028674757 ""}
