

================================================================
== Vitis HLS Report for 'write_C'
================================================================
* Date:           Fri Jun  9 10:19:57 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        kernel_acc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- mem_wr             |        ?|        ?|     2 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_184_1  |        2|        ?|         2|          -|          -|  1 ~ ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1"   --->   Operation 13 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 14 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%N_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %N"   --->   Operation 15 'read' 'N_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoSortMatrixC_i_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoSortMatrixC_i_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_8, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.99ns)   --->   "%cmp12 = icmp_sgt  i32 %N_1, i32 0"   --->   Operation 19 'icmp' 'cmp12' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%N_cast = zext i32 %N_1"   --->   Operation 20 'zext' 'N_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln183 = store i32 0, i32 %i" [kernel.cpp:183]   --->   Operation 21 'store' 'store_ln183' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln183 = br void" [kernel.cpp:183]   --->   Operation 22 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [kernel.cpp:183]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%icmp_ln183 = icmp_eq  i32 %i_1, i32 %p_read_2" [kernel.cpp:183]   --->   Operation 24 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.01ns)   --->   "%add_ln183 = add i32 %i_1, i32 1" [kernel.cpp:183]   --->   Operation 25 'add' 'add_ln183' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183, void %.split2, void %._crit_edge8.loopexit" [kernel.cpp:183]   --->   Operation 26 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [kernel.cpp:183]   --->   Operation 27 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_cast = zext i32 %i_1" [kernel.cpp:183]   --->   Operation 28 'zext' 'i_cast' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.42ns)   --->   "%empty = mul i62 %N_cast, i62 %i_cast" [kernel.cpp:183]   --->   Operation 29 'mul' 'empty' <Predicate = (!icmp_ln183)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty, i2 0" [kernel.cpp:183]   --->   Operation 30 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.08ns)   --->   "%empty_54 = add i64 %tmp_1, i64 %p_read_1" [kernel.cpp:183]   --->   Operation 31 'add' 'empty_54' <Predicate = (!icmp_ln183)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %cmp12, void %._crit_edge, void %.lr.ph" [kernel.cpp:184]   --->   Operation 32 'br' 'br_ln184' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_54, i32 2, i32 63" [kernel.cpp:184]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = (!icmp_ln183 & cmp12)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln184 = sext i62 %trunc_ln" [kernel.cpp:184]   --->   Operation 34 'sext' 'sext_ln184' <Predicate = (!icmp_ln183 & cmp12)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%gmem4_addr = getelementptr i32 %gmem4, i64 %sext_ln184" [kernel.cpp:184]   --->   Operation 35 'getelementptr' 'gmem4_addr' <Predicate = (!icmp_ln183 & cmp12)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln188 = ret" [kernel.cpp:188]   --->   Operation 36 'ret' 'ret_ln188' <Predicate = (icmp_ln183)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 37 [1/1] (7.30ns)   --->   "%empty_55 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem4_addr, i32 %N_1" [kernel.cpp:184]   --->   Operation 37 'writereq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 38 [1/1] (0.42ns)   --->   "%br_ln184 = br void" [kernel.cpp:184]   --->   Operation 38 'br' 'br_ln184' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln184, void %.split3, i31 0, void %.lr.ph" [kernel.cpp:184]   --->   Operation 39 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i31 %j" [kernel.cpp:184]   --->   Operation 40 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.99ns)   --->   "%icmp_ln184 = icmp_eq  i32 %zext_ln184, i32 %N_1" [kernel.cpp:184]   --->   Operation 41 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 42 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.00ns)   --->   "%add_ln184 = add i31 %j, i31 1" [kernel.cpp:184]   --->   Operation 43 'add' 'add_ln184' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %.split, void %._crit_edge.loopexit" [kernel.cpp:184]   --->   Operation 44 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [kernel.cpp:184]   --->   Operation 45 'specloopname' 'specloopname_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i31 %j" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %trunc_ln145, void %branch0, void %branch1" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'br' 'br_ln145' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.63ns)   --->   "%fifoSortMatrixC_i_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %fifoSortMatrixC_i_0" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'fifoSortMatrixC_i_0_read' <Predicate = (!icmp_ln184 & !trunc_ln145)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_4 : Operation 49 [1/1] (0.42ns)   --->   "%br_ln145 = br void %.split3" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'br' 'br_ln145' <Predicate = (!icmp_ln184 & !trunc_ln145)> <Delay = 0.42>
ST_4 : Operation 50 [1/1] (1.63ns)   --->   "%fifoSortMatrixC_i_01_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %fifoSortMatrixC_i_01" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'read' 'fifoSortMatrixC_i_01_read' <Predicate = (!icmp_ln184 & trunc_ln145)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_4 : Operation 51 [1/1] (0.42ns)   --->   "%br_ln145 = br void %.split3" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'br' 'br_ln145' <Predicate = (!icmp_ln184 & trunc_ln145)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = phi i32 %fifoSortMatrixC_i_01_read, void %branch1, i32 %fifoSortMatrixC_i_0_read, void %branch0" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln185 = bitcast i32 %tmp" [kernel.cpp:185]   --->   Operation 53 'bitcast' 'bitcast_ln185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (7.30ns)   --->   "%write_ln185 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem4_addr, i32 %bitcast_ln185, i4 15" [kernel.cpp:185]   --->   Operation 54 'write' 'write_ln185' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 56 [5/5] (7.30ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel.cpp:183]   --->   Operation 56 'writeresp' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 57 [4/5] (7.30ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel.cpp:183]   --->   Operation 57 'writeresp' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 58 [3/5] (7.30ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel.cpp:183]   --->   Operation 58 'writeresp' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 59 [2/5] (7.30ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel.cpp:183]   --->   Operation 59 'writeresp' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 60 [1/5] (7.30ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel.cpp:183]   --->   Operation 60 'writeresp' 'empty_57' <Predicate = (cmp12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln183 = br void %._crit_edge" [kernel.cpp:183]   --->   Operation 61 'br' 'br_ln183' <Predicate = (cmp12)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln183 = store i32 %add_ln183, i32 %i" [kernel.cpp:183]   --->   Operation 62 'store' 'store_ln183' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.83ns
The critical path consists of the following:
	fifo read operation ('N') on port 'N' [11]  (1.84 ns)
	'icmp' operation ('cmp12') [15]  (0.991 ns)

 <State 2>: 4.5ns
The critical path consists of the following:
	'load' operation ('i', kernel.cpp:183) on local variable 'i' [20]  (0 ns)
	'mul' operation ('empty', kernel.cpp:183) [27]  (3.42 ns)
	'add' operation ('empty_54', kernel.cpp:183) [29]  (1.08 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_55', kernel.cpp:184) on port 'gmem4' (kernel.cpp:184) [35]  (7.3 ns)

 <State 4>: 2.63ns
The critical path consists of the following:
	fifo read operation ('fifoSortMatrixC_i_0_read', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifoSortMatrixC_i_0' (D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [49]  (1.64 ns)
	blocking operation 0.991 ns on control path)

 <State 5>: 7.3ns
The critical path consists of the following:
	'phi' operation ('tmp', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('fifoSortMatrixC_i_0_read', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('fifoSortMatrixC_i_01_read', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [55]  (0 ns)
	bus write operation ('write_ln185', kernel.cpp:185) on port 'gmem4' (kernel.cpp:185) [57]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_57', kernel.cpp:183) on port 'gmem4' (kernel.cpp:183) [60]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_57', kernel.cpp:183) on port 'gmem4' (kernel.cpp:183) [60]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_57', kernel.cpp:183) on port 'gmem4' (kernel.cpp:183) [60]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_57', kernel.cpp:183) on port 'gmem4' (kernel.cpp:183) [60]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_57', kernel.cpp:183) on port 'gmem4' (kernel.cpp:183) [60]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
