#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000227c77abdd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000227c77a2530 .scope module, "tb_rca" "tb_rca" 3 7;
 .timescale -9 -12;
P_00000227c777c430 .param/l "NUM_TESTS" 1 3 9, +C4<00000000000000000000000000001000>;
v00000227c7753820_0 .var "A16", 15 0;
v00000227c7753500_0 .var "A32", 31 0;
v00000227c77533c0_0 .var "A64", 63 0;
v00000227c7751fc0_0 .var "A8", 7 0;
v00000227c77524c0_0 .var "B16", 15 0;
v00000227c7751c00_0 .var "B32", 31 0;
v00000227c7752560_0 .var "B64", 63 0;
v00000227c7751ca0_0 .var "B8", 7 0;
v00000227c77536e0_0 .var "Cin_local", 0 0;
v00000227c7752740_0 .net "cout16", 0 0, L_00000227c7756980;  1 drivers
v00000227c7752880_0 .net "cout32", 0 0, L_00000227c7854e70;  1 drivers
v00000227c7752b00_0 .net "cout64", 0 0, L_00000227c784dd50;  1 drivers
v00000227c7752920_0 .net "cout8", 0 0, L_00000227c77556c0;  1 drivers
v00000227c7752a60_0 .var "exp16", 16 0;
v00000227c7752ba0_0 .var "exp32", 32 0;
v00000227c7752d80_0 .var "exp64", 64 0;
v00000227c7752ec0_0 .var "exp8", 8 0;
v00000227c7752f60_0 .var/i "i", 31 0;
v00000227c7754040_0 .net "sum16", 15 0, L_00000227c7756520;  1 drivers
v00000227c7755300_0 .net "sum32", 31 0, L_00000227c7854bf0;  1 drivers
v00000227c7755940_0 .net "sum64", 63 0, L_00000227c784d030;  1 drivers
v00000227c77559e0_0 .net "sum8", 7 0, L_00000227c77538c0;  1 drivers
v00000227c7753f00 .array "testA", 7 0, 63 0;
v00000227c7753c80 .array "testB", 7 0, 63 0;
v00000227c7755760 .array "testCin", 7 0, 0 0;
S_00000227c77a87f0 .scope task, "check16" "check16" 3 100, 3 100 0, S_00000227c77a2530;
 .timescale -9 -12;
v00000227c778c370_0 .var "expected", 16 0;
v00000227c778aa70_0 .var "got", 16 0;
TD_tb_rca.check16 ;
    %load/vec4 v00000227c778aa70_0;
    %load/vec4 v00000227c778c370_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 102 "$display", "16-bit mismatch | Got=%h | Exp=%h", v00000227c778aa70_0, v00000227c778c370_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 104 "$display", "16-bit OK | Sum=%h", &PV<v00000227c778c370_0, 0, 16> {0 0 0};
T_0.1 ;
    %end;
S_00000227c77a8f80 .scope task, "check32" "check32" 3 107, 3 107 0, S_00000227c77a2530;
 .timescale -9 -12;
v00000227c778c690_0 .var "expected", 32 0;
v00000227c778ccd0_0 .var "got", 32 0;
TD_tb_rca.check32 ;
    %load/vec4 v00000227c778ccd0_0;
    %load/vec4 v00000227c778c690_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call/w 3 109 "$display", "32-bit mismatch | Got=%h | Exp=%h", v00000227c778ccd0_0, v00000227c778c690_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 111 "$display", "32-bit OK | Sum=%h", &PV<v00000227c778c690_0, 0, 32> {0 0 0};
T_1.3 ;
    %end;
S_00000227c77a9110 .scope task, "check64" "check64" 3 114, 3 114 0, S_00000227c77a2530;
 .timescale -9 -12;
v00000227c778bc90_0 .var "expected", 64 0;
v00000227c778ab10_0 .var "got", 64 0;
TD_tb_rca.check64 ;
    %load/vec4 v00000227c778ab10_0;
    %load/vec4 v00000227c778bc90_0;
    %cmp/ne;
    %jmp/0xz  T_2.4, 6;
    %vpi_call/w 3 116 "$display", "64-bit mismatch | Got=%h | Exp=%h", v00000227c778ab10_0, v00000227c778bc90_0 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 3 118 "$display", "64-bit OK | Sum=%h", &PV<v00000227c778bc90_0, 0, 64> {0 0 0};
T_2.5 ;
    %end;
S_00000227c77ab630 .scope task, "check8" "check8" 3 93, 3 93 0, S_00000227c77a2530;
 .timescale -9 -12;
v00000227c778b330_0 .var "expected", 8 0;
v00000227c778abb0_0 .var "got", 8 0;
TD_tb_rca.check8 ;
    %load/vec4 v00000227c778abb0_0;
    %load/vec4 v00000227c778b330_0;
    %cmp/ne;
    %jmp/0xz  T_3.6, 6;
    %vpi_call/w 3 95 "$display", "8-bit mismatch | Got=%h | Exp=%h", v00000227c778abb0_0, v00000227c778b330_0 {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call/w 3 97 "$display", "8-bit OK | Sum=%h", &PV<v00000227c778b330_0, 0, 8> {0 0 0};
T_3.7 ;
    %end;
S_00000227c77ab7c0 .scope module, "dut16" "rca" 3 37, 4 13 0, S_00000227c77a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_00000227c777bf70 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
L_00000227c7849e80 .functor BUFZ 1, v00000227c77536e0_0, C4<0>, C4<0>, C4<0>;
v00000227c7791cd0_0 .net "A", 15 0, v00000227c7753820_0;  1 drivers
v00000227c7790790_0 .net "B", 15 0, v00000227c77524c0_0;  1 drivers
v00000227c77908d0_0 .net "Cin", 0 0, v00000227c77536e0_0;  1 drivers
v00000227c7791370_0 .net "Cout", 0 0, L_00000227c7756980;  alias, 1 drivers
v00000227c7791410_0 .net "Sum", 15 0, L_00000227c7756520;  alias, 1 drivers
v00000227c7791870_0 .net *"_ivl_117", 0 0, L_00000227c7849e80;  1 drivers
v00000227c7790470_0 .net "carry", 16 0, L_00000227c77567a0;  1 drivers
L_00000227c7754f40 .part v00000227c7753820_0, 0, 1;
L_00000227c7754680 .part v00000227c77524c0_0, 0, 1;
L_00000227c7754fe0 .part L_00000227c77567a0, 0, 1;
L_00000227c7755da0 .part v00000227c7753820_0, 1, 1;
L_00000227c7755260 .part v00000227c77524c0_0, 1, 1;
L_00000227c77553a0 .part L_00000227c77567a0, 1, 1;
L_00000227c77540e0 .part v00000227c7753820_0, 2, 1;
L_00000227c7754b80 .part v00000227c77524c0_0, 2, 1;
L_00000227c7754540 .part L_00000227c77567a0, 2, 1;
L_00000227c7755800 .part v00000227c7753820_0, 3, 1;
L_00000227c7754c20 .part v00000227c77524c0_0, 3, 1;
L_00000227c7755e40 .part L_00000227c77567a0, 3, 1;
L_00000227c7755ee0 .part v00000227c7753820_0, 4, 1;
L_00000227c7755f80 .part v00000227c77524c0_0, 4, 1;
L_00000227c7753aa0 .part L_00000227c77567a0, 4, 1;
L_00000227c7756020 .part v00000227c7753820_0, 5, 1;
L_00000227c77545e0 .part v00000227c77524c0_0, 5, 1;
L_00000227c7753960 .part L_00000227c77567a0, 5, 1;
L_00000227c7754180 .part v00000227c7753820_0, 6, 1;
L_00000227c7753a00 .part v00000227c77524c0_0, 6, 1;
L_00000227c7753b40 .part L_00000227c77567a0, 6, 1;
L_00000227c7753be0 .part v00000227c7753820_0, 7, 1;
L_00000227c77547c0 .part v00000227c77524c0_0, 7, 1;
L_00000227c7753fa0 .part L_00000227c77567a0, 7, 1;
L_00000227c7753dc0 .part v00000227c7753820_0, 8, 1;
L_00000227c7754220 .part v00000227c77524c0_0, 8, 1;
L_00000227c77542c0 .part L_00000227c77567a0, 8, 1;
L_00000227c7754360 .part v00000227c7753820_0, 9, 1;
L_00000227c7754860 .part v00000227c77524c0_0, 9, 1;
L_00000227c7754900 .part L_00000227c77567a0, 9, 1;
L_00000227c7756e80 .part v00000227c7753820_0, 10, 1;
L_00000227c7756660 .part v00000227c77524c0_0, 10, 1;
L_00000227c7756840 .part L_00000227c77567a0, 10, 1;
L_00000227c7756f20 .part v00000227c7753820_0, 11, 1;
L_00000227c77560c0 .part v00000227c77524c0_0, 11, 1;
L_00000227c77565c0 .part L_00000227c77567a0, 11, 1;
L_00000227c7756a20 .part v00000227c7753820_0, 12, 1;
L_00000227c7756700 .part v00000227c77524c0_0, 12, 1;
L_00000227c7756160 .part L_00000227c77567a0, 12, 1;
L_00000227c7756ac0 .part v00000227c7753820_0, 13, 1;
L_00000227c7756340 .part v00000227c77524c0_0, 13, 1;
L_00000227c7756b60 .part L_00000227c77567a0, 13, 1;
L_00000227c77563e0 .part v00000227c7753820_0, 14, 1;
L_00000227c77562a0 .part v00000227c77524c0_0, 14, 1;
L_00000227c7756de0 .part L_00000227c77567a0, 14, 1;
L_00000227c7756d40 .part v00000227c7753820_0, 15, 1;
L_00000227c7756200 .part v00000227c77524c0_0, 15, 1;
L_00000227c7756480 .part L_00000227c77567a0, 15, 1;
LS_00000227c7756520_0_0 .concat8 [ 1 1 1 1], L_00000227c7785490, L_00000227c7785030, L_00000227c7785180, L_00000227c77857a0;
LS_00000227c7756520_0_4 .concat8 [ 1 1 1 1], L_00000227c7784d90, L_00000227c77858f0, L_00000227c7785420, L_00000227c7784930;
LS_00000227c7756520_0_8 .concat8 [ 1 1 1 1], L_00000227c7785f80, L_00000227c7786140, L_00000227c77860d0, L_00000227c7785ea0;
LS_00000227c7756520_0_12 .concat8 [ 1 1 1 1], L_00000227c7849da0, L_00000227c7849fd0, L_00000227c7848f30, L_00000227c78495c0;
L_00000227c7756520 .concat8 [ 4 4 4 4], LS_00000227c7756520_0_0, LS_00000227c7756520_0_4, LS_00000227c7756520_0_8, LS_00000227c7756520_0_12;
LS_00000227c77567a0_0_0 .concat8 [ 1 1 1 1], L_00000227c7849e80, L_00000227c7784bd0, L_00000227c7784380, L_00000227c7784230;
LS_00000227c77567a0_0_4 .concat8 [ 1 1 1 1], L_00000227c7785c70, L_00000227c7785810, L_00000227c77851f0, L_00000227c7785570;
LS_00000227c77567a0_0_8 .concat8 [ 1 1 1 1], L_00000227c7784460, L_00000227c7786450, L_00000227c7786370, L_00000227c7785dc0;
LS_00000227c77567a0_0_12 .concat8 [ 1 1 1 1], L_00000227c7848de0, L_00000227c7849470, L_00000227c784a3c0, L_00000227c784a200;
LS_00000227c77567a0_0_16 .concat8 [ 1 0 0 0], L_00000227c78499b0;
LS_00000227c77567a0_1_0 .concat8 [ 4 4 4 4], LS_00000227c77567a0_0_0, LS_00000227c77567a0_0_4, LS_00000227c77567a0_0_8, LS_00000227c77567a0_0_12;
LS_00000227c77567a0_1_4 .concat8 [ 1 0 0 0], LS_00000227c77567a0_0_16;
L_00000227c77567a0 .concat8 [ 16 1 0 0], LS_00000227c77567a0_1_0, LS_00000227c77567a0_1_4;
L_00000227c7756980 .part L_00000227c77567a0, 16, 1;
S_00000227c75d6410 .scope generate, "adderStage[0]" "adderStage[0]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777bc30 .param/l "i" 0 4 26, +C4<00>;
S_00000227c75d65a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c75d6410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7785a40 .functor XOR 1, L_00000227c7754f40, L_00000227c7754680, C4<0>, C4<0>;
L_00000227c7784770 .functor AND 1, L_00000227c7754f40, L_00000227c7754680, C4<1>, C4<1>;
L_00000227c7785490 .functor XOR 1, L_00000227c7785a40, L_00000227c7754fe0, C4<0>, C4<0>;
L_00000227c7785340 .functor AND 1, L_00000227c7785a40, L_00000227c7754fe0, C4<1>, C4<1>;
L_00000227c7784bd0 .functor OR 1, L_00000227c7785340, L_00000227c7784770, C4<0>, C4<0>;
v00000227c778b470_0 .net "a", 0 0, L_00000227c7754f40;  1 drivers
v00000227c778a750_0 .net "b", 0 0, L_00000227c7754680;  1 drivers
v00000227c778c910_0 .net "cin", 0 0, L_00000227c7754fe0;  1 drivers
v00000227c778ac50_0 .net "cout", 0 0, L_00000227c7784bd0;  1 drivers
v00000227c778acf0_0 .net "sum", 0 0, L_00000227c7785490;  1 drivers
v00000227c778c9b0_0 .net "w1", 0 0, L_00000227c7785a40;  1 drivers
v00000227c778c730_0 .net "w2", 0 0, L_00000227c7784770;  1 drivers
v00000227c778ca50_0 .net "w3", 0 0, L_00000227c7785340;  1 drivers
S_00000227c75d6730 .scope generate, "adderStage[1]" "adderStage[1]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777c1b0 .param/l "i" 0 4 26, +C4<01>;
S_00000227c75a2d20 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c75d6730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7784c40 .functor XOR 1, L_00000227c7755da0, L_00000227c7755260, C4<0>, C4<0>;
L_00000227c7784cb0 .functor AND 1, L_00000227c7755da0, L_00000227c7755260, C4<1>, C4<1>;
L_00000227c7785030 .functor XOR 1, L_00000227c7784c40, L_00000227c77553a0, C4<0>, C4<0>;
L_00000227c77859d0 .functor AND 1, L_00000227c7784c40, L_00000227c77553a0, C4<1>, C4<1>;
L_00000227c7784380 .functor OR 1, L_00000227c77859d0, L_00000227c7784cb0, C4<0>, C4<0>;
v00000227c778cb90_0 .net "a", 0 0, L_00000227c7755da0;  1 drivers
v00000227c778a570_0 .net "b", 0 0, L_00000227c7755260;  1 drivers
v00000227c778b010_0 .net "cin", 0 0, L_00000227c77553a0;  1 drivers
v00000227c778bd30_0 .net "cout", 0 0, L_00000227c7784380;  1 drivers
v00000227c778a610_0 .net "sum", 0 0, L_00000227c7785030;  1 drivers
v00000227c778b290_0 .net "w1", 0 0, L_00000227c7784c40;  1 drivers
v00000227c778b510_0 .net "w2", 0 0, L_00000227c7784cb0;  1 drivers
v00000227c778b650_0 .net "w3", 0 0, L_00000227c77859d0;  1 drivers
S_00000227c75a2eb0 .scope generate, "adderStage[2]" "adderStage[2]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777b570 .param/l "i" 0 4 26, +C4<010>;
S_00000227c75a3040 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c75a2eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7785c00 .functor XOR 1, L_00000227c77540e0, L_00000227c7754b80, C4<0>, C4<0>;
L_00000227c7785110 .functor AND 1, L_00000227c77540e0, L_00000227c7754b80, C4<1>, C4<1>;
L_00000227c7785180 .functor XOR 1, L_00000227c7785c00, L_00000227c7754540, C4<0>, C4<0>;
L_00000227c77847e0 .functor AND 1, L_00000227c7785c00, L_00000227c7754540, C4<1>, C4<1>;
L_00000227c7784230 .functor OR 1, L_00000227c77847e0, L_00000227c7785110, C4<0>, C4<0>;
v00000227c778b6f0_0 .net "a", 0 0, L_00000227c77540e0;  1 drivers
v00000227c778ba10_0 .net "b", 0 0, L_00000227c7754b80;  1 drivers
v00000227c778b790_0 .net "cin", 0 0, L_00000227c7754540;  1 drivers
v00000227c778bab0_0 .net "cout", 0 0, L_00000227c7784230;  1 drivers
v00000227c778e490_0 .net "sum", 0 0, L_00000227c7785180;  1 drivers
v00000227c778e850_0 .net "w1", 0 0, L_00000227c7785c00;  1 drivers
v00000227c778ed50_0 .net "w2", 0 0, L_00000227c7785110;  1 drivers
v00000227c778e8f0_0 .net "w3", 0 0, L_00000227c77847e0;  1 drivers
S_00000227c7801020 .scope generate, "adderStage[3]" "adderStage[3]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777bfb0 .param/l "i" 0 4 26, +C4<011>;
S_00000227c78011b0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7801020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c77852d0 .functor XOR 1, L_00000227c7755800, L_00000227c7754c20, C4<0>, C4<0>;
L_00000227c77844d0 .functor AND 1, L_00000227c7755800, L_00000227c7754c20, C4<1>, C4<1>;
L_00000227c77857a0 .functor XOR 1, L_00000227c77852d0, L_00000227c7755e40, C4<0>, C4<0>;
L_00000227c7784850 .functor AND 1, L_00000227c77852d0, L_00000227c7755e40, C4<1>, C4<1>;
L_00000227c7785c70 .functor OR 1, L_00000227c7784850, L_00000227c77844d0, C4<0>, C4<0>;
v00000227c778e990_0 .net "a", 0 0, L_00000227c7755800;  1 drivers
v00000227c778ecb0_0 .net "b", 0 0, L_00000227c7754c20;  1 drivers
v00000227c778cd70_0 .net "cin", 0 0, L_00000227c7755e40;  1 drivers
v00000227c778e670_0 .net "cout", 0 0, L_00000227c7785c70;  1 drivers
v00000227c778f070_0 .net "sum", 0 0, L_00000227c77857a0;  1 drivers
v00000227c778d130_0 .net "w1", 0 0, L_00000227c77852d0;  1 drivers
v00000227c778dbd0_0 .net "w2", 0 0, L_00000227c77844d0;  1 drivers
v00000227c778d950_0 .net "w3", 0 0, L_00000227c7784850;  1 drivers
S_00000227c7801340 .scope generate, "adderStage[4]" "adderStage[4]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777bd70 .param/l "i" 0 4 26, +C4<0100>;
S_00000227c78014d0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7801340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c77850a0 .functor XOR 1, L_00000227c7755ee0, L_00000227c7755f80, C4<0>, C4<0>;
L_00000227c7785650 .functor AND 1, L_00000227c7755ee0, L_00000227c7755f80, C4<1>, C4<1>;
L_00000227c7784d90 .functor XOR 1, L_00000227c77850a0, L_00000227c7753aa0, C4<0>, C4<0>;
L_00000227c77848c0 .functor AND 1, L_00000227c77850a0, L_00000227c7753aa0, C4<1>, C4<1>;
L_00000227c7785810 .functor OR 1, L_00000227c77848c0, L_00000227c7785650, C4<0>, C4<0>;
v00000227c778edf0_0 .net "a", 0 0, L_00000227c7755ee0;  1 drivers
v00000227c778de50_0 .net "b", 0 0, L_00000227c7755f80;  1 drivers
v00000227c778d1d0_0 .net "cin", 0 0, L_00000227c7753aa0;  1 drivers
v00000227c778f250_0 .net "cout", 0 0, L_00000227c7785810;  1 drivers
v00000227c778dd10_0 .net "sum", 0 0, L_00000227c7784d90;  1 drivers
v00000227c778d270_0 .net "w1", 0 0, L_00000227c77850a0;  1 drivers
v00000227c778e5d0_0 .net "w2", 0 0, L_00000227c7785650;  1 drivers
v00000227c778d590_0 .net "w3", 0 0, L_00000227c77848c0;  1 drivers
S_00000227c7801cf0 .scope generate, "adderStage[5]" "adderStage[5]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777b6b0 .param/l "i" 0 4 26, +C4<0101>;
S_00000227c78019d0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7801cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7784e70 .functor XOR 1, L_00000227c7756020, L_00000227c77545e0, C4<0>, C4<0>;
L_00000227c7784ee0 .functor AND 1, L_00000227c7756020, L_00000227c77545e0, C4<1>, C4<1>;
L_00000227c77858f0 .functor XOR 1, L_00000227c7784e70, L_00000227c7753960, C4<0>, C4<0>;
L_00000227c7785ce0 .functor AND 1, L_00000227c7784e70, L_00000227c7753960, C4<1>, C4<1>;
L_00000227c77851f0 .functor OR 1, L_00000227c7785ce0, L_00000227c7784ee0, C4<0>, C4<0>;
v00000227c778e030_0 .net "a", 0 0, L_00000227c7756020;  1 drivers
v00000227c778d4f0_0 .net "b", 0 0, L_00000227c77545e0;  1 drivers
v00000227c778e7b0_0 .net "cin", 0 0, L_00000227c7753960;  1 drivers
v00000227c778ee90_0 .net "cout", 0 0, L_00000227c77851f0;  1 drivers
v00000227c778cff0_0 .net "sum", 0 0, L_00000227c77858f0;  1 drivers
v00000227c778e350_0 .net "w1", 0 0, L_00000227c7784e70;  1 drivers
v00000227c778e170_0 .net "w2", 0 0, L_00000227c7784ee0;  1 drivers
v00000227c778ddb0_0 .net "w3", 0 0, L_00000227c7785ce0;  1 drivers
S_00000227c78016b0 .scope generate, "adderStage[6]" "adderStage[6]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777c0f0 .param/l "i" 0 4 26, +C4<0110>;
S_00000227c7801b60 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78016b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7785960 .functor XOR 1, L_00000227c7754180, L_00000227c7753a00, C4<0>, C4<0>;
L_00000227c77853b0 .functor AND 1, L_00000227c7754180, L_00000227c7753a00, C4<1>, C4<1>;
L_00000227c7785420 .functor XOR 1, L_00000227c7785960, L_00000227c7753b40, C4<0>, C4<0>;
L_00000227c7785ab0 .functor AND 1, L_00000227c7785960, L_00000227c7753b40, C4<1>, C4<1>;
L_00000227c7785570 .functor OR 1, L_00000227c7785ab0, L_00000227c77853b0, C4<0>, C4<0>;
v00000227c778ea30_0 .net "a", 0 0, L_00000227c7754180;  1 drivers
v00000227c778d450_0 .net "b", 0 0, L_00000227c7753a00;  1 drivers
v00000227c778ce10_0 .net "cin", 0 0, L_00000227c7753b40;  1 drivers
v00000227c778ef30_0 .net "cout", 0 0, L_00000227c7785570;  1 drivers
v00000227c778d310_0 .net "sum", 0 0, L_00000227c7785420;  1 drivers
v00000227c778def0_0 .net "w1", 0 0, L_00000227c7785960;  1 drivers
v00000227c778f1b0_0 .net "w2", 0 0, L_00000227c77853b0;  1 drivers
v00000227c778ceb0_0 .net "w3", 0 0, L_00000227c7785ab0;  1 drivers
S_00000227c78024c0 .scope generate, "adderStage[7]" "adderStage[7]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777bdb0 .param/l "i" 0 4 26, +C4<0111>;
S_00000227c7801840 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78024c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c77842a0 .functor XOR 1, L_00000227c7753be0, L_00000227c77547c0, C4<0>, C4<0>;
L_00000227c77845b0 .functor AND 1, L_00000227c7753be0, L_00000227c77547c0, C4<1>, C4<1>;
L_00000227c7784930 .functor XOR 1, L_00000227c77842a0, L_00000227c7753fa0, C4<0>, C4<0>;
L_00000227c77856c0 .functor AND 1, L_00000227c77842a0, L_00000227c7753fa0, C4<1>, C4<1>;
L_00000227c7784460 .functor OR 1, L_00000227c77856c0, L_00000227c77845b0, C4<0>, C4<0>;
v00000227c778efd0_0 .net "a", 0 0, L_00000227c7753be0;  1 drivers
v00000227c778df90_0 .net "b", 0 0, L_00000227c77547c0;  1 drivers
v00000227c778ead0_0 .net "cin", 0 0, L_00000227c7753fa0;  1 drivers
v00000227c778db30_0 .net "cout", 0 0, L_00000227c7784460;  1 drivers
v00000227c778eb70_0 .net "sum", 0 0, L_00000227c7784930;  1 drivers
v00000227c778d3b0_0 .net "w1", 0 0, L_00000227c77842a0;  1 drivers
v00000227c778e710_0 .net "w2", 0 0, L_00000227c77845b0;  1 drivers
v00000227c778f110_0 .net "w3", 0 0, L_00000227c77856c0;  1 drivers
S_00000227c78021a0 .scope generate, "adderStage[8]" "adderStage[8]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777bdf0 .param/l "i" 0 4 26, +C4<01000>;
S_00000227c7801e80 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78021a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7784540 .functor XOR 1, L_00000227c7753dc0, L_00000227c7754220, C4<0>, C4<0>;
L_00000227c7784700 .functor AND 1, L_00000227c7753dc0, L_00000227c7754220, C4<1>, C4<1>;
L_00000227c7785f80 .functor XOR 1, L_00000227c7784540, L_00000227c77542c0, C4<0>, C4<0>;
L_00000227c7786220 .functor AND 1, L_00000227c7784540, L_00000227c77542c0, C4<1>, C4<1>;
L_00000227c7786450 .functor OR 1, L_00000227c7786220, L_00000227c7784700, C4<0>, C4<0>;
v00000227c778ec10_0 .net "a", 0 0, L_00000227c7753dc0;  1 drivers
v00000227c778e210_0 .net "b", 0 0, L_00000227c7754220;  1 drivers
v00000227c778dc70_0 .net "cin", 0 0, L_00000227c77542c0;  1 drivers
v00000227c778e530_0 .net "cout", 0 0, L_00000227c7786450;  1 drivers
v00000227c778f2f0_0 .net "sum", 0 0, L_00000227c7785f80;  1 drivers
v00000227c778f390_0 .net "w1", 0 0, L_00000227c7784540;  1 drivers
v00000227c778f430_0 .net "w2", 0 0, L_00000227c7784700;  1 drivers
v00000227c778e0d0_0 .net "w3", 0 0, L_00000227c7786220;  1 drivers
S_00000227c7802010 .scope generate, "adderStage[9]" "adderStage[9]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777c030 .param/l "i" 0 4 26, +C4<01001>;
S_00000227c7802330 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7802010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7786290 .functor XOR 1, L_00000227c7754360, L_00000227c7754860, C4<0>, C4<0>;
L_00000227c7786300 .functor AND 1, L_00000227c7754360, L_00000227c7754860, C4<1>, C4<1>;
L_00000227c7786140 .functor XOR 1, L_00000227c7786290, L_00000227c7754900, C4<0>, C4<0>;
L_00000227c77861b0 .functor AND 1, L_00000227c7786290, L_00000227c7754900, C4<1>, C4<1>;
L_00000227c7786370 .functor OR 1, L_00000227c77861b0, L_00000227c7786300, C4<0>, C4<0>;
v00000227c778f4d0_0 .net "a", 0 0, L_00000227c7754360;  1 drivers
v00000227c778cf50_0 .net "b", 0 0, L_00000227c7754860;  1 drivers
v00000227c778d090_0 .net "cin", 0 0, L_00000227c7754900;  1 drivers
v00000227c778d630_0 .net "cout", 0 0, L_00000227c7786370;  1 drivers
v00000227c778d6d0_0 .net "sum", 0 0, L_00000227c7786140;  1 drivers
v00000227c778e2b0_0 .net "w1", 0 0, L_00000227c7786290;  1 drivers
v00000227c778e3f0_0 .net "w2", 0 0, L_00000227c7786300;  1 drivers
v00000227c778d770_0 .net "w3", 0 0, L_00000227c77861b0;  1 drivers
S_00000227c78029e0 .scope generate, "adderStage[10]" "adderStage[10]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777b5f0 .param/l "i" 0 4 26, +C4<01010>;
S_00000227c7802d00 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78029e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c77863e0 .functor XOR 1, L_00000227c7756e80, L_00000227c7756660, C4<0>, C4<0>;
L_00000227c7785ff0 .functor AND 1, L_00000227c7756e80, L_00000227c7756660, C4<1>, C4<1>;
L_00000227c77860d0 .functor XOR 1, L_00000227c77863e0, L_00000227c7756840, C4<0>, C4<0>;
L_00000227c7785d50 .functor AND 1, L_00000227c77863e0, L_00000227c7756840, C4<1>, C4<1>;
L_00000227c7785dc0 .functor OR 1, L_00000227c7785d50, L_00000227c7785ff0, C4<0>, C4<0>;
v00000227c778d810_0 .net "a", 0 0, L_00000227c7756e80;  1 drivers
v00000227c778d8b0_0 .net "b", 0 0, L_00000227c7756660;  1 drivers
v00000227c778d9f0_0 .net "cin", 0 0, L_00000227c7756840;  1 drivers
v00000227c778da90_0 .net "cout", 0 0, L_00000227c7785dc0;  1 drivers
v00000227c7790510_0 .net "sum", 0 0, L_00000227c77860d0;  1 drivers
v00000227c7790dd0_0 .net "w1", 0 0, L_00000227c77863e0;  1 drivers
v00000227c7790e70_0 .net "w2", 0 0, L_00000227c7785ff0;  1 drivers
v00000227c7791c30_0 .net "w3", 0 0, L_00000227c7785d50;  1 drivers
S_00000227c7803e30 .scope generate, "adderStage[11]" "adderStage[11]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777c130 .param/l "i" 0 4 26, +C4<01011>;
S_00000227c7803020 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7803e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7786060 .functor XOR 1, L_00000227c7756f20, L_00000227c77560c0, C4<0>, C4<0>;
L_00000227c7785e30 .functor AND 1, L_00000227c7756f20, L_00000227c77560c0, C4<1>, C4<1>;
L_00000227c7785ea0 .functor XOR 1, L_00000227c7786060, L_00000227c77565c0, C4<0>, C4<0>;
L_00000227c7785f10 .functor AND 1, L_00000227c7786060, L_00000227c77565c0, C4<1>, C4<1>;
L_00000227c7848de0 .functor OR 1, L_00000227c7785f10, L_00000227c7785e30, C4<0>, C4<0>;
v00000227c7791730_0 .net "a", 0 0, L_00000227c7756f20;  1 drivers
v00000227c778f9d0_0 .net "b", 0 0, L_00000227c77560c0;  1 drivers
v00000227c7790bf0_0 .net "cin", 0 0, L_00000227c77565c0;  1 drivers
v00000227c7790f10_0 .net "cout", 0 0, L_00000227c7848de0;  1 drivers
v00000227c778fd90_0 .net "sum", 0 0, L_00000227c7785ea0;  1 drivers
v00000227c7790650_0 .net "w1", 0 0, L_00000227c7786060;  1 drivers
v00000227c7790a10_0 .net "w2", 0 0, L_00000227c7785e30;  1 drivers
v00000227c7790830_0 .net "w3", 0 0, L_00000227c7785f10;  1 drivers
S_00000227c7802e90 .scope generate, "adderStage[12]" "adderStage[12]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777b770 .param/l "i" 0 4 26, +C4<01100>;
S_00000227c7802b70 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7802e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c78497f0 .functor XOR 1, L_00000227c7756a20, L_00000227c7756700, C4<0>, C4<0>;
L_00000227c7849400 .functor AND 1, L_00000227c7756a20, L_00000227c7756700, C4<1>, C4<1>;
L_00000227c7849da0 .functor XOR 1, L_00000227c78497f0, L_00000227c7756160, C4<0>, C4<0>;
L_00000227c784a270 .functor AND 1, L_00000227c78497f0, L_00000227c7756160, C4<1>, C4<1>;
L_00000227c7849470 .functor OR 1, L_00000227c784a270, L_00000227c7849400, C4<0>, C4<0>;
v00000227c7790fb0_0 .net "a", 0 0, L_00000227c7756a20;  1 drivers
v00000227c77915f0_0 .net "b", 0 0, L_00000227c7756700;  1 drivers
v00000227c7791690_0 .net "cin", 0 0, L_00000227c7756160;  1 drivers
v00000227c778fbb0_0 .net "cout", 0 0, L_00000227c7849470;  1 drivers
v00000227c778f930_0 .net "sum", 0 0, L_00000227c7849da0;  1 drivers
v00000227c778fa70_0 .net "w1", 0 0, L_00000227c78497f0;  1 drivers
v00000227c7790ab0_0 .net "w2", 0 0, L_00000227c7849400;  1 drivers
v00000227c7790330_0 .net "w3", 0 0, L_00000227c784a270;  1 drivers
S_00000227c7803340 .scope generate, "adderStage[13]" "adderStage[13]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777bff0 .param/l "i" 0 4 26, +C4<01101>;
S_00000227c78026c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7803340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7848fa0 .functor XOR 1, L_00000227c7756ac0, L_00000227c7756340, C4<0>, C4<0>;
L_00000227c7849940 .functor AND 1, L_00000227c7756ac0, L_00000227c7756340, C4<1>, C4<1>;
L_00000227c7849fd0 .functor XOR 1, L_00000227c7848fa0, L_00000227c7756b60, C4<0>, C4<0>;
L_00000227c78490f0 .functor AND 1, L_00000227c7848fa0, L_00000227c7756b60, C4<1>, C4<1>;
L_00000227c784a3c0 .functor OR 1, L_00000227c78490f0, L_00000227c7849940, C4<0>, C4<0>;
v00000227c778f570_0 .net "a", 0 0, L_00000227c7756ac0;  1 drivers
v00000227c77917d0_0 .net "b", 0 0, L_00000227c7756340;  1 drivers
v00000227c7790b50_0 .net "cin", 0 0, L_00000227c7756b60;  1 drivers
v00000227c7790010_0 .net "cout", 0 0, L_00000227c784a3c0;  1 drivers
v00000227c7791910_0 .net "sum", 0 0, L_00000227c7849fd0;  1 drivers
v00000227c778fb10_0 .net "w1", 0 0, L_00000227c7848fa0;  1 drivers
v00000227c778f610_0 .net "w2", 0 0, L_00000227c7849940;  1 drivers
v00000227c778fed0_0 .net "w3", 0 0, L_00000227c78490f0;  1 drivers
S_00000227c7802850 .scope generate, "adderStage[14]" "adderStage[14]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777c070 .param/l "i" 0 4 26, +C4<01110>;
S_00000227c78031b0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7802850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c78496a0 .functor XOR 1, L_00000227c77563e0, L_00000227c77562a0, C4<0>, C4<0>;
L_00000227c78491d0 .functor AND 1, L_00000227c77563e0, L_00000227c77562a0, C4<1>, C4<1>;
L_00000227c7848f30 .functor XOR 1, L_00000227c78496a0, L_00000227c7756de0, C4<0>, C4<0>;
L_00000227c7848c90 .functor AND 1, L_00000227c78496a0, L_00000227c7756de0, C4<1>, C4<1>;
L_00000227c784a200 .functor OR 1, L_00000227c7848c90, L_00000227c78491d0, C4<0>, C4<0>;
v00000227c77912d0_0 .net "a", 0 0, L_00000227c77563e0;  1 drivers
v00000227c7790c90_0 .net "b", 0 0, L_00000227c77562a0;  1 drivers
v00000227c77919b0_0 .net "cin", 0 0, L_00000227c7756de0;  1 drivers
v00000227c7791050_0 .net "cout", 0 0, L_00000227c784a200;  1 drivers
v00000227c7791550_0 .net "sum", 0 0, L_00000227c7848f30;  1 drivers
v00000227c77905b0_0 .net "w1", 0 0, L_00000227c78496a0;  1 drivers
v00000227c77910f0_0 .net "w2", 0 0, L_00000227c78491d0;  1 drivers
v00000227c778fc50_0 .net "w3", 0 0, L_00000227c7848c90;  1 drivers
S_00000227c78034d0 .scope generate, "adderStage[15]" "adderStage[15]" 4 26, 4 26 0, S_00000227c77ab7c0;
 .timescale -9 -12;
P_00000227c777bb70 .param/l "i" 0 4 26, +C4<01111>;
S_00000227c7803660 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78034d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7848d70 .functor XOR 1, L_00000227c7756d40, L_00000227c7756200, C4<0>, C4<0>;
L_00000227c7849f60 .functor AND 1, L_00000227c7756d40, L_00000227c7756200, C4<1>, C4<1>;
L_00000227c78495c0 .functor XOR 1, L_00000227c7848d70, L_00000227c7756480, C4<0>, C4<0>;
L_00000227c784a4a0 .functor AND 1, L_00000227c7848d70, L_00000227c7756480, C4<1>, C4<1>;
L_00000227c78499b0 .functor OR 1, L_00000227c784a4a0, L_00000227c7849f60, C4<0>, C4<0>;
v00000227c77903d0_0 .net "a", 0 0, L_00000227c7756d40;  1 drivers
v00000227c7790d30_0 .net "b", 0 0, L_00000227c7756200;  1 drivers
v00000227c77906f0_0 .net "cin", 0 0, L_00000227c7756480;  1 drivers
v00000227c77900b0_0 .net "cout", 0 0, L_00000227c78499b0;  1 drivers
v00000227c7791190_0 .net "sum", 0 0, L_00000227c78495c0;  1 drivers
v00000227c77901f0_0 .net "w1", 0 0, L_00000227c7848d70;  1 drivers
v00000227c778fe30_0 .net "w2", 0 0, L_00000227c7849f60;  1 drivers
v00000227c7791230_0 .net "w3", 0 0, L_00000227c784a4a0;  1 drivers
S_00000227c78037f0 .scope module, "dut32" "rca" 3 38, 4 13 0, S_00000227c77a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_00000227c777b5b0 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
L_00000227c785c5d0 .functor BUFZ 1, v00000227c77536e0_0, C4<0>, C4<0>, C4<0>;
v00000227c7816aa0_0 .net "A", 31 0, v00000227c7753500_0;  1 drivers
v00000227c7816b40_0 .net "B", 31 0, v00000227c7751c00_0;  1 drivers
v00000227c7815920_0 .net "Cin", 0 0, v00000227c77536e0_0;  alias, 1 drivers
v00000227c7816be0_0 .net "Cout", 0 0, L_00000227c7854e70;  alias, 1 drivers
v00000227c78160a0_0 .net "Sum", 31 0, L_00000227c7854bf0;  alias, 1 drivers
v00000227c7816e60_0 .net *"_ivl_229", 0 0, L_00000227c785c5d0;  1 drivers
v00000227c78170e0_0 .net "carry", 32 0, L_00000227c7854d30;  1 drivers
L_00000227c7756c00 .part v00000227c7753500_0, 0, 1;
L_00000227c7756ca0 .part v00000227c7751c00_0, 0, 1;
L_00000227c78522b0 .part L_00000227c7854d30, 0, 1;
L_00000227c7850a50 .part v00000227c7753500_0, 1, 1;
L_00000227c7852030 .part v00000227c7751c00_0, 1, 1;
L_00000227c7850af0 .part L_00000227c7854d30, 1, 1;
L_00000227c7850b90 .part v00000227c7753500_0, 2, 1;
L_00000227c78519f0 .part v00000227c7751c00_0, 2, 1;
L_00000227c7852f30 .part L_00000227c7854d30, 2, 1;
L_00000227c78511d0 .part v00000227c7753500_0, 3, 1;
L_00000227c78516d0 .part v00000227c7751c00_0, 3, 1;
L_00000227c78520d0 .part L_00000227c7854d30, 3, 1;
L_00000227c7851950 .part v00000227c7753500_0, 4, 1;
L_00000227c7852530 .part v00000227c7751c00_0, 4, 1;
L_00000227c7852a30 .part L_00000227c7854d30, 4, 1;
L_00000227c78525d0 .part v00000227c7753500_0, 5, 1;
L_00000227c7852c10 .part v00000227c7751c00_0, 5, 1;
L_00000227c7852670 .part L_00000227c7854d30, 5, 1;
L_00000227c7850c30 .part v00000227c7753500_0, 6, 1;
L_00000227c7851a90 .part v00000227c7751c00_0, 6, 1;
L_00000227c7850ff0 .part L_00000227c7854d30, 6, 1;
L_00000227c7852710 .part v00000227c7753500_0, 7, 1;
L_00000227c7852d50 .part v00000227c7751c00_0, 7, 1;
L_00000227c7851130 .part L_00000227c7854d30, 7, 1;
L_00000227c7852ad0 .part v00000227c7753500_0, 8, 1;
L_00000227c7851270 .part v00000227c7751c00_0, 8, 1;
L_00000227c7851f90 .part L_00000227c7854d30, 8, 1;
L_00000227c7851c70 .part v00000227c7753500_0, 9, 1;
L_00000227c7851b30 .part v00000227c7751c00_0, 9, 1;
L_00000227c7852e90 .part L_00000227c7854d30, 9, 1;
L_00000227c7851310 .part v00000227c7753500_0, 10, 1;
L_00000227c7852b70 .part v00000227c7751c00_0, 10, 1;
L_00000227c78527b0 .part L_00000227c7854d30, 10, 1;
L_00000227c7852850 .part v00000227c7753500_0, 11, 1;
L_00000227c7852df0 .part v00000227c7751c00_0, 11, 1;
L_00000227c7850f50 .part L_00000227c7854d30, 11, 1;
L_00000227c7852fd0 .part v00000227c7753500_0, 12, 1;
L_00000227c7851bd0 .part v00000227c7751c00_0, 12, 1;
L_00000227c78528f0 .part L_00000227c7854d30, 12, 1;
L_00000227c7852990 .part v00000227c7753500_0, 13, 1;
L_00000227c7852cb0 .part v00000227c7751c00_0, 13, 1;
L_00000227c7853070 .part L_00000227c7854d30, 13, 1;
L_00000227c7852350 .part v00000227c7753500_0, 14, 1;
L_00000227c7853110 .part v00000227c7751c00_0, 14, 1;
L_00000227c7850cd0 .part L_00000227c7854d30, 14, 1;
L_00000227c7851770 .part v00000227c7753500_0, 15, 1;
L_00000227c78531b0 .part v00000227c7751c00_0, 15, 1;
L_00000227c7852170 .part L_00000227c7854d30, 15, 1;
L_00000227c7850d70 .part v00000227c7753500_0, 16, 1;
L_00000227c7851d10 .part v00000227c7751c00_0, 16, 1;
L_00000227c78513b0 .part L_00000227c7854d30, 16, 1;
L_00000227c7850e10 .part v00000227c7753500_0, 17, 1;
L_00000227c7850eb0 .part v00000227c7751c00_0, 17, 1;
L_00000227c7852210 .part L_00000227c7854d30, 17, 1;
L_00000227c78523f0 .part v00000227c7753500_0, 18, 1;
L_00000227c7851090 .part v00000227c7751c00_0, 18, 1;
L_00000227c7851db0 .part L_00000227c7854d30, 18, 1;
L_00000227c7851450 .part v00000227c7753500_0, 19, 1;
L_00000227c78514f0 .part v00000227c7751c00_0, 19, 1;
L_00000227c7851e50 .part L_00000227c7854d30, 19, 1;
L_00000227c7851ef0 .part v00000227c7753500_0, 20, 1;
L_00000227c7851810 .part v00000227c7751c00_0, 20, 1;
L_00000227c7851590 .part L_00000227c7854d30, 20, 1;
L_00000227c7851630 .part v00000227c7753500_0, 21, 1;
L_00000227c78518b0 .part v00000227c7751c00_0, 21, 1;
L_00000227c7852490 .part L_00000227c7854d30, 21, 1;
L_00000227c7855190 .part v00000227c7753500_0, 22, 1;
L_00000227c78554b0 .part v00000227c7751c00_0, 22, 1;
L_00000227c78557d0 .part L_00000227c7854d30, 22, 1;
L_00000227c7854c90 .part v00000227c7753500_0, 23, 1;
L_00000227c7854830 .part v00000227c7751c00_0, 23, 1;
L_00000227c78555f0 .part L_00000227c7854d30, 23, 1;
L_00000227c7854290 .part v00000227c7753500_0, 24, 1;
L_00000227c78548d0 .part v00000227c7751c00_0, 24, 1;
L_00000227c7854ab0 .part L_00000227c7854d30, 24, 1;
L_00000227c7855550 .part v00000227c7753500_0, 25, 1;
L_00000227c7854dd0 .part v00000227c7751c00_0, 25, 1;
L_00000227c7853cf0 .part L_00000227c7854d30, 25, 1;
L_00000227c7855870 .part v00000227c7753500_0, 26, 1;
L_00000227c7854470 .part v00000227c7751c00_0, 26, 1;
L_00000227c7854150 .part L_00000227c7854d30, 26, 1;
L_00000227c7853a70 .part v00000227c7753500_0, 27, 1;
L_00000227c7853430 .part v00000227c7751c00_0, 27, 1;
L_00000227c7853610 .part L_00000227c7854d30, 27, 1;
L_00000227c7854a10 .part v00000227c7753500_0, 28, 1;
L_00000227c78541f0 .part v00000227c7751c00_0, 28, 1;
L_00000227c7853f70 .part L_00000227c7854d30, 28, 1;
L_00000227c7854510 .part v00000227c7753500_0, 29, 1;
L_00000227c7853750 .part v00000227c7751c00_0, 29, 1;
L_00000227c7853250 .part L_00000227c7854d30, 29, 1;
L_00000227c7853c50 .part v00000227c7753500_0, 30, 1;
L_00000227c7855730 .part v00000227c7751c00_0, 30, 1;
L_00000227c7854b50 .part L_00000227c7854d30, 30, 1;
L_00000227c7855910 .part v00000227c7753500_0, 31, 1;
L_00000227c7854970 .part v00000227c7751c00_0, 31, 1;
L_00000227c78534d0 .part L_00000227c7854d30, 31, 1;
LS_00000227c7854bf0_0_0 .concat8 [ 1 1 1 1], L_00000227c7849d30, L_00000227c7849ef0, L_00000227c7849080, L_00000227c7849710;
LS_00000227c7854bf0_0_4 .concat8 [ 1 1 1 1], L_00000227c78498d0, L_00000227c784a190, L_00000227c7849cc0, L_00000227c7849780;
LS_00000227c7854bf0_0_8 .concat8 [ 1 1 1 1], L_00000227c784acf0, L_00000227c784aa50, L_00000227c784ab30, L_00000227c784a820;
LS_00000227c7854bf0_0_12 .concat8 [ 1 1 1 1], L_00000227c78486e0, L_00000227c7848750, L_00000227c7847720, L_00000227c7847170;
LS_00000227c7854bf0_0_16 .concat8 [ 1 1 1 1], L_00000227c7848600, L_00000227c7847800, L_00000227c7847870, L_00000227c7848210;
LS_00000227c7854bf0_0_20 .concat8 [ 1 1 1 1], L_00000227c7848830, L_00000227c7847480, L_00000227c7848980, L_00000227c7847250;
LS_00000227c7854bf0_0_24 .concat8 [ 1 1 1 1], L_00000227c7847640, L_00000227c785d360, L_00000227c785d750, L_00000227c785d2f0;
LS_00000227c7854bf0_0_28 .concat8 [ 1 1 1 1], L_00000227c785d910, L_00000227c785d520, L_00000227c785d130, L_00000227c785d600;
LS_00000227c7854bf0_1_0 .concat8 [ 4 4 4 4], LS_00000227c7854bf0_0_0, LS_00000227c7854bf0_0_4, LS_00000227c7854bf0_0_8, LS_00000227c7854bf0_0_12;
LS_00000227c7854bf0_1_4 .concat8 [ 4 4 4 4], LS_00000227c7854bf0_0_16, LS_00000227c7854bf0_0_20, LS_00000227c7854bf0_0_24, LS_00000227c7854bf0_0_28;
L_00000227c7854bf0 .concat8 [ 16 16 0 0], LS_00000227c7854bf0_1_0, LS_00000227c7854bf0_1_4;
LS_00000227c7854d30_0_0 .concat8 [ 1 1 1 1], L_00000227c785c5d0, L_00000227c78494e0, L_00000227c7848e50, L_00000227c78492b0;
LS_00000227c7854d30_0_4 .concat8 [ 1 1 1 1], L_00000227c7849320, L_00000227c7849390, L_00000227c7849b00, L_00000227c784a580;
LS_00000227c7854d30_0_8 .concat8 [ 1 1 1 1], L_00000227c7848bb0, L_00000227c784a970, L_00000227c784a890, L_00000227c784aba0;
LS_00000227c7854d30_0_12 .concat8 [ 1 1 1 1], L_00000227c7848130, L_00000227c78471e0, L_00000227c78472c0, L_00000227c7847560;
LS_00000227c7854d30_0_16 .concat8 [ 1 1 1 1], L_00000227c7847e90, L_00000227c7846ed0, L_00000227c78487c0, L_00000227c78479c0;
LS_00000227c7854d30_0_20 .concat8 [ 1 1 1 1], L_00000227c7848670, L_00000227c78488a0, L_00000227c78474f0, L_00000227c7848590;
LS_00000227c7854d30_0_24 .concat8 [ 1 1 1 1], L_00000227c7847020, L_00000227c785c640, L_00000227c785d7c0, L_00000227c785d9f0;
LS_00000227c7854d30_0_28 .concat8 [ 1 1 1 1], L_00000227c785c2c0, L_00000227c785d3d0, L_00000227c785d1a0, L_00000227c785d440;
LS_00000227c7854d30_0_32 .concat8 [ 1 0 0 0], L_00000227c785cf70;
LS_00000227c7854d30_1_0 .concat8 [ 4 4 4 4], LS_00000227c7854d30_0_0, LS_00000227c7854d30_0_4, LS_00000227c7854d30_0_8, LS_00000227c7854d30_0_12;
LS_00000227c7854d30_1_4 .concat8 [ 4 4 4 4], LS_00000227c7854d30_0_16, LS_00000227c7854d30_0_20, LS_00000227c7854d30_0_24, LS_00000227c7854d30_0_28;
LS_00000227c7854d30_1_8 .concat8 [ 1 0 0 0], LS_00000227c7854d30_0_32;
L_00000227c7854d30 .concat8 [ 16 16 1 0], LS_00000227c7854d30_1_0, LS_00000227c7854d30_1_4, LS_00000227c7854d30_1_8;
L_00000227c7854e70 .part L_00000227c7854d30, 32, 1;
S_00000227c7804470 .scope generate, "adderStage[0]" "adderStage[0]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777bf30 .param/l "i" 0 4 26, +C4<00>;
S_00000227c7803980 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7804470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c784a2e0 .functor XOR 1, L_00000227c7756c00, L_00000227c7756ca0, C4<0>, C4<0>;
L_00000227c7849010 .functor AND 1, L_00000227c7756c00, L_00000227c7756ca0, C4<1>, C4<1>;
L_00000227c7849d30 .functor XOR 1, L_00000227c784a2e0, L_00000227c78522b0, C4<0>, C4<0>;
L_00000227c7849be0 .functor AND 1, L_00000227c784a2e0, L_00000227c78522b0, C4<1>, C4<1>;
L_00000227c78494e0 .functor OR 1, L_00000227c7849be0, L_00000227c7849010, C4<0>, C4<0>;
v00000227c7790970_0 .net "a", 0 0, L_00000227c7756c00;  1 drivers
v00000227c77914b0_0 .net "b", 0 0, L_00000227c7756ca0;  1 drivers
v00000227c7791a50_0 .net "cin", 0 0, L_00000227c78522b0;  1 drivers
v00000227c7791af0_0 .net "cout", 0 0, L_00000227c78494e0;  1 drivers
v00000227c7791b90_0 .net "sum", 0 0, L_00000227c7849d30;  1 drivers
v00000227c778fcf0_0 .net "w1", 0 0, L_00000227c784a2e0;  1 drivers
v00000227c778f6b0_0 .net "w2", 0 0, L_00000227c7849010;  1 drivers
v00000227c778ff70_0 .net "w3", 0 0, L_00000227c7849be0;  1 drivers
S_00000227c7804150 .scope generate, "adderStage[1]" "adderStage[1]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777c170 .param/l "i" 0 4 26, +C4<01>;
S_00000227c78042e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7804150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c784a350 .functor XOR 1, L_00000227c7850a50, L_00000227c7852030, C4<0>, C4<0>;
L_00000227c7849e10 .functor AND 1, L_00000227c7850a50, L_00000227c7852030, C4<1>, C4<1>;
L_00000227c7849ef0 .functor XOR 1, L_00000227c784a350, L_00000227c7850af0, C4<0>, C4<0>;
L_00000227c7849a20 .functor AND 1, L_00000227c784a350, L_00000227c7850af0, C4<1>, C4<1>;
L_00000227c7848e50 .functor OR 1, L_00000227c7849a20, L_00000227c7849e10, C4<0>, C4<0>;
v00000227c778f750_0 .net "a", 0 0, L_00000227c7850a50;  1 drivers
v00000227c7790150_0 .net "b", 0 0, L_00000227c7852030;  1 drivers
v00000227c7790290_0 .net "cin", 0 0, L_00000227c7850af0;  1 drivers
v00000227c778f7f0_0 .net "cout", 0 0, L_00000227c7848e50;  1 drivers
v00000227c778f890_0 .net "sum", 0 0, L_00000227c7849ef0;  1 drivers
v00000227c7792270_0 .net "w1", 0 0, L_00000227c784a350;  1 drivers
v00000227c77923b0_0 .net "w2", 0 0, L_00000227c7849e10;  1 drivers
v00000227c7791e10_0 .net "w3", 0 0, L_00000227c7849a20;  1 drivers
S_00000227c7803b10 .scope generate, "adderStage[2]" "adderStage[2]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777be30 .param/l "i" 0 4 26, +C4<010>;
S_00000227c7803fc0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7803b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7848b40 .functor XOR 1, L_00000227c7850b90, L_00000227c78519f0, C4<0>, C4<0>;
L_00000227c7848ec0 .functor AND 1, L_00000227c7850b90, L_00000227c78519f0, C4<1>, C4<1>;
L_00000227c7849080 .functor XOR 1, L_00000227c7848b40, L_00000227c7852f30, C4<0>, C4<0>;
L_00000227c7849a90 .functor AND 1, L_00000227c7848b40, L_00000227c7852f30, C4<1>, C4<1>;
L_00000227c78492b0 .functor OR 1, L_00000227c7849a90, L_00000227c7848ec0, C4<0>, C4<0>;
v00000227c7792130_0 .net "a", 0 0, L_00000227c7850b90;  1 drivers
v00000227c7791f50_0 .net "b", 0 0, L_00000227c78519f0;  1 drivers
v00000227c7792090_0 .net "cin", 0 0, L_00000227c7852f30;  1 drivers
v00000227c77921d0_0 .net "cout", 0 0, L_00000227c78492b0;  1 drivers
v00000227c7791d70_0 .net "sum", 0 0, L_00000227c7849080;  1 drivers
v00000227c7791eb0_0 .net "w1", 0 0, L_00000227c7848b40;  1 drivers
v00000227c7791ff0_0 .net "w2", 0 0, L_00000227c7848ec0;  1 drivers
v00000227c7792450_0 .net "w3", 0 0, L_00000227c7849a90;  1 drivers
S_00000227c7803ca0 .scope generate, "adderStage[3]" "adderStage[3]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777b870 .param/l "i" 0 4 26, +C4<011>;
S_00000227c780e490 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7803ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c784a040 .functor XOR 1, L_00000227c78511d0, L_00000227c78516d0, C4<0>, C4<0>;
L_00000227c7849b70 .functor AND 1, L_00000227c78511d0, L_00000227c78516d0, C4<1>, C4<1>;
L_00000227c7849710 .functor XOR 1, L_00000227c784a040, L_00000227c78520d0, C4<0>, C4<0>;
L_00000227c784a0b0 .functor AND 1, L_00000227c784a040, L_00000227c78520d0, C4<1>, C4<1>;
L_00000227c7849320 .functor OR 1, L_00000227c784a0b0, L_00000227c7849b70, C4<0>, C4<0>;
v00000227c7792310_0 .net "a", 0 0, L_00000227c78511d0;  1 drivers
v00000227c776ff50_0 .net "b", 0 0, L_00000227c78516d0;  1 drivers
v00000227c776faf0_0 .net "cin", 0 0, L_00000227c78520d0;  1 drivers
v00000227c77690b0_0 .net "cout", 0 0, L_00000227c7849320;  1 drivers
v00000227c7768e30_0 .net "sum", 0 0, L_00000227c7849710;  1 drivers
v00000227c77696f0_0 .net "w1", 0 0, L_00000227c784a040;  1 drivers
v00000227c7769830_0 .net "w2", 0 0, L_00000227c7849b70;  1 drivers
v00000227c7769c90_0 .net "w3", 0 0, L_00000227c784a0b0;  1 drivers
S_00000227c780d4f0 .scope generate, "adderStage[4]" "adderStage[4]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777c1f0 .param/l "i" 0 4 26, +C4<0100>;
S_00000227c780ca00 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780d4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7849160 .functor XOR 1, L_00000227c7851950, L_00000227c7852530, C4<0>, C4<0>;
L_00000227c7849860 .functor AND 1, L_00000227c7851950, L_00000227c7852530, C4<1>, C4<1>;
L_00000227c78498d0 .functor XOR 1, L_00000227c7849160, L_00000227c7852a30, C4<0>, C4<0>;
L_00000227c7849240 .functor AND 1, L_00000227c7849160, L_00000227c7852a30, C4<1>, C4<1>;
L_00000227c7849390 .functor OR 1, L_00000227c7849240, L_00000227c7849860, C4<0>, C4<0>;
v00000227c7769e70_0 .net "a", 0 0, L_00000227c7851950;  1 drivers
v00000227c7769970_0 .net "b", 0 0, L_00000227c7852530;  1 drivers
v00000227c7769fb0_0 .net "cin", 0 0, L_00000227c7852a30;  1 drivers
v00000227c776a230_0 .net "cout", 0 0, L_00000227c7849390;  1 drivers
v00000227c776a410_0 .net "sum", 0 0, L_00000227c78498d0;  1 drivers
v00000227c776a5f0_0 .net "w1", 0 0, L_00000227c7849160;  1 drivers
v00000227c776a730_0 .net "w2", 0 0, L_00000227c7849860;  1 drivers
v00000227c776b950_0 .net "w3", 0 0, L_00000227c7849240;  1 drivers
S_00000227c780d040 .scope generate, "adderStage[5]" "adderStage[5]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777bbb0 .param/l "i" 0 4 26, +C4<0101>;
S_00000227c780cb90 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780d040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7848a60 .functor XOR 1, L_00000227c78525d0, L_00000227c7852c10, C4<0>, C4<0>;
L_00000227c784a120 .functor AND 1, L_00000227c78525d0, L_00000227c7852c10, C4<1>, C4<1>;
L_00000227c784a190 .functor XOR 1, L_00000227c7848a60, L_00000227c7852670, C4<0>, C4<0>;
L_00000227c7849550 .functor AND 1, L_00000227c7848a60, L_00000227c7852670, C4<1>, C4<1>;
L_00000227c7849b00 .functor OR 1, L_00000227c7849550, L_00000227c784a120, C4<0>, C4<0>;
v00000227c776aa50_0 .net "a", 0 0, L_00000227c78525d0;  1 drivers
v00000227c776acd0_0 .net "b", 0 0, L_00000227c7852c10;  1 drivers
v00000227c776c5d0_0 .net "cin", 0 0, L_00000227c7852670;  1 drivers
v00000227c776cb70_0 .net "cout", 0 0, L_00000227c7849b00;  1 drivers
v00000227c776c350_0 .net "sum", 0 0, L_00000227c784a190;  1 drivers
v00000227c776b130_0 .net "w1", 0 0, L_00000227c7848a60;  1 drivers
v00000227c776aeb0_0 .net "w2", 0 0, L_00000227c784a120;  1 drivers
v00000227c776c7b0_0 .net "w3", 0 0, L_00000227c7849550;  1 drivers
S_00000227c780c870 .scope generate, "adderStage[6]" "adderStage[6]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777bbf0 .param/l "i" 0 4 26, +C4<0110>;
S_00000227c780cd20 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780c870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c784a430 .functor XOR 1, L_00000227c7850c30, L_00000227c7851a90, C4<0>, C4<0>;
L_00000227c7849c50 .functor AND 1, L_00000227c7850c30, L_00000227c7851a90, C4<1>, C4<1>;
L_00000227c7849cc0 .functor XOR 1, L_00000227c784a430, L_00000227c7850ff0, C4<0>, C4<0>;
L_00000227c784a510 .functor AND 1, L_00000227c784a430, L_00000227c7850ff0, C4<1>, C4<1>;
L_00000227c784a580 .functor OR 1, L_00000227c784a510, L_00000227c7849c50, C4<0>, C4<0>;
v00000227c776cc10_0 .net "a", 0 0, L_00000227c7850c30;  1 drivers
v00000227c776b1d0_0 .net "b", 0 0, L_00000227c7851a90;  1 drivers
v00000227c776bb30_0 .net "cin", 0 0, L_00000227c7850ff0;  1 drivers
v00000227c776cd50_0 .net "cout", 0 0, L_00000227c784a580;  1 drivers
v00000227c776d610_0 .net "sum", 0 0, L_00000227c7849cc0;  1 drivers
v00000227c776df70_0 .net "w1", 0 0, L_00000227c784a430;  1 drivers
v00000227c776f370_0 .net "w2", 0 0, L_00000227c7849c50;  1 drivers
v00000227c776f230_0 .net "w3", 0 0, L_00000227c784a510;  1 drivers
S_00000227c780d810 .scope generate, "adderStage[7]" "adderStage[7]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777b6f0 .param/l "i" 0 4 26, +C4<0111>;
S_00000227c780ceb0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780d810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c78489f0 .functor XOR 1, L_00000227c7852710, L_00000227c7852d50, C4<0>, C4<0>;
L_00000227c7849630 .functor AND 1, L_00000227c7852710, L_00000227c7852d50, C4<1>, C4<1>;
L_00000227c7849780 .functor XOR 1, L_00000227c78489f0, L_00000227c7851130, C4<0>, C4<0>;
L_00000227c7848ad0 .functor AND 1, L_00000227c78489f0, L_00000227c7851130, C4<1>, C4<1>;
L_00000227c7848bb0 .functor OR 1, L_00000227c7848ad0, L_00000227c7849630, C4<0>, C4<0>;
v00000227c776e010_0 .net "a", 0 0, L_00000227c7852710;  1 drivers
v00000227c776f5f0_0 .net "b", 0 0, L_00000227c7852d50;  1 drivers
v00000227c776e510_0 .net "cin", 0 0, L_00000227c7851130;  1 drivers
v00000227c776ea10_0 .net "cout", 0 0, L_00000227c7848bb0;  1 drivers
v00000227c776e650_0 .net "sum", 0 0, L_00000227c7849780;  1 drivers
v00000227c776e790_0 .net "w1", 0 0, L_00000227c78489f0;  1 drivers
v00000227c776e970_0 .net "w2", 0 0, L_00000227c7849630;  1 drivers
v00000227c776eab0_0 .net "w3", 0 0, L_00000227c7848ad0;  1 drivers
S_00000227c780d360 .scope generate, "adderStage[8]" "adderStage[8]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777c4f0 .param/l "i" 0 4 26, +C4<01000>;
S_00000227c780d1d0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780d360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7848c20 .functor XOR 1, L_00000227c7852ad0, L_00000227c7851270, C4<0>, C4<0>;
L_00000227c7848d00 .functor AND 1, L_00000227c7852ad0, L_00000227c7851270, C4<1>, C4<1>;
L_00000227c784acf0 .functor XOR 1, L_00000227c7848c20, L_00000227c7851f90, C4<0>, C4<0>;
L_00000227c784a900 .functor AND 1, L_00000227c7848c20, L_00000227c7851f90, C4<1>, C4<1>;
L_00000227c784a970 .functor OR 1, L_00000227c784a900, L_00000227c7848d00, C4<0>, C4<0>;
v00000227c776f7d0_0 .net "a", 0 0, L_00000227c7852ad0;  1 drivers
v00000227c7736740_0 .net "b", 0 0, L_00000227c7851270;  1 drivers
v00000227c7734e40_0 .net "cin", 0 0, L_00000227c7851f90;  1 drivers
v00000227c7736ba0_0 .net "cout", 0 0, L_00000227c784a970;  1 drivers
v00000227c7736ec0_0 .net "sum", 0 0, L_00000227c784acf0;  1 drivers
v00000227c7735d40_0 .net "w1", 0 0, L_00000227c7848c20;  1 drivers
v00000227c7735160_0 .net "w2", 0 0, L_00000227c7848d00;  1 drivers
v00000227c7736c40_0 .net "w3", 0 0, L_00000227c784a900;  1 drivers
S_00000227c780dfe0 .scope generate, "adderStage[9]" "adderStage[9]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777c230 .param/l "i" 0 4 26, +C4<01001>;
S_00000227c780dcc0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780dfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c784a9e0 .functor XOR 1, L_00000227c7851c70, L_00000227c7851b30, C4<0>, C4<0>;
L_00000227c784a6d0 .functor AND 1, L_00000227c7851c70, L_00000227c7851b30, C4<1>, C4<1>;
L_00000227c784aa50 .functor XOR 1, L_00000227c784a9e0, L_00000227c7852e90, C4<0>, C4<0>;
L_00000227c784a740 .functor AND 1, L_00000227c784a9e0, L_00000227c7852e90, C4<1>, C4<1>;
L_00000227c784a890 .functor OR 1, L_00000227c784a740, L_00000227c784a6d0, C4<0>, C4<0>;
v00000227c77358e0_0 .net "a", 0 0, L_00000227c7851c70;  1 drivers
v00000227c7736f60_0 .net "b", 0 0, L_00000227c7851b30;  1 drivers
v00000227c77370a0_0 .net "cin", 0 0, L_00000227c7852e90;  1 drivers
v00000227c7735200_0 .net "cout", 0 0, L_00000227c784a890;  1 drivers
v00000227c7735660_0 .net "sum", 0 0, L_00000227c784aa50;  1 drivers
v00000227c7735700_0 .net "w1", 0 0, L_00000227c784a9e0;  1 drivers
v00000227c7738040_0 .net "w2", 0 0, L_00000227c784a6d0;  1 drivers
v00000227c77382c0_0 .net "w3", 0 0, L_00000227c784a740;  1 drivers
S_00000227c780db30 .scope generate, "adderStage[10]" "adderStage[10]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777c270 .param/l "i" 0 4 26, +C4<01010>;
S_00000227c780d9a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780db30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c784aac0 .functor XOR 1, L_00000227c7851310, L_00000227c7852b70, C4<0>, C4<0>;
L_00000227c784a7b0 .functor AND 1, L_00000227c7851310, L_00000227c7852b70, C4<1>, C4<1>;
L_00000227c784ab30 .functor XOR 1, L_00000227c784aac0, L_00000227c78527b0, C4<0>, C4<0>;
L_00000227c784a5f0 .functor AND 1, L_00000227c784aac0, L_00000227c78527b0, C4<1>, C4<1>;
L_00000227c784aba0 .functor OR 1, L_00000227c784a5f0, L_00000227c784a7b0, C4<0>, C4<0>;
v00000227c77387c0_0 .net "a", 0 0, L_00000227c7851310;  1 drivers
v00000227c7738ae0_0 .net "b", 0 0, L_00000227c7852b70;  1 drivers
v00000227c7737640_0 .net "cin", 0 0, L_00000227c78527b0;  1 drivers
v00000227c7737a00_0 .net "cout", 0 0, L_00000227c784aba0;  1 drivers
v00000227c7737820_0 .net "sum", 0 0, L_00000227c784ab30;  1 drivers
v00000227c77378c0_0 .net "w1", 0 0, L_00000227c784aac0;  1 drivers
v00000227c7759c70_0 .net "w2", 0 0, L_00000227c784a7b0;  1 drivers
v00000227c7759db0_0 .net "w3", 0 0, L_00000227c784a5f0;  1 drivers
S_00000227c780d680 .scope generate, "adderStage[11]" "adderStage[11]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777c2b0 .param/l "i" 0 4 26, +C4<01011>;
S_00000227c780de50 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780d680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c784ac10 .functor XOR 1, L_00000227c7852850, L_00000227c7852df0, C4<0>, C4<0>;
L_00000227c784a660 .functor AND 1, L_00000227c7852850, L_00000227c7852df0, C4<1>, C4<1>;
L_00000227c784a820 .functor XOR 1, L_00000227c784ac10, L_00000227c7850f50, C4<0>, C4<0>;
L_00000227c784ac80 .functor AND 1, L_00000227c784ac10, L_00000227c7850f50, C4<1>, C4<1>;
L_00000227c7848130 .functor OR 1, L_00000227c784ac80, L_00000227c784a660, C4<0>, C4<0>;
v00000227c775a7b0_0 .net "a", 0 0, L_00000227c7852850;  1 drivers
v00000227c775ad50_0 .net "b", 0 0, L_00000227c7852df0;  1 drivers
v00000227c775ae90_0 .net "cin", 0 0, L_00000227c7850f50;  1 drivers
v00000227c7759e50_0 .net "cout", 0 0, L_00000227c7848130;  1 drivers
v00000227c775a170_0 .net "sum", 0 0, L_00000227c784a820;  1 drivers
v00000227c775a3f0_0 .net "w1", 0 0, L_00000227c784ac10;  1 drivers
v00000227c7758370_0 .net "w2", 0 0, L_00000227c784a660;  1 drivers
v00000227c77584b0_0 .net "w3", 0 0, L_00000227c784ac80;  1 drivers
S_00000227c780e170 .scope generate, "adderStage[12]" "adderStage[12]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777c530 .param/l "i" 0 4 26, +C4<01100>;
S_00000227c780e300 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780e170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7848440 .functor XOR 1, L_00000227c7852fd0, L_00000227c7851bd0, C4<0>, C4<0>;
L_00000227c7847db0 .functor AND 1, L_00000227c7852fd0, L_00000227c7851bd0, C4<1>, C4<1>;
L_00000227c78486e0 .functor XOR 1, L_00000227c7848440, L_00000227c78528f0, C4<0>, C4<0>;
L_00000227c7846e60 .functor AND 1, L_00000227c7848440, L_00000227c78528f0, C4<1>, C4<1>;
L_00000227c78471e0 .functor OR 1, L_00000227c7846e60, L_00000227c7847db0, C4<0>, C4<0>;
v00000227c77591d0_0 .net "a", 0 0, L_00000227c7852fd0;  1 drivers
v00000227c7758870_0 .net "b", 0 0, L_00000227c7851bd0;  1 drivers
v00000227c77575b0_0 .net "cin", 0 0, L_00000227c78528f0;  1 drivers
v00000227c7757150_0 .net "cout", 0 0, L_00000227c78471e0;  1 drivers
v00000227c7759310_0 .net "sum", 0 0, L_00000227c78486e0;  1 drivers
v00000227c7757650_0 .net "w1", 0 0, L_00000227c7848440;  1 drivers
v00000227c77578d0_0 .net "w2", 0 0, L_00000227c7847db0;  1 drivers
v00000227c7757970_0 .net "w3", 0 0, L_00000227c7846e60;  1 drivers
S_00000227c780c6e0 .scope generate, "adderStage[13]" "adderStage[13]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777c2f0 .param/l "i" 0 4 26, +C4<01101>;
S_00000227c780f500 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780c6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7847090 .functor XOR 1, L_00000227c7852990, L_00000227c7852cb0, C4<0>, C4<0>;
L_00000227c78481a0 .functor AND 1, L_00000227c7852990, L_00000227c7852cb0, C4<1>, C4<1>;
L_00000227c7848750 .functor XOR 1, L_00000227c7847090, L_00000227c7853070, C4<0>, C4<0>;
L_00000227c7847e20 .functor AND 1, L_00000227c7847090, L_00000227c7853070, C4<1>, C4<1>;
L_00000227c78472c0 .functor OR 1, L_00000227c7847e20, L_00000227c78481a0, C4<0>, C4<0>;
v00000227c7757a10_0 .net "a", 0 0, L_00000227c7852990;  1 drivers
v00000227c7757fb0_0 .net "b", 0 0, L_00000227c7852cb0;  1 drivers
v00000227c7757bf0_0 .net "cin", 0 0, L_00000227c7853070;  1 drivers
v00000227c775e9d0_0 .net "cout", 0 0, L_00000227c78472c0;  1 drivers
v00000227c775f650_0 .net "sum", 0 0, L_00000227c7848750;  1 drivers
v00000227c775eb10_0 .net "w1", 0 0, L_00000227c7847090;  1 drivers
v00000227c775dad0_0 .net "w2", 0 0, L_00000227c78481a0;  1 drivers
v00000227c775e110_0 .net "w3", 0 0, L_00000227c7847e20;  1 drivers
S_00000227c780f050 .scope generate, "adderStage[14]" "adderStage[14]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777be70 .param/l "i" 0 4 26, +C4<01110>;
S_00000227c780ea10 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780f050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7847aa0 .functor XOR 1, L_00000227c7852350, L_00000227c7853110, C4<0>, C4<0>;
L_00000227c7847b10 .functor AND 1, L_00000227c7852350, L_00000227c7853110, C4<1>, C4<1>;
L_00000227c7847720 .functor XOR 1, L_00000227c7847aa0, L_00000227c7850cd0, C4<0>, C4<0>;
L_00000227c7847bf0 .functor AND 1, L_00000227c7847aa0, L_00000227c7850cd0, C4<1>, C4<1>;
L_00000227c7847560 .functor OR 1, L_00000227c7847bf0, L_00000227c7847b10, C4<0>, C4<0>;
v00000227c775d0d0_0 .net "a", 0 0, L_00000227c7852350;  1 drivers
v00000227c775db70_0 .net "b", 0 0, L_00000227c7853110;  1 drivers
v00000227c775eed0_0 .net "cin", 0 0, L_00000227c7850cd0;  1 drivers
v00000227c775d170_0 .net "cout", 0 0, L_00000227c7847560;  1 drivers
v00000227c775f010_0 .net "sum", 0 0, L_00000227c7847720;  1 drivers
v00000227c775df30_0 .net "w1", 0 0, L_00000227c7847aa0;  1 drivers
v00000227c775dfd0_0 .net "w2", 0 0, L_00000227c7847b10;  1 drivers
v00000227c775e1b0_0 .net "w3", 0 0, L_00000227c7847bf0;  1 drivers
S_00000227c780e880 .scope generate, "adderStage[15]" "adderStage[15]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777bef0 .param/l "i" 0 4 26, +C4<01111>;
S_00000227c780eba0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c78476b0 .functor XOR 1, L_00000227c7851770, L_00000227c78531b0, C4<0>, C4<0>;
L_00000227c7846f40 .functor AND 1, L_00000227c7851770, L_00000227c78531b0, C4<1>, C4<1>;
L_00000227c7847170 .functor XOR 1, L_00000227c78476b0, L_00000227c7852170, C4<0>, C4<0>;
L_00000227c78473a0 .functor AND 1, L_00000227c78476b0, L_00000227c7852170, C4<1>, C4<1>;
L_00000227c7847e90 .functor OR 1, L_00000227c78473a0, L_00000227c7846f40, C4<0>, C4<0>;
v00000227c775e250_0 .net "a", 0 0, L_00000227c7851770;  1 drivers
v00000227c7760cd0_0 .net "b", 0 0, L_00000227c78531b0;  1 drivers
v00000227c775ffb0_0 .net "cin", 0 0, L_00000227c7852170;  1 drivers
v00000227c7760730_0 .net "cout", 0 0, L_00000227c7847e90;  1 drivers
v00000227c7760e10_0 .net "sum", 0 0, L_00000227c7847170;  1 drivers
v00000227c77602d0_0 .net "w1", 0 0, L_00000227c78476b0;  1 drivers
v00000227c7760370_0 .net "w2", 0 0, L_00000227c7846f40;  1 drivers
v00000227c772c480_0 .net "w3", 0 0, L_00000227c78473a0;  1 drivers
S_00000227c780f820 .scope generate, "adderStage[16]" "adderStage[16]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777c330 .param/l "i" 0 4 26, +C4<010000>;
S_00000227c780f1e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780f820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7847790 .functor XOR 1, L_00000227c7850d70, L_00000227c7851d10, C4<0>, C4<0>;
L_00000227c78478e0 .functor AND 1, L_00000227c7850d70, L_00000227c7851d10, C4<1>, C4<1>;
L_00000227c7848600 .functor XOR 1, L_00000227c7847790, L_00000227c78513b0, C4<0>, C4<0>;
L_00000227c7847b80 .functor AND 1, L_00000227c7847790, L_00000227c78513b0, C4<1>, C4<1>;
L_00000227c7846ed0 .functor OR 1, L_00000227c7847b80, L_00000227c78478e0, C4<0>, C4<0>;
v00000227c772c7a0_0 .net "a", 0 0, L_00000227c7850d70;  1 drivers
v00000227c772c840_0 .net "b", 0 0, L_00000227c7851d10;  1 drivers
v00000227c772d100_0 .net "cin", 0 0, L_00000227c78513b0;  1 drivers
v00000227c772dd80_0 .net "cout", 0 0, L_00000227c7846ed0;  1 drivers
v00000227c772e3c0_0 .net "sum", 0 0, L_00000227c7848600;  1 drivers
v00000227c772e780_0 .net "w1", 0 0, L_00000227c7847790;  1 drivers
v00000227c772e820_0 .net "w2", 0 0, L_00000227c78478e0;  1 drivers
v00000227c770e0f0_0 .net "w3", 0 0, L_00000227c7847b80;  1 drivers
S_00000227c780ed30 .scope generate, "adderStage[17]" "adderStage[17]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777b730 .param/l "i" 0 4 26, +C4<010001>;
S_00000227c780e6f0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780ed30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c78480c0 .functor XOR 1, L_00000227c7850e10, L_00000227c7850eb0, C4<0>, C4<0>;
L_00000227c7847cd0 .functor AND 1, L_00000227c7850e10, L_00000227c7850eb0, C4<1>, C4<1>;
L_00000227c7847800 .functor XOR 1, L_00000227c78480c0, L_00000227c7852210, C4<0>, C4<0>;
L_00000227c7847c60 .functor AND 1, L_00000227c78480c0, L_00000227c7852210, C4<1>, C4<1>;
L_00000227c78487c0 .functor OR 1, L_00000227c7847c60, L_00000227c7847cd0, C4<0>, C4<0>;
v00000227c770d830_0 .net "a", 0 0, L_00000227c7850e10;  1 drivers
v00000227c7718300_0 .net "b", 0 0, L_00000227c7850eb0;  1 drivers
v00000227c7718440_0 .net "cin", 0 0, L_00000227c7852210;  1 drivers
v00000227c7721b90_0 .net "cout", 0 0, L_00000227c78487c0;  1 drivers
v00000227c77206f0_0 .net "sum", 0 0, L_00000227c7847800;  1 drivers
v00000227c7724890_0 .net "w1", 0 0, L_00000227c78480c0;  1 drivers
v00000227c77249d0_0 .net "w2", 0 0, L_00000227c7847cd0;  1 drivers
v00000227c7814b60_0 .net "w3", 0 0, L_00000227c7847c60;  1 drivers
S_00000227c780f690 .scope generate, "adderStage[18]" "adderStage[18]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777c370 .param/l "i" 0 4 26, +C4<010010>;
S_00000227c780f370 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780f690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7847410 .functor XOR 1, L_00000227c78523f0, L_00000227c7851090, C4<0>, C4<0>;
L_00000227c7847950 .functor AND 1, L_00000227c78523f0, L_00000227c7851090, C4<1>, C4<1>;
L_00000227c7847870 .functor XOR 1, L_00000227c7847410, L_00000227c7851db0, C4<0>, C4<0>;
L_00000227c78484b0 .functor AND 1, L_00000227c7847410, L_00000227c7851db0, C4<1>, C4<1>;
L_00000227c78479c0 .functor OR 1, L_00000227c78484b0, L_00000227c7847950, C4<0>, C4<0>;
v00000227c7812f40_0 .net "a", 0 0, L_00000227c78523f0;  1 drivers
v00000227c7812ae0_0 .net "b", 0 0, L_00000227c7851090;  1 drivers
v00000227c7813760_0 .net "cin", 0 0, L_00000227c7851db0;  1 drivers
v00000227c7814980_0 .net "cout", 0 0, L_00000227c78479c0;  1 drivers
v00000227c78143e0_0 .net "sum", 0 0, L_00000227c7847870;  1 drivers
v00000227c7812ea0_0 .net "w1", 0 0, L_00000227c7847410;  1 drivers
v00000227c78129a0_0 .net "w2", 0 0, L_00000227c7847950;  1 drivers
v00000227c7814ac0_0 .net "w3", 0 0, L_00000227c78484b0;  1 drivers
S_00000227c780fe60 .scope generate, "adderStage[19]" "adderStage[19]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777b7b0 .param/l "i" 0 4 26, +C4<010011>;
S_00000227c780f9b0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780fe60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7847a30 .functor XOR 1, L_00000227c7851450, L_00000227c78514f0, C4<0>, C4<0>;
L_00000227c7847f00 .functor AND 1, L_00000227c7851450, L_00000227c78514f0, C4<1>, C4<1>;
L_00000227c7848210 .functor XOR 1, L_00000227c7847a30, L_00000227c7851e50, C4<0>, C4<0>;
L_00000227c7847100 .functor AND 1, L_00000227c7847a30, L_00000227c7851e50, C4<1>, C4<1>;
L_00000227c7848670 .functor OR 1, L_00000227c7847100, L_00000227c7847f00, C4<0>, C4<0>;
v00000227c78131c0_0 .net "a", 0 0, L_00000227c7851450;  1 drivers
v00000227c78142a0_0 .net "b", 0 0, L_00000227c78514f0;  1 drivers
v00000227c7812c20_0 .net "cin", 0 0, L_00000227c7851e50;  1 drivers
v00000227c7812a40_0 .net "cout", 0 0, L_00000227c7848670;  1 drivers
v00000227c7814480_0 .net "sum", 0 0, L_00000227c7848210;  1 drivers
v00000227c7814520_0 .net "w1", 0 0, L_00000227c7847a30;  1 drivers
v00000227c78145c0_0 .net "w2", 0 0, L_00000227c7847f00;  1 drivers
v00000227c78136c0_0 .net "w3", 0 0, L_00000227c7847100;  1 drivers
S_00000227c780fb40 .scope generate, "adderStage[20]" "adderStage[20]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777b7f0 .param/l "i" 0 4 26, +C4<010100>;
S_00000227c780fcd0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780fb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7847d40 .functor XOR 1, L_00000227c7851ef0, L_00000227c7851810, C4<0>, C4<0>;
L_00000227c7848280 .functor AND 1, L_00000227c7851ef0, L_00000227c7851810, C4<1>, C4<1>;
L_00000227c7848830 .functor XOR 1, L_00000227c7847d40, L_00000227c7851590, C4<0>, C4<0>;
L_00000227c7847f70 .functor AND 1, L_00000227c7847d40, L_00000227c7851590, C4<1>, C4<1>;
L_00000227c78488a0 .functor OR 1, L_00000227c7847f70, L_00000227c7848280, C4<0>, C4<0>;
v00000227c7814340_0 .net "a", 0 0, L_00000227c7851ef0;  1 drivers
v00000227c78148e0_0 .net "b", 0 0, L_00000227c7851810;  1 drivers
v00000227c7813b20_0 .net "cin", 0 0, L_00000227c7851590;  1 drivers
v00000227c7814840_0 .net "cout", 0 0, L_00000227c78488a0;  1 drivers
v00000227c7814a20_0 .net "sum", 0 0, L_00000227c7848830;  1 drivers
v00000227c7814c00_0 .net "w1", 0 0, L_00000227c7847d40;  1 drivers
v00000227c7813620_0 .net "w2", 0 0, L_00000227c7848280;  1 drivers
v00000227c78133a0_0 .net "w3", 0 0, L_00000227c7847f70;  1 drivers
S_00000227c78104a0 .scope generate, "adderStage[21]" "adderStage[21]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777b830 .param/l "i" 0 4 26, +C4<010101>;
S_00000227c780fff0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78104a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7847fe0 .functor XOR 1, L_00000227c7851630, L_00000227c78518b0, C4<0>, C4<0>;
L_00000227c7848050 .functor AND 1, L_00000227c7851630, L_00000227c78518b0, C4<1>, C4<1>;
L_00000227c7847480 .functor XOR 1, L_00000227c7847fe0, L_00000227c7852490, C4<0>, C4<0>;
L_00000227c78482f0 .functor AND 1, L_00000227c7847fe0, L_00000227c7852490, C4<1>, C4<1>;
L_00000227c78474f0 .functor OR 1, L_00000227c78482f0, L_00000227c7848050, C4<0>, C4<0>;
v00000227c7813940_0 .net "a", 0 0, L_00000227c7851630;  1 drivers
v00000227c7813c60_0 .net "b", 0 0, L_00000227c78518b0;  1 drivers
v00000227c7812fe0_0 .net "cin", 0 0, L_00000227c7852490;  1 drivers
v00000227c7814ca0_0 .net "cout", 0 0, L_00000227c78474f0;  1 drivers
v00000227c7814660_0 .net "sum", 0 0, L_00000227c7847480;  1 drivers
v00000227c7813bc0_0 .net "w1", 0 0, L_00000227c7847fe0;  1 drivers
v00000227c7813da0_0 .net "w2", 0 0, L_00000227c7848050;  1 drivers
v00000227c7812b80_0 .net "w3", 0 0, L_00000227c78482f0;  1 drivers
S_00000227c7810180 .scope generate, "adderStage[22]" "adderStage[22]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777b9b0 .param/l "i" 0 4 26, +C4<010110>;
S_00000227c7810310 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7810180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7848360 .functor XOR 1, L_00000227c7855190, L_00000227c78554b0, C4<0>, C4<0>;
L_00000227c7848520 .functor AND 1, L_00000227c7855190, L_00000227c78554b0, C4<1>, C4<1>;
L_00000227c7848980 .functor XOR 1, L_00000227c7848360, L_00000227c78557d0, C4<0>, C4<0>;
L_00000227c78483d0 .functor AND 1, L_00000227c7848360, L_00000227c78557d0, C4<1>, C4<1>;
L_00000227c7848590 .functor OR 1, L_00000227c78483d0, L_00000227c7848520, C4<0>, C4<0>;
v00000227c7812900_0 .net "a", 0 0, L_00000227c7855190;  1 drivers
v00000227c7813580_0 .net "b", 0 0, L_00000227c78554b0;  1 drivers
v00000227c7812cc0_0 .net "cin", 0 0, L_00000227c78557d0;  1 drivers
v00000227c7813f80_0 .net "cout", 0 0, L_00000227c7848590;  1 drivers
v00000227c7814de0_0 .net "sum", 0 0, L_00000227c7848980;  1 drivers
v00000227c7814700_0 .net "w1", 0 0, L_00000227c7848360;  1 drivers
v00000227c78139e0_0 .net "w2", 0 0, L_00000227c7848520;  1 drivers
v00000227c7813d00_0 .net "w3", 0 0, L_00000227c78483d0;  1 drivers
S_00000227c780eec0 .scope generate, "adderStage[23]" "adderStage[23]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777b9f0 .param/l "i" 0 4 26, +C4<010111>;
S_00000227c781aef0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c780eec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7848910 .functor XOR 1, L_00000227c7854c90, L_00000227c7854830, C4<0>, C4<0>;
L_00000227c7846df0 .functor AND 1, L_00000227c7854c90, L_00000227c7854830, C4<1>, C4<1>;
L_00000227c7847250 .functor XOR 1, L_00000227c7848910, L_00000227c78555f0, C4<0>, C4<0>;
L_00000227c7846fb0 .functor AND 1, L_00000227c7848910, L_00000227c78555f0, C4<1>, C4<1>;
L_00000227c7847020 .functor OR 1, L_00000227c7846fb0, L_00000227c7846df0, C4<0>, C4<0>;
v00000227c7812d60_0 .net "a", 0 0, L_00000227c7854c90;  1 drivers
v00000227c7813080_0 .net "b", 0 0, L_00000227c7854830;  1 drivers
v00000227c7813800_0 .net "cin", 0 0, L_00000227c78555f0;  1 drivers
v00000227c7814020_0 .net "cout", 0 0, L_00000227c7847020;  1 drivers
v00000227c7813260_0 .net "sum", 0 0, L_00000227c7847250;  1 drivers
v00000227c7812e00_0 .net "w1", 0 0, L_00000227c7848910;  1 drivers
v00000227c7812720_0 .net "w2", 0 0, L_00000227c7846df0;  1 drivers
v00000227c7813120_0 .net "w3", 0 0, L_00000227c7846fb0;  1 drivers
S_00000227c781a720 .scope generate, "adderStage[24]" "adderStage[24]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777ba70 .param/l "i" 0 4 26, +C4<011000>;
S_00000227c781c1b0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7847330 .functor XOR 1, L_00000227c7854290, L_00000227c78548d0, C4<0>, C4<0>;
L_00000227c78475d0 .functor AND 1, L_00000227c7854290, L_00000227c78548d0, C4<1>, C4<1>;
L_00000227c7847640 .functor XOR 1, L_00000227c7847330, L_00000227c7854ab0, C4<0>, C4<0>;
L_00000227c785c790 .functor AND 1, L_00000227c7847330, L_00000227c7854ab0, C4<1>, C4<1>;
L_00000227c785c640 .functor OR 1, L_00000227c785c790, L_00000227c78475d0, C4<0>, C4<0>;
v00000227c7813e40_0 .net "a", 0 0, L_00000227c7854290;  1 drivers
v00000227c7813300_0 .net "b", 0 0, L_00000227c78548d0;  1 drivers
v00000227c7813440_0 .net "cin", 0 0, L_00000227c7854ab0;  1 drivers
v00000227c78147a0_0 .net "cout", 0 0, L_00000227c785c640;  1 drivers
v00000227c78138a0_0 .net "sum", 0 0, L_00000227c7847640;  1 drivers
v00000227c78134e0_0 .net "w1", 0 0, L_00000227c7847330;  1 drivers
v00000227c7814d40_0 .net "w2", 0 0, L_00000227c78475d0;  1 drivers
v00000227c7813a80_0 .net "w3", 0 0, L_00000227c785c790;  1 drivers
S_00000227c781b9e0 .scope generate, "adderStage[25]" "adderStage[25]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777ba30 .param/l "i" 0 4 26, +C4<011001>;
S_00000227c781c340 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781b9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785d590 .functor XOR 1, L_00000227c7855550, L_00000227c7854dd0, C4<0>, C4<0>;
L_00000227c785cc60 .functor AND 1, L_00000227c7855550, L_00000227c7854dd0, C4<1>, C4<1>;
L_00000227c785d360 .functor XOR 1, L_00000227c785d590, L_00000227c7853cf0, C4<0>, C4<0>;
L_00000227c785d670 .functor AND 1, L_00000227c785d590, L_00000227c7853cf0, C4<1>, C4<1>;
L_00000227c785d7c0 .functor OR 1, L_00000227c785d670, L_00000227c785cc60, C4<0>, C4<0>;
v00000227c7813ee0_0 .net "a", 0 0, L_00000227c7855550;  1 drivers
v00000227c7814e80_0 .net "b", 0 0, L_00000227c7854dd0;  1 drivers
v00000227c78140c0_0 .net "cin", 0 0, L_00000227c7853cf0;  1 drivers
v00000227c78127c0_0 .net "cout", 0 0, L_00000227c785d7c0;  1 drivers
v00000227c7814160_0 .net "sum", 0 0, L_00000227c785d360;  1 drivers
v00000227c7814200_0 .net "w1", 0 0, L_00000227c785d590;  1 drivers
v00000227c7812860_0 .net "w2", 0 0, L_00000227c785cc60;  1 drivers
v00000227c7817220_0 .net "w3", 0 0, L_00000227c785d670;  1 drivers
S_00000227c781bd00 .scope generate, "adderStage[26]" "adderStage[26]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777bab0 .param/l "i" 0 4 26, +C4<011010>;
S_00000227c781b210 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781bd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785dbb0 .functor XOR 1, L_00000227c7855870, L_00000227c7854470, C4<0>, C4<0>;
L_00000227c785d0c0 .functor AND 1, L_00000227c7855870, L_00000227c7854470, C4<1>, C4<1>;
L_00000227c785d750 .functor XOR 1, L_00000227c785dbb0, L_00000227c7854150, C4<0>, C4<0>;
L_00000227c785dd00 .functor AND 1, L_00000227c785dbb0, L_00000227c7854150, C4<1>, C4<1>;
L_00000227c785d9f0 .functor OR 1, L_00000227c785dd00, L_00000227c785d0c0, C4<0>, C4<0>;
v00000227c7815420_0 .net "a", 0 0, L_00000227c7855870;  1 drivers
v00000227c78151a0_0 .net "b", 0 0, L_00000227c7854470;  1 drivers
v00000227c7816c80_0 .net "cin", 0 0, L_00000227c7854150;  1 drivers
v00000227c7816140_0 .net "cout", 0 0, L_00000227c785d9f0;  1 drivers
v00000227c7817360_0 .net "sum", 0 0, L_00000227c785d750;  1 drivers
v00000227c78163c0_0 .net "w1", 0 0, L_00000227c785dbb0;  1 drivers
v00000227c7815380_0 .net "w2", 0 0, L_00000227c785d0c0;  1 drivers
v00000227c7817180_0 .net "w3", 0 0, L_00000227c785dd00;  1 drivers
S_00000227c781c4d0 .scope generate, "adderStage[27]" "adderStage[27]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777baf0 .param/l "i" 0 4 26, +C4<011011>;
S_00000227c781b3a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781c4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785c950 .functor XOR 1, L_00000227c7853a70, L_00000227c7853430, C4<0>, C4<0>;
L_00000227c785d280 .functor AND 1, L_00000227c7853a70, L_00000227c7853430, C4<1>, C4<1>;
L_00000227c785d2f0 .functor XOR 1, L_00000227c785c950, L_00000227c7853610, C4<0>, C4<0>;
L_00000227c785c9c0 .functor AND 1, L_00000227c785c950, L_00000227c7853610, C4<1>, C4<1>;
L_00000227c785c2c0 .functor OR 1, L_00000227c785c9c0, L_00000227c785d280, C4<0>, C4<0>;
v00000227c7816820_0 .net "a", 0 0, L_00000227c7853a70;  1 drivers
v00000227c7815ba0_0 .net "b", 0 0, L_00000227c7853430;  1 drivers
v00000227c7814f20_0 .net "cin", 0 0, L_00000227c7853610;  1 drivers
v00000227c7815100_0 .net "cout", 0 0, L_00000227c785c2c0;  1 drivers
v00000227c78161e0_0 .net "sum", 0 0, L_00000227c785d2f0;  1 drivers
v00000227c7815b00_0 .net "w1", 0 0, L_00000227c785c950;  1 drivers
v00000227c7816780_0 .net "w2", 0 0, L_00000227c785d280;  1 drivers
v00000227c78168c0_0 .net "w3", 0 0, L_00000227c785c9c0;  1 drivers
S_00000227c781bb70 .scope generate, "adderStage[28]" "adderStage[28]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777bb30 .param/l "i" 0 4 26, +C4<011100>;
S_00000227c781c020 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785cfe0 .functor XOR 1, L_00000227c7854a10, L_00000227c78541f0, C4<0>, C4<0>;
L_00000227c785ce20 .functor AND 1, L_00000227c7854a10, L_00000227c78541f0, C4<1>, C4<1>;
L_00000227c785d910 .functor XOR 1, L_00000227c785cfe0, L_00000227c7853f70, C4<0>, C4<0>;
L_00000227c785de50 .functor AND 1, L_00000227c785cfe0, L_00000227c7853f70, C4<1>, C4<1>;
L_00000227c785d3d0 .functor OR 1, L_00000227c785de50, L_00000227c785ce20, C4<0>, C4<0>;
v00000227c7815060_0 .net "a", 0 0, L_00000227c7854a10;  1 drivers
v00000227c7815ec0_0 .net "b", 0 0, L_00000227c78541f0;  1 drivers
v00000227c7817400_0 .net "cin", 0 0, L_00000227c7853f70;  1 drivers
v00000227c78154c0_0 .net "cout", 0 0, L_00000227c785d3d0;  1 drivers
v00000227c7816960_0 .net "sum", 0 0, L_00000227c785d910;  1 drivers
v00000227c7816280_0 .net "w1", 0 0, L_00000227c785cfe0;  1 drivers
v00000227c7816000_0 .net "w2", 0 0, L_00000227c785ce20;  1 drivers
v00000227c7816460_0 .net "w3", 0 0, L_00000227c785de50;  1 drivers
S_00000227c781a8b0 .scope generate, "adderStage[29]" "adderStage[29]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777d8b0 .param/l "i" 0 4 26, +C4<011101>;
S_00000227c781ad60 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781a8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785ca30 .functor XOR 1, L_00000227c7854510, L_00000227c7853750, C4<0>, C4<0>;
L_00000227c785dde0 .functor AND 1, L_00000227c7854510, L_00000227c7853750, C4<1>, C4<1>;
L_00000227c785d520 .functor XOR 1, L_00000227c785ca30, L_00000227c7853250, C4<0>, C4<0>;
L_00000227c785c6b0 .functor AND 1, L_00000227c785ca30, L_00000227c7853250, C4<1>, C4<1>;
L_00000227c785d1a0 .functor OR 1, L_00000227c785c6b0, L_00000227c785dde0, C4<0>, C4<0>;
v00000227c78172c0_0 .net "a", 0 0, L_00000227c7854510;  1 drivers
v00000227c7816500_0 .net "b", 0 0, L_00000227c7853750;  1 drivers
v00000227c7815560_0 .net "cin", 0 0, L_00000227c7853250;  1 drivers
v00000227c7815600_0 .net "cout", 0 0, L_00000227c785d1a0;  1 drivers
v00000227c78156a0_0 .net "sum", 0 0, L_00000227c785d520;  1 drivers
v00000227c7815f60_0 .net "w1", 0 0, L_00000227c785ca30;  1 drivers
v00000227c7815740_0 .net "w2", 0 0, L_00000227c785dde0;  1 drivers
v00000227c78165a0_0 .net "w3", 0 0, L_00000227c785c6b0;  1 drivers
S_00000227c781aa40 .scope generate, "adderStage[30]" "adderStage[30]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777d8f0 .param/l "i" 0 4 26, +C4<011110>;
S_00000227c781b850 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781aa40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785c800 .functor XOR 1, L_00000227c7853c50, L_00000227c7855730, C4<0>, C4<0>;
L_00000227c785d980 .functor AND 1, L_00000227c7853c50, L_00000227c7855730, C4<1>, C4<1>;
L_00000227c785d130 .functor XOR 1, L_00000227c785c800, L_00000227c7854b50, C4<0>, C4<0>;
L_00000227c785d210 .functor AND 1, L_00000227c785c800, L_00000227c7854b50, C4<1>, C4<1>;
L_00000227c785d440 .functor OR 1, L_00000227c785d210, L_00000227c785d980, C4<0>, C4<0>;
v00000227c7815240_0 .net "a", 0 0, L_00000227c7853c50;  1 drivers
v00000227c78174a0_0 .net "b", 0 0, L_00000227c7855730;  1 drivers
v00000227c7816a00_0 .net "cin", 0 0, L_00000227c7854b50;  1 drivers
v00000227c7816640_0 .net "cout", 0 0, L_00000227c785d440;  1 drivers
v00000227c78159c0_0 .net "sum", 0 0, L_00000227c785d130;  1 drivers
v00000227c7817540_0 .net "w1", 0 0, L_00000227c785c800;  1 drivers
v00000227c78157e0_0 .net "w2", 0 0, L_00000227c785d980;  1 drivers
v00000227c7815880_0 .net "w3", 0 0, L_00000227c785d210;  1 drivers
S_00000227c781be90 .scope generate, "adderStage[31]" "adderStage[31]" 4 26, 4 26 0, S_00000227c78037f0;
 .timescale -9 -12;
P_00000227c777d570 .param/l "i" 0 4 26, +C4<011111>;
S_00000227c781abd0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781be90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785d4b0 .functor XOR 1, L_00000227c7855910, L_00000227c7854970, C4<0>, C4<0>;
L_00000227c785d830 .functor AND 1, L_00000227c7855910, L_00000227c7854970, C4<1>, C4<1>;
L_00000227c785d600 .functor XOR 1, L_00000227c785d4b0, L_00000227c78534d0, C4<0>, C4<0>;
L_00000227c785cbf0 .functor AND 1, L_00000227c785d4b0, L_00000227c78534d0, C4<1>, C4<1>;
L_00000227c785cf70 .functor OR 1, L_00000227c785cbf0, L_00000227c785d830, C4<0>, C4<0>;
v00000227c7816f00_0 .net "a", 0 0, L_00000227c7855910;  1 drivers
v00000227c7816d20_0 .net "b", 0 0, L_00000227c7854970;  1 drivers
v00000227c78166e0_0 .net "cin", 0 0, L_00000227c78534d0;  1 drivers
v00000227c78175e0_0 .net "cout", 0 0, L_00000227c785cf70;  1 drivers
v00000227c7816fa0_0 .net "sum", 0 0, L_00000227c785d600;  1 drivers
v00000227c7817040_0 .net "w1", 0 0, L_00000227c785d4b0;  1 drivers
v00000227c7816320_0 .net "w2", 0 0, L_00000227c785d830;  1 drivers
v00000227c7816dc0_0 .net "w3", 0 0, L_00000227c785cbf0;  1 drivers
S_00000227c781b080 .scope module, "dut64" "rca" 3 39, 4 13 0, S_00000227c77a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 64 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_00000227c777d930 .param/l "N" 0 4 13, +C4<00000000000000000000000001000000>;
L_00000227c7871ac0 .functor BUFZ 1, v00000227c77536e0_0, C4<0>, C4<0>, C4<0>;
v00000227c7750260_0 .net "A", 63 0, v00000227c77533c0_0;  1 drivers
v00000227c774fae0_0 .net "B", 63 0, v00000227c7752560_0;  1 drivers
v00000227c77503a0_0 .net "Cin", 0 0, v00000227c77536e0_0;  alias, 1 drivers
v00000227c7750d00_0 .net "Cout", 0 0, L_00000227c784dd50;  alias, 1 drivers
v00000227c774f680_0 .net "Sum", 63 0, L_00000227c784d030;  alias, 1 drivers
v00000227c774ea00_0 .net *"_ivl_453", 0 0, L_00000227c7871ac0;  1 drivers
v00000227c774f900_0 .net "carry", 64 0, L_00000227c784de90;  1 drivers
L_00000227c7855050 .part v00000227c77533c0_0, 0, 1;
L_00000227c78536b0 .part v00000227c7752560_0, 0, 1;
L_00000227c78537f0 .part L_00000227c784de90, 0, 1;
L_00000227c7855690 .part v00000227c77533c0_0, 1, 1;
L_00000227c7854010 .part v00000227c7752560_0, 1, 1;
L_00000227c7853930 .part L_00000227c784de90, 1, 1;
L_00000227c7854f10 .part v00000227c77533c0_0, 2, 1;
L_00000227c7855230 .part v00000227c7752560_0, 2, 1;
L_00000227c78552d0 .part L_00000227c784de90, 2, 1;
L_00000227c7854fb0 .part v00000227c77533c0_0, 3, 1;
L_00000227c7854330 .part v00000227c7752560_0, 3, 1;
L_00000227c78550f0 .part L_00000227c784de90, 3, 1;
L_00000227c78545b0 .part v00000227c77533c0_0, 4, 1;
L_00000227c7853bb0 .part v00000227c7752560_0, 4, 1;
L_00000227c7855370 .part L_00000227c784de90, 4, 1;
L_00000227c7853890 .part v00000227c77533c0_0, 5, 1;
L_00000227c78543d0 .part v00000227c7752560_0, 5, 1;
L_00000227c7853d90 .part L_00000227c784de90, 5, 1;
L_00000227c7854650 .part v00000227c77533c0_0, 6, 1;
L_00000227c78559b0 .part v00000227c7752560_0, 6, 1;
L_00000227c78539d0 .part L_00000227c784de90, 6, 1;
L_00000227c78546f0 .part v00000227c77533c0_0, 7, 1;
L_00000227c7853b10 .part v00000227c7752560_0, 7, 1;
L_00000227c7853e30 .part L_00000227c784de90, 7, 1;
L_00000227c7853ed0 .part v00000227c77533c0_0, 8, 1;
L_00000227c7854790 .part v00000227c7752560_0, 8, 1;
L_00000227c78540b0 .part L_00000227c784de90, 8, 1;
L_00000227c7855410 .part v00000227c77533c0_0, 9, 1;
L_00000227c78532f0 .part v00000227c7752560_0, 9, 1;
L_00000227c7853390 .part L_00000227c784de90, 9, 1;
L_00000227c7853570 .part v00000227c77533c0_0, 10, 1;
L_00000227c78570d0 .part v00000227c7752560_0, 10, 1;
L_00000227c78575d0 .part L_00000227c784de90, 10, 1;
L_00000227c7857670 .part v00000227c77533c0_0, 11, 1;
L_00000227c7856ef0 .part v00000227c7752560_0, 11, 1;
L_00000227c7857c10 .part L_00000227c784de90, 11, 1;
L_00000227c7857fd0 .part v00000227c77533c0_0, 12, 1;
L_00000227c7855cd0 .part v00000227c7752560_0, 12, 1;
L_00000227c7856b30 .part L_00000227c784de90, 12, 1;
L_00000227c7857530 .part v00000227c77533c0_0, 13, 1;
L_00000227c7857d50 .part v00000227c7752560_0, 13, 1;
L_00000227c7856130 .part L_00000227c784de90, 13, 1;
L_00000227c7856950 .part v00000227c77533c0_0, 14, 1;
L_00000227c7855b90 .part v00000227c7752560_0, 14, 1;
L_00000227c78564f0 .part L_00000227c784de90, 14, 1;
L_00000227c7857df0 .part v00000227c77533c0_0, 15, 1;
L_00000227c7856c70 .part v00000227c7752560_0, 15, 1;
L_00000227c7857170 .part L_00000227c784de90, 15, 1;
L_00000227c7856f90 .part v00000227c77533c0_0, 16, 1;
L_00000227c78572b0 .part v00000227c7752560_0, 16, 1;
L_00000227c7856d10 .part L_00000227c784de90, 16, 1;
L_00000227c7856e50 .part v00000227c77533c0_0, 17, 1;
L_00000227c7855e10 .part v00000227c7752560_0, 17, 1;
L_00000227c7856a90 .part L_00000227c784de90, 17, 1;
L_00000227c7857350 .part v00000227c77533c0_0, 18, 1;
L_00000227c7857210 .part v00000227c7752560_0, 18, 1;
L_00000227c7856770 .part L_00000227c784de90, 18, 1;
L_00000227c7857a30 .part v00000227c77533c0_0, 19, 1;
L_00000227c7855af0 .part v00000227c7752560_0, 19, 1;
L_00000227c7857710 .part L_00000227c784de90, 19, 1;
L_00000227c78569f0 .part v00000227c77533c0_0, 20, 1;
L_00000227c78561d0 .part v00000227c7752560_0, 20, 1;
L_00000227c7855ff0 .part L_00000227c784de90, 20, 1;
L_00000227c78573f0 .part v00000227c77533c0_0, 21, 1;
L_00000227c7855d70 .part v00000227c7752560_0, 21, 1;
L_00000227c7857ad0 .part L_00000227c784de90, 21, 1;
L_00000227c7857f30 .part v00000227c77533c0_0, 22, 1;
L_00000227c7857490 .part v00000227c7752560_0, 22, 1;
L_00000227c7856090 .part L_00000227c784de90, 22, 1;
L_00000227c7857b70 .part v00000227c77533c0_0, 23, 1;
L_00000227c7857e90 .part v00000227c7752560_0, 23, 1;
L_00000227c7857030 .part L_00000227c784de90, 23, 1;
L_00000227c78577b0 .part v00000227c77533c0_0, 24, 1;
L_00000227c7857850 .part v00000227c7752560_0, 24, 1;
L_00000227c7855a50 .part L_00000227c784de90, 24, 1;
L_00000227c7856bd0 .part v00000227c77533c0_0, 25, 1;
L_00000227c78563b0 .part v00000227c7752560_0, 25, 1;
L_00000227c7855c30 .part L_00000227c784de90, 25, 1;
L_00000227c7856270 .part v00000227c77533c0_0, 26, 1;
L_00000227c7856810 .part v00000227c7752560_0, 26, 1;
L_00000227c7858070 .part L_00000227c784de90, 26, 1;
L_00000227c7856310 .part v00000227c77533c0_0, 27, 1;
L_00000227c78578f0 .part v00000227c7752560_0, 27, 1;
L_00000227c7856db0 .part L_00000227c784de90, 27, 1;
L_00000227c7857990 .part v00000227c77533c0_0, 28, 1;
L_00000227c7855eb0 .part v00000227c7752560_0, 28, 1;
L_00000227c7857cb0 .part L_00000227c784de90, 28, 1;
L_00000227c7858110 .part v00000227c77533c0_0, 29, 1;
L_00000227c7856630 .part v00000227c7752560_0, 29, 1;
L_00000227c78581b0 .part L_00000227c784de90, 29, 1;
L_00000227c7855f50 .part v00000227c77533c0_0, 30, 1;
L_00000227c7856450 .part v00000227c7752560_0, 30, 1;
L_00000227c7856590 .part L_00000227c784de90, 30, 1;
L_00000227c78566d0 .part v00000227c77533c0_0, 31, 1;
L_00000227c78568b0 .part v00000227c7752560_0, 31, 1;
L_00000227c7859fb0 .part L_00000227c784de90, 31, 1;
L_00000227c785a910 .part v00000227c77533c0_0, 32, 1;
L_00000227c785a9b0 .part v00000227c7752560_0, 32, 1;
L_00000227c7858ed0 .part L_00000227c784de90, 32, 1;
L_00000227c7859ab0 .part v00000227c77533c0_0, 33, 1;
L_00000227c78591f0 .part v00000227c7752560_0, 33, 1;
L_00000227c7858250 .part L_00000227c784de90, 33, 1;
L_00000227c7859830 .part v00000227c77533c0_0, 34, 1;
L_00000227c78586b0 .part v00000227c7752560_0, 34, 1;
L_00000227c7859b50 .part L_00000227c784de90, 34, 1;
L_00000227c785a050 .part v00000227c77533c0_0, 35, 1;
L_00000227c78587f0 .part v00000227c7752560_0, 35, 1;
L_00000227c785a690 .part L_00000227c784de90, 35, 1;
L_00000227c785a0f0 .part v00000227c77533c0_0, 36, 1;
L_00000227c785a230 .part v00000227c7752560_0, 36, 1;
L_00000227c7859bf0 .part L_00000227c784de90, 36, 1;
L_00000227c7858890 .part v00000227c77533c0_0, 37, 1;
L_00000227c7858bb0 .part v00000227c7752560_0, 37, 1;
L_00000227c7859470 .part L_00000227c784de90, 37, 1;
L_00000227c785a190 .part v00000227c77533c0_0, 38, 1;
L_00000227c78582f0 .part v00000227c7752560_0, 38, 1;
L_00000227c7858750 .part L_00000227c784de90, 38, 1;
L_00000227c7859290 .part v00000227c77533c0_0, 39, 1;
L_00000227c7858930 .part v00000227c7752560_0, 39, 1;
L_00000227c78589d0 .part L_00000227c784de90, 39, 1;
L_00000227c7858a70 .part v00000227c77533c0_0, 40, 1;
L_00000227c7858cf0 .part v00000227c7752560_0, 40, 1;
L_00000227c78596f0 .part L_00000227c784de90, 40, 1;
L_00000227c785a5f0 .part v00000227c77533c0_0, 41, 1;
L_00000227c7858f70 .part v00000227c7752560_0, 41, 1;
L_00000227c7859010 .part L_00000227c784de90, 41, 1;
L_00000227c7858d90 .part v00000227c77533c0_0, 42, 1;
L_00000227c78590b0 .part v00000227c7752560_0, 42, 1;
L_00000227c78598d0 .part L_00000227c784de90, 42, 1;
L_00000227c785a2d0 .part v00000227c77533c0_0, 43, 1;
L_00000227c7859e70 .part v00000227c7752560_0, 43, 1;
L_00000227c7859790 .part L_00000227c784de90, 43, 1;
L_00000227c785a7d0 .part v00000227c77533c0_0, 44, 1;
L_00000227c785a870 .part v00000227c7752560_0, 44, 1;
L_00000227c78584d0 .part L_00000227c784de90, 44, 1;
L_00000227c785a370 .part v00000227c77533c0_0, 45, 1;
L_00000227c7859330 .part v00000227c7752560_0, 45, 1;
L_00000227c785a410 .part L_00000227c784de90, 45, 1;
L_00000227c7859970 .part v00000227c77533c0_0, 46, 1;
L_00000227c7859a10 .part v00000227c7752560_0, 46, 1;
L_00000227c7859150 .part L_00000227c784de90, 46, 1;
L_00000227c7858b10 .part v00000227c77533c0_0, 47, 1;
L_00000227c785a4b0 .part v00000227c7752560_0, 47, 1;
L_00000227c7859d30 .part L_00000227c784de90, 47, 1;
L_00000227c7858c50 .part v00000227c77533c0_0, 48, 1;
L_00000227c7859c90 .part v00000227c7752560_0, 48, 1;
L_00000227c78593d0 .part L_00000227c784de90, 48, 1;
L_00000227c7858e30 .part v00000227c77533c0_0, 49, 1;
L_00000227c785a550 .part v00000227c7752560_0, 49, 1;
L_00000227c785a730 .part L_00000227c784de90, 49, 1;
L_00000227c7859dd0 .part v00000227c77533c0_0, 50, 1;
L_00000227c7859f10 .part v00000227c7752560_0, 50, 1;
L_00000227c7858390 .part L_00000227c784de90, 50, 1;
L_00000227c7859510 .part v00000227c77533c0_0, 51, 1;
L_00000227c7859650 .part v00000227c7752560_0, 51, 1;
L_00000227c7858610 .part L_00000227c784de90, 51, 1;
L_00000227c7858430 .part v00000227c77533c0_0, 52, 1;
L_00000227c7858570 .part v00000227c7752560_0, 52, 1;
L_00000227c78595b0 .part L_00000227c784de90, 52, 1;
L_00000227c785acd0 .part v00000227c77533c0_0, 53, 1;
L_00000227c785b770 .part v00000227c7752560_0, 53, 1;
L_00000227c785b8b0 .part L_00000227c784de90, 53, 1;
L_00000227c785ad70 .part v00000227c77533c0_0, 54, 1;
L_00000227c785b090 .part v00000227c7752560_0, 54, 1;
L_00000227c785b270 .part L_00000227c784de90, 54, 1;
L_00000227c785b6d0 .part v00000227c77533c0_0, 55, 1;
L_00000227c785b450 .part v00000227c7752560_0, 55, 1;
L_00000227c785ae10 .part L_00000227c784de90, 55, 1;
L_00000227c785b810 .part v00000227c77533c0_0, 56, 1;
L_00000227c785b130 .part v00000227c7752560_0, 56, 1;
L_00000227c785aff0 .part L_00000227c784de90, 56, 1;
L_00000227c785aeb0 .part v00000227c77533c0_0, 57, 1;
L_00000227c785aaf0 .part v00000227c7752560_0, 57, 1;
L_00000227c785ab90 .part L_00000227c784de90, 57, 1;
L_00000227c785b310 .part v00000227c77533c0_0, 58, 1;
L_00000227c785b1d0 .part v00000227c7752560_0, 58, 1;
L_00000227c785af50 .part L_00000227c784de90, 58, 1;
L_00000227c785b3b0 .part v00000227c77533c0_0, 59, 1;
L_00000227c785ac30 .part v00000227c7752560_0, 59, 1;
L_00000227c785aa50 .part L_00000227c784de90, 59, 1;
L_00000227c785b4f0 .part v00000227c77533c0_0, 60, 1;
L_00000227c785b590 .part v00000227c7752560_0, 60, 1;
L_00000227c785b630 .part L_00000227c784de90, 60, 1;
L_00000227c784c9f0 .part v00000227c77533c0_0, 61, 1;
L_00000227c784d850 .part v00000227c7752560_0, 61, 1;
L_00000227c784be10 .part L_00000227c784de90, 61, 1;
L_00000227c784d530 .part v00000227c77533c0_0, 62, 1;
L_00000227c784db70 .part v00000227c7752560_0, 62, 1;
L_00000227c784cc70 .part L_00000227c784de90, 62, 1;
L_00000227c784d670 .part v00000227c77533c0_0, 63, 1;
L_00000227c784ba50 .part v00000227c7752560_0, 63, 1;
L_00000227c784c6d0 .part L_00000227c784de90, 63, 1;
LS_00000227c784d030_0_0 .concat8 [ 1 1 1 1], L_00000227c785ccd0, L_00000227c785db40, L_00000227c785c410, L_00000227c785c4f0;
LS_00000227c784d030_0_4 .concat8 [ 1 1 1 1], L_00000227c785cd40, L_00000227c785e8d0, L_00000227c785e470, L_00000227c785e5c0;
LS_00000227c784d030_0_8 .concat8 [ 1 1 1 1], L_00000227c785f6d0, L_00000227c785ee10, L_00000227c785ee80, L_00000227c785ea90;
LS_00000227c784d030_0_12 .concat8 [ 1 1 1 1], L_00000227c785f350, L_00000227c785eb00, L_00000227c785df30, L_00000227c785f970;
LS_00000227c784d030_0_16 .concat8 [ 1 1 1 1], L_00000227c785e780, L_00000227c785e1d0, L_00000227c78601c0, L_00000227c785fcf0;
LS_00000227c784d030_0_20 .concat8 [ 1 1 1 1], L_00000227c785ff90, L_00000227c7869d20, L_00000227c786a6c0, L_00000227c786a3b0;
LS_00000227c784d030_0_24 .concat8 [ 1 1 1 1], L_00000227c786b060, L_00000227c786a0a0, L_00000227c7869850, L_00000227c7869930;
LS_00000227c784d030_0_28 .concat8 [ 1 1 1 1], L_00000227c786ab20, L_00000227c786ac00, L_00000227c786aea0, L_00000227c786a260;
LS_00000227c784d030_0_32 .concat8 [ 1 1 1 1], L_00000227c786a880, L_00000227c786aab0, L_00000227c786c6b0, L_00000227c786b610;
LS_00000227c784d030_0_36 .concat8 [ 1 1 1 1], L_00000227c786c560, L_00000227c786b760, L_00000227c786bdf0, L_00000227c786b920;
LS_00000227c784d030_0_40 .concat8 [ 1 1 1 1], L_00000227c786b680, L_00000227c786c170, L_00000227c786b290, L_00000227c786c950;
LS_00000227c784d030_0_44 .concat8 [ 1 1 1 1], L_00000227c786ca30, L_00000227c786b3e0, L_00000227c786bbc0, L_00000227c786d130;
LS_00000227c784d030_0_48 .concat8 [ 1 1 1 1], L_00000227c786ccd0, L_00000227c786d050, L_00000227c786f280, L_00000227c786ff30;
LS_00000227c784d030_0_52 .concat8 [ 1 1 1 1], L_00000227c786f050, L_00000227c786e640, L_00000227c786fd70, L_00000227c786f670;
LS_00000227c784d030_0_56 .concat8 [ 1 1 1 1], L_00000227c786fa60, L_00000227c786f750, L_00000227c786e720, L_00000227c786f830;
LS_00000227c784d030_0_60 .concat8 [ 1 1 1 1], L_00000227c786ea30, L_00000227c786fb40, L_00000227c786f210, L_00000227c78705c0;
LS_00000227c784d030_1_0 .concat8 [ 4 4 4 4], LS_00000227c784d030_0_0, LS_00000227c784d030_0_4, LS_00000227c784d030_0_8, LS_00000227c784d030_0_12;
LS_00000227c784d030_1_4 .concat8 [ 4 4 4 4], LS_00000227c784d030_0_16, LS_00000227c784d030_0_20, LS_00000227c784d030_0_24, LS_00000227c784d030_0_28;
LS_00000227c784d030_1_8 .concat8 [ 4 4 4 4], LS_00000227c784d030_0_32, LS_00000227c784d030_0_36, LS_00000227c784d030_0_40, LS_00000227c784d030_0_44;
LS_00000227c784d030_1_12 .concat8 [ 4 4 4 4], LS_00000227c784d030_0_48, LS_00000227c784d030_0_52, LS_00000227c784d030_0_56, LS_00000227c784d030_0_60;
L_00000227c784d030 .concat8 [ 16 16 16 16], LS_00000227c784d030_1_0, LS_00000227c784d030_1_4, LS_00000227c784d030_1_8, LS_00000227c784d030_1_12;
LS_00000227c784de90_0_0 .concat8 [ 1 1 1 1], L_00000227c7871ac0, L_00000227c785da60, L_00000227c785c330, L_00000227c785dd70;
LS_00000227c784de90_0_4 .concat8 [ 1 1 1 1], L_00000227c785c560, L_00000227c785cf00, L_00000227c785e2b0, L_00000227c785e9b0;
LS_00000227c784de90_0_8 .concat8 [ 1 1 1 1], L_00000227c785f120, L_00000227c785e390, L_00000227c785eda0, L_00000227c785ea20;
LS_00000227c784de90_0_12 .concat8 [ 1 1 1 1], L_00000227c785ef60, L_00000227c785f4a0, L_00000227c785e6a0, L_00000227c785dfa0;
LS_00000227c784de90_0_16 .concat8 [ 1 1 1 1], L_00000227c785efd0, L_00000227c785e0f0, L_00000227c7860000, L_00000227c7860150;
LS_00000227c784de90_0_20 .concat8 [ 1 1 1 1], L_00000227c785fc80, L_00000227c785feb0, L_00000227c786a490, L_00000227c786a340;
LS_00000227c784de90_0_24 .concat8 [ 1 1 1 1], L_00000227c7869690, L_00000227c786a180, L_00000227c78697e0, L_00000227c78698c0;
LS_00000227c784de90_0_28 .concat8 [ 1 1 1 1], L_00000227c786a420, L_00000227c7869e00, L_00000227c786a500, L_00000227c786a110;
LS_00000227c784de90_0_32 .concat8 [ 1 1 1 1], L_00000227c786a7a0, L_00000227c7869ee0, L_00000227c786ac70, L_00000227c786caa0;
LS_00000227c784de90_0_36 .concat8 [ 1 1 1 1], L_00000227c786c8e0, L_00000227c786c090, L_00000227c786b530, L_00000227c786b450;
LS_00000227c784de90_0_40 .concat8 [ 1 1 1 1], L_00000227c786c330, L_00000227c786c5d0, L_00000227c786b1b0, L_00000227c786c800;
LS_00000227c784de90_0_44 .concat8 [ 1 1 1 1], L_00000227c786c1e0, L_00000227c786b6f0, L_00000227c786be60, L_00000227c786bfb0;
LS_00000227c784de90_0_48 .concat8 [ 1 1 1 1], L_00000227c786cf70, L_00000227c786ce90, L_00000227c786d1a0, L_00000227c78700f0;
LS_00000227c784de90_0_52 .concat8 [ 1 1 1 1], L_00000227c7870160, L_00000227c786f8a0, L_00000227c786fd00, L_00000227c7870010;
LS_00000227c784de90_0_56 .concat8 [ 1 1 1 1], L_00000227c786fad0, L_00000227c786fe50, L_00000227c786e6b0, L_00000227c786e800;
LS_00000227c784de90_0_60 .concat8 [ 1 1 1 1], L_00000227c786f7c0, L_00000227c786f0c0, L_00000227c786fbb0, L_00000227c786ef70;
LS_00000227c784de90_0_64 .concat8 [ 1 0 0 0], L_00000227c7870be0;
LS_00000227c784de90_1_0 .concat8 [ 4 4 4 4], LS_00000227c784de90_0_0, LS_00000227c784de90_0_4, LS_00000227c784de90_0_8, LS_00000227c784de90_0_12;
LS_00000227c784de90_1_4 .concat8 [ 4 4 4 4], LS_00000227c784de90_0_16, LS_00000227c784de90_0_20, LS_00000227c784de90_0_24, LS_00000227c784de90_0_28;
LS_00000227c784de90_1_8 .concat8 [ 4 4 4 4], LS_00000227c784de90_0_32, LS_00000227c784de90_0_36, LS_00000227c784de90_0_40, LS_00000227c784de90_0_44;
LS_00000227c784de90_1_12 .concat8 [ 4 4 4 4], LS_00000227c784de90_0_48, LS_00000227c784de90_0_52, LS_00000227c784de90_0_56, LS_00000227c784de90_0_60;
LS_00000227c784de90_1_16 .concat8 [ 1 0 0 0], LS_00000227c784de90_0_64;
LS_00000227c784de90_2_0 .concat8 [ 16 16 16 16], LS_00000227c784de90_1_0, LS_00000227c784de90_1_4, LS_00000227c784de90_1_8, LS_00000227c784de90_1_12;
LS_00000227c784de90_2_4 .concat8 [ 1 0 0 0], LS_00000227c784de90_1_16;
L_00000227c784de90 .concat8 [ 64 1 0 0], LS_00000227c784de90_2_0, LS_00000227c784de90_2_4;
L_00000227c784dd50 .part L_00000227c784de90, 64, 1;
S_00000227c781b530 .scope generate, "adderStage[0]" "adderStage[0]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e4f0 .param/l "i" 0 4 26, +C4<00>;
S_00000227c781b6c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781b530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785d6e0 .functor XOR 1, L_00000227c7855050, L_00000227c78536b0, C4<0>, C4<0>;
L_00000227c785d8a0 .functor AND 1, L_00000227c7855050, L_00000227c78536b0, C4<1>, C4<1>;
L_00000227c785ccd0 .functor XOR 1, L_00000227c785d6e0, L_00000227c78537f0, C4<0>, C4<0>;
L_00000227c785c870 .functor AND 1, L_00000227c785d6e0, L_00000227c78537f0, C4<1>, C4<1>;
L_00000227c785da60 .functor OR 1, L_00000227c785c870, L_00000227c785d8a0, C4<0>, C4<0>;
v00000227c7817680_0 .net "a", 0 0, L_00000227c7855050;  1 drivers
v00000227c7815a60_0 .net "b", 0 0, L_00000227c78536b0;  1 drivers
v00000227c7814fc0_0 .net "cin", 0 0, L_00000227c78537f0;  1 drivers
v00000227c78152e0_0 .net "cout", 0 0, L_00000227c785da60;  1 drivers
v00000227c7815ce0_0 .net "sum", 0 0, L_00000227c785ccd0;  1 drivers
v00000227c7815c40_0 .net "w1", 0 0, L_00000227c785d6e0;  1 drivers
v00000227c7815d80_0 .net "w2", 0 0, L_00000227c785d8a0;  1 drivers
v00000227c7815e20_0 .net "w3", 0 0, L_00000227c785c870;  1 drivers
S_00000227c781db80 .scope generate, "adderStage[1]" "adderStage[1]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777d670 .param/l "i" 0 4 26, +C4<01>;
S_00000227c781e1c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781db80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785cb80 .functor XOR 1, L_00000227c7855690, L_00000227c7854010, C4<0>, C4<0>;
L_00000227c785dad0 .functor AND 1, L_00000227c7855690, L_00000227c7854010, C4<1>, C4<1>;
L_00000227c785db40 .functor XOR 1, L_00000227c785cb80, L_00000227c7853930, C4<0>, C4<0>;
L_00000227c785dc20 .functor AND 1, L_00000227c785cb80, L_00000227c7853930, C4<1>, C4<1>;
L_00000227c785c330 .functor OR 1, L_00000227c785dc20, L_00000227c785dad0, C4<0>, C4<0>;
v00000227c78179a0_0 .net "a", 0 0, L_00000227c7855690;  1 drivers
v00000227c7819200_0 .net "b", 0 0, L_00000227c7854010;  1 drivers
v00000227c78197a0_0 .net "cin", 0 0, L_00000227c7853930;  1 drivers
v00000227c78177c0_0 .net "cout", 0 0, L_00000227c785c330;  1 drivers
v00000227c7817ea0_0 .net "sum", 0 0, L_00000227c785db40;  1 drivers
v00000227c7819980_0 .net "w1", 0 0, L_00000227c785cb80;  1 drivers
v00000227c7819480_0 .net "w2", 0 0, L_00000227c785dad0;  1 drivers
v00000227c78184e0_0 .net "w3", 0 0, L_00000227c785dc20;  1 drivers
S_00000227c781d220 .scope generate, "adderStage[2]" "adderStage[2]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777d7b0 .param/l "i" 0 4 26, +C4<010>;
S_00000227c781d9f0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781d220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785d050 .functor XOR 1, L_00000227c7854f10, L_00000227c7855230, C4<0>, C4<0>;
L_00000227c785c3a0 .functor AND 1, L_00000227c7854f10, L_00000227c7855230, C4<1>, C4<1>;
L_00000227c785c410 .functor XOR 1, L_00000227c785d050, L_00000227c78552d0, C4<0>, C4<0>;
L_00000227c785dc90 .functor AND 1, L_00000227c785d050, L_00000227c78552d0, C4<1>, C4<1>;
L_00000227c785dd70 .functor OR 1, L_00000227c785dc90, L_00000227c785c3a0, C4<0>, C4<0>;
v00000227c7819020_0 .net "a", 0 0, L_00000227c7854f10;  1 drivers
v00000227c7817f40_0 .net "b", 0 0, L_00000227c7855230;  1 drivers
v00000227c78189e0_0 .net "cin", 0 0, L_00000227c78552d0;  1 drivers
v00000227c7818300_0 .net "cout", 0 0, L_00000227c785dd70;  1 drivers
v00000227c7818f80_0 .net "sum", 0 0, L_00000227c785c410;  1 drivers
v00000227c78186c0_0 .net "w1", 0 0, L_00000227c785d050;  1 drivers
v00000227c7817fe0_0 .net "w2", 0 0, L_00000227c785c3a0;  1 drivers
v00000227c7819700_0 .net "w3", 0 0, L_00000227c785dc90;  1 drivers
S_00000227c781dd10 .scope generate, "adderStage[3]" "adderStage[3]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777deb0 .param/l "i" 0 4 26, +C4<011>;
S_00000227c781c730 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781dd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785ce90 .functor XOR 1, L_00000227c7854fb0, L_00000227c7854330, C4<0>, C4<0>;
L_00000227c785c480 .functor AND 1, L_00000227c7854fb0, L_00000227c7854330, C4<1>, C4<1>;
L_00000227c785c4f0 .functor XOR 1, L_00000227c785ce90, L_00000227c78550f0, C4<0>, C4<0>;
L_00000227c785c720 .functor AND 1, L_00000227c785ce90, L_00000227c78550f0, C4<1>, C4<1>;
L_00000227c785c560 .functor OR 1, L_00000227c785c720, L_00000227c785c480, C4<0>, C4<0>;
v00000227c7818120_0 .net "a", 0 0, L_00000227c7854fb0;  1 drivers
v00000227c7819660_0 .net "b", 0 0, L_00000227c7854330;  1 drivers
v00000227c78190c0_0 .net "cin", 0 0, L_00000227c78550f0;  1 drivers
v00000227c7818a80_0 .net "cout", 0 0, L_00000227c785c560;  1 drivers
v00000227c7818800_0 .net "sum", 0 0, L_00000227c785c4f0;  1 drivers
v00000227c7819160_0 .net "w1", 0 0, L_00000227c785ce90;  1 drivers
v00000227c7818260_0 .net "w2", 0 0, L_00000227c785c480;  1 drivers
v00000227c7817cc0_0 .net "w3", 0 0, L_00000227c785c720;  1 drivers
S_00000227c781cbe0 .scope generate, "adderStage[4]" "adderStage[4]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777d770 .param/l "i" 0 4 26, +C4<0100>;
S_00000227c781d3b0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781cbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785caa0 .functor XOR 1, L_00000227c78545b0, L_00000227c7853bb0, C4<0>, C4<0>;
L_00000227c785cb10 .functor AND 1, L_00000227c78545b0, L_00000227c7853bb0, C4<1>, C4<1>;
L_00000227c785cd40 .functor XOR 1, L_00000227c785caa0, L_00000227c7855370, C4<0>, C4<0>;
L_00000227c785cdb0 .functor AND 1, L_00000227c785caa0, L_00000227c7855370, C4<1>, C4<1>;
L_00000227c785cf00 .functor OR 1, L_00000227c785cdb0, L_00000227c785cb10, C4<0>, C4<0>;
v00000227c7817d60_0 .net "a", 0 0, L_00000227c78545b0;  1 drivers
v00000227c7817c20_0 .net "b", 0 0, L_00000227c7853bb0;  1 drivers
v00000227c7818b20_0 .net "cin", 0 0, L_00000227c7855370;  1 drivers
v00000227c78195c0_0 .net "cout", 0 0, L_00000227c785cf00;  1 drivers
v00000227c78181c0_0 .net "sum", 0 0, L_00000227c785cd40;  1 drivers
v00000227c7818940_0 .net "w1", 0 0, L_00000227c785caa0;  1 drivers
v00000227c7819b60_0 .net "w2", 0 0, L_00000227c785cb10;  1 drivers
v00000227c78183a0_0 .net "w3", 0 0, L_00000227c785cdb0;  1 drivers
S_00000227c781dea0 .scope generate, "adderStage[5]" "adderStage[5]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777d630 .param/l "i" 0 4 26, +C4<0101>;
S_00000227c781e030 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781dea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785e7f0 .functor XOR 1, L_00000227c7853890, L_00000227c78543d0, C4<0>, C4<0>;
L_00000227c785ecc0 .functor AND 1, L_00000227c7853890, L_00000227c78543d0, C4<1>, C4<1>;
L_00000227c785e8d0 .functor XOR 1, L_00000227c785e7f0, L_00000227c7853d90, C4<0>, C4<0>;
L_00000227c785f270 .functor AND 1, L_00000227c785e7f0, L_00000227c7853d90, C4<1>, C4<1>;
L_00000227c785e2b0 .functor OR 1, L_00000227c785f270, L_00000227c785ecc0, C4<0>, C4<0>;
v00000227c7817ae0_0 .net "a", 0 0, L_00000227c7853890;  1 drivers
v00000227c7818440_0 .net "b", 0 0, L_00000227c78543d0;  1 drivers
v00000227c7819c00_0 .net "cin", 0 0, L_00000227c7853d90;  1 drivers
v00000227c7817e00_0 .net "cout", 0 0, L_00000227c785e2b0;  1 drivers
v00000227c7817860_0 .net "sum", 0 0, L_00000227c785e8d0;  1 drivers
v00000227c7819ac0_0 .net "w1", 0 0, L_00000227c785e7f0;  1 drivers
v00000227c7818d00_0 .net "w2", 0 0, L_00000227c785ecc0;  1 drivers
v00000227c7818da0_0 .net "w3", 0 0, L_00000227c785f270;  1 drivers
S_00000227c781e350 .scope generate, "adderStage[6]" "adderStage[6]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777ddf0 .param/l "i" 0 4 26, +C4<0110>;
S_00000227c781e4e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781e350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785e320 .functor XOR 1, L_00000227c7854650, L_00000227c78559b0, C4<0>, C4<0>;
L_00000227c785dec0 .functor AND 1, L_00000227c7854650, L_00000227c78559b0, C4<1>, C4<1>;
L_00000227c785e470 .functor XOR 1, L_00000227c785e320, L_00000227c78539d0, C4<0>, C4<0>;
L_00000227c785e710 .functor AND 1, L_00000227c785e320, L_00000227c78539d0, C4<1>, C4<1>;
L_00000227c785e9b0 .functor OR 1, L_00000227c785e710, L_00000227c785dec0, C4<0>, C4<0>;
v00000227c78192a0_0 .net "a", 0 0, L_00000227c7854650;  1 drivers
v00000227c7819840_0 .net "b", 0 0, L_00000227c78559b0;  1 drivers
v00000227c78198e0_0 .net "cin", 0 0, L_00000227c78539d0;  1 drivers
v00000227c7818760_0 .net "cout", 0 0, L_00000227c785e9b0;  1 drivers
v00000227c7819340_0 .net "sum", 0 0, L_00000227c785e470;  1 drivers
v00000227c7818580_0 .net "w1", 0 0, L_00000227c785e320;  1 drivers
v00000227c78193e0_0 .net "w2", 0 0, L_00000227c785dec0;  1 drivers
v00000227c7818bc0_0 .net "w3", 0 0, L_00000227c785e710;  1 drivers
S_00000227c781c8c0 .scope generate, "adderStage[7]" "adderStage[7]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e1b0 .param/l "i" 0 4 26, +C4<0111>;
S_00000227c781ca50 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781c8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785f2e0 .functor XOR 1, L_00000227c78546f0, L_00000227c7853b10, C4<0>, C4<0>;
L_00000227c785e550 .functor AND 1, L_00000227c78546f0, L_00000227c7853b10, C4<1>, C4<1>;
L_00000227c785e5c0 .functor XOR 1, L_00000227c785f2e0, L_00000227c7853e30, C4<0>, C4<0>;
L_00000227c785f9e0 .functor AND 1, L_00000227c785f2e0, L_00000227c7853e30, C4<1>, C4<1>;
L_00000227c785f120 .functor OR 1, L_00000227c785f9e0, L_00000227c785e550, C4<0>, C4<0>;
v00000227c7818e40_0 .net "a", 0 0, L_00000227c78546f0;  1 drivers
v00000227c7818620_0 .net "b", 0 0, L_00000227c7853b10;  1 drivers
v00000227c7818080_0 .net "cin", 0 0, L_00000227c7853e30;  1 drivers
v00000227c7819520_0 .net "cout", 0 0, L_00000227c785f120;  1 drivers
v00000227c7817720_0 .net "sum", 0 0, L_00000227c785e5c0;  1 drivers
v00000227c7819a20_0 .net "w1", 0 0, L_00000227c785f2e0;  1 drivers
v00000227c7819ca0_0 .net "w2", 0 0, L_00000227c785e550;  1 drivers
v00000227c7817900_0 .net "w3", 0 0, L_00000227c785f9e0;  1 drivers
S_00000227c781cd70 .scope generate, "adderStage[8]" "adderStage[8]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777d9b0 .param/l "i" 0 4 26, +C4<01000>;
S_00000227c781cf00 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781cd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785f580 .functor XOR 1, L_00000227c7853ed0, L_00000227c7854790, C4<0>, C4<0>;
L_00000227c785f820 .functor AND 1, L_00000227c7853ed0, L_00000227c7854790, C4<1>, C4<1>;
L_00000227c785f6d0 .functor XOR 1, L_00000227c785f580, L_00000227c78540b0, C4<0>, C4<0>;
L_00000227c785f3c0 .functor AND 1, L_00000227c785f580, L_00000227c78540b0, C4<1>, C4<1>;
L_00000227c785e390 .functor OR 1, L_00000227c785f3c0, L_00000227c785f820, C4<0>, C4<0>;
v00000227c7817b80_0 .net "a", 0 0, L_00000227c7853ed0;  1 drivers
v00000227c7819d40_0 .net "b", 0 0, L_00000227c7854790;  1 drivers
v00000227c78188a0_0 .net "cin", 0 0, L_00000227c78540b0;  1 drivers
v00000227c7818c60_0 .net "cout", 0 0, L_00000227c785e390;  1 drivers
v00000227c7818ee0_0 .net "sum", 0 0, L_00000227c785f6d0;  1 drivers
v00000227c7819de0_0 .net "w1", 0 0, L_00000227c785f580;  1 drivers
v00000227c7819e80_0 .net "w2", 0 0, L_00000227c785f820;  1 drivers
v00000227c7817a40_0 .net "w3", 0 0, L_00000227c785f3c0;  1 drivers
S_00000227c781d090 .scope generate, "adderStage[9]" "adderStage[9]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777d9f0 .param/l "i" 0 4 26, +C4<01001>;
S_00000227c781d6d0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781d090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785f510 .functor XOR 1, L_00000227c7855410, L_00000227c78532f0, C4<0>, C4<0>;
L_00000227c785e940 .functor AND 1, L_00000227c7855410, L_00000227c78532f0, C4<1>, C4<1>;
L_00000227c785ee10 .functor XOR 1, L_00000227c785f510, L_00000227c7853390, C4<0>, C4<0>;
L_00000227c785f430 .functor AND 1, L_00000227c785f510, L_00000227c7853390, C4<1>, C4<1>;
L_00000227c785eda0 .functor OR 1, L_00000227c785f430, L_00000227c785e940, C4<0>, C4<0>;
v00000227c781a560_0 .net "a", 0 0, L_00000227c7855410;  1 drivers
v00000227c7819fc0_0 .net "b", 0 0, L_00000227c78532f0;  1 drivers
v00000227c7819f20_0 .net "cin", 0 0, L_00000227c7853390;  1 drivers
v00000227c781a240_0 .net "cout", 0 0, L_00000227c785eda0;  1 drivers
v00000227c781a420_0 .net "sum", 0 0, L_00000227c785ee10;  1 drivers
v00000227c781a100_0 .net "w1", 0 0, L_00000227c785f510;  1 drivers
v00000227c781a600_0 .net "w2", 0 0, L_00000227c785e940;  1 drivers
v00000227c781a4c0_0 .net "w3", 0 0, L_00000227c785f430;  1 drivers
S_00000227c781d540 .scope generate, "adderStage[10]" "adderStage[10]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777def0 .param/l "i" 0 4 26, +C4<01010>;
S_00000227c781d860 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c781d540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785e400 .functor XOR 1, L_00000227c7853570, L_00000227c78570d0, C4<0>, C4<0>;
L_00000227c785ebe0 .functor AND 1, L_00000227c7853570, L_00000227c78570d0, C4<1>, C4<1>;
L_00000227c785ee80 .functor XOR 1, L_00000227c785e400, L_00000227c78575d0, C4<0>, C4<0>;
L_00000227c785f190 .functor AND 1, L_00000227c785e400, L_00000227c78575d0, C4<1>, C4<1>;
L_00000227c785ea20 .functor OR 1, L_00000227c785f190, L_00000227c785ebe0, C4<0>, C4<0>;
v00000227c781a2e0_0 .net "a", 0 0, L_00000227c7853570;  1 drivers
v00000227c781a380_0 .net "b", 0 0, L_00000227c78570d0;  1 drivers
v00000227c781a060_0 .net "cin", 0 0, L_00000227c78575d0;  1 drivers
v00000227c781a1a0_0 .net "cout", 0 0, L_00000227c785ea20;  1 drivers
v00000227c782ce80_0 .net "sum", 0 0, L_00000227c785ee80;  1 drivers
v00000227c782cf20_0 .net "w1", 0 0, L_00000227c785e400;  1 drivers
v00000227c782d6a0_0 .net "w2", 0 0, L_00000227c785ebe0;  1 drivers
v00000227c782c480_0 .net "w3", 0 0, L_00000227c785f190;  1 drivers
S_00000227c782f970 .scope generate, "adderStage[11]" "adderStage[11]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e530 .param/l "i" 0 4 26, +C4<01011>;
S_00000227c78305f0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c782f970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785f200 .functor XOR 1, L_00000227c7857670, L_00000227c7856ef0, C4<0>, C4<0>;
L_00000227c785f5f0 .functor AND 1, L_00000227c7857670, L_00000227c7856ef0, C4<1>, C4<1>;
L_00000227c785ea90 .functor XOR 1, L_00000227c785f200, L_00000227c7857c10, C4<0>, C4<0>;
L_00000227c785f0b0 .functor AND 1, L_00000227c785f200, L_00000227c7857c10, C4<1>, C4<1>;
L_00000227c785ef60 .functor OR 1, L_00000227c785f0b0, L_00000227c785f5f0, C4<0>, C4<0>;
v00000227c782d240_0 .net "a", 0 0, L_00000227c7857670;  1 drivers
v00000227c782cd40_0 .net "b", 0 0, L_00000227c7856ef0;  1 drivers
v00000227c782d740_0 .net "cin", 0 0, L_00000227c7857c10;  1 drivers
v00000227c782d4c0_0 .net "cout", 0 0, L_00000227c785ef60;  1 drivers
v00000227c782c520_0 .net "sum", 0 0, L_00000227c785ea90;  1 drivers
v00000227c782d2e0_0 .net "w1", 0 0, L_00000227c785f200;  1 drivers
v00000227c782bc60_0 .net "w2", 0 0, L_00000227c785f5f0;  1 drivers
v00000227c782d060_0 .net "w3", 0 0, L_00000227c785f0b0;  1 drivers
S_00000227c782ffb0 .scope generate, "adderStage[12]" "adderStage[12]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e3b0 .param/l "i" 0 4 26, +C4<01100>;
S_00000227c782fe20 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c782ffb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785f900 .functor XOR 1, L_00000227c7857fd0, L_00000227c7855cd0, C4<0>, C4<0>;
L_00000227c785e4e0 .functor AND 1, L_00000227c7857fd0, L_00000227c7855cd0, C4<1>, C4<1>;
L_00000227c785f350 .functor XOR 1, L_00000227c785f900, L_00000227c7856b30, C4<0>, C4<0>;
L_00000227c785e630 .functor AND 1, L_00000227c785f900, L_00000227c7856b30, C4<1>, C4<1>;
L_00000227c785f4a0 .functor OR 1, L_00000227c785e630, L_00000227c785e4e0, C4<0>, C4<0>;
v00000227c782c660_0 .net "a", 0 0, L_00000227c7857fd0;  1 drivers
v00000227c782d600_0 .net "b", 0 0, L_00000227c7855cd0;  1 drivers
v00000227c782cc00_0 .net "cin", 0 0, L_00000227c7856b30;  1 drivers
v00000227c782c5c0_0 .net "cout", 0 0, L_00000227c785f4a0;  1 drivers
v00000227c782cb60_0 .net "sum", 0 0, L_00000227c785f350;  1 drivers
v00000227c782d880_0 .net "w1", 0 0, L_00000227c785f900;  1 drivers
v00000227c782d9c0_0 .net "w2", 0 0, L_00000227c785e4e0;  1 drivers
v00000227c782c200_0 .net "w3", 0 0, L_00000227c785e630;  1 drivers
S_00000227c782f330 .scope generate, "adderStage[13]" "adderStage[13]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777d6f0 .param/l "i" 0 4 26, +C4<01101>;
S_00000227c7830780 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c782f330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785f660 .functor XOR 1, L_00000227c7857530, L_00000227c7857d50, C4<0>, C4<0>;
L_00000227c785eef0 .functor AND 1, L_00000227c7857530, L_00000227c7857d50, C4<1>, C4<1>;
L_00000227c785eb00 .functor XOR 1, L_00000227c785f660, L_00000227c7856130, C4<0>, C4<0>;
L_00000227c785eb70 .functor AND 1, L_00000227c785f660, L_00000227c7856130, C4<1>, C4<1>;
L_00000227c785e6a0 .functor OR 1, L_00000227c785eb70, L_00000227c785eef0, C4<0>, C4<0>;
v00000227c782b9e0_0 .net "a", 0 0, L_00000227c7857530;  1 drivers
v00000227c782c700_0 .net "b", 0 0, L_00000227c7857d50;  1 drivers
v00000227c782cca0_0 .net "cin", 0 0, L_00000227c7856130;  1 drivers
v00000227c782cfc0_0 .net "cout", 0 0, L_00000227c785e6a0;  1 drivers
v00000227c782bee0_0 .net "sum", 0 0, L_00000227c785eb00;  1 drivers
v00000227c782d7e0_0 .net "w1", 0 0, L_00000227c785f660;  1 drivers
v00000227c782cde0_0 .net "w2", 0 0, L_00000227c785eef0;  1 drivers
v00000227c782d920_0 .net "w3", 0 0, L_00000227c785eb70;  1 drivers
S_00000227c7830910 .scope generate, "adderStage[14]" "adderStage[14]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e3f0 .param/l "i" 0 4 26, +C4<01110>;
S_00000227c7830140 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7830910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785fa50 .functor XOR 1, L_00000227c7856950, L_00000227c7855b90, C4<0>, C4<0>;
L_00000227c785f740 .functor AND 1, L_00000227c7856950, L_00000227c7855b90, C4<1>, C4<1>;
L_00000227c785df30 .functor XOR 1, L_00000227c785fa50, L_00000227c78564f0, C4<0>, C4<0>;
L_00000227c785f7b0 .functor AND 1, L_00000227c785fa50, L_00000227c78564f0, C4<1>, C4<1>;
L_00000227c785dfa0 .functor OR 1, L_00000227c785f7b0, L_00000227c785f740, C4<0>, C4<0>;
v00000227c782c7a0_0 .net "a", 0 0, L_00000227c7856950;  1 drivers
v00000227c782d560_0 .net "b", 0 0, L_00000227c7855b90;  1 drivers
v00000227c782be40_0 .net "cin", 0 0, L_00000227c78564f0;  1 drivers
v00000227c782dce0_0 .net "cout", 0 0, L_00000227c785dfa0;  1 drivers
v00000227c782c840_0 .net "sum", 0 0, L_00000227c785df30;  1 drivers
v00000227c782da60_0 .net "w1", 0 0, L_00000227c785fa50;  1 drivers
v00000227c782db00_0 .net "w2", 0 0, L_00000227c785f740;  1 drivers
v00000227c782d100_0 .net "w3", 0 0, L_00000227c785f7b0;  1 drivers
S_00000227c78302d0 .scope generate, "adderStage[15]" "adderStage[15]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777df30 .param/l "i" 0 4 26, +C4<01111>;
S_00000227c782ecf0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78302d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785ec50 .functor XOR 1, L_00000227c7857df0, L_00000227c7856c70, C4<0>, C4<0>;
L_00000227c785f890 .functor AND 1, L_00000227c7857df0, L_00000227c7856c70, C4<1>, C4<1>;
L_00000227c785f970 .functor XOR 1, L_00000227c785ec50, L_00000227c7857170, C4<0>, C4<0>;
L_00000227c785ed30 .functor AND 1, L_00000227c785ec50, L_00000227c7857170, C4<1>, C4<1>;
L_00000227c785efd0 .functor OR 1, L_00000227c785ed30, L_00000227c785f890, C4<0>, C4<0>;
v00000227c782c2a0_0 .net "a", 0 0, L_00000227c7857df0;  1 drivers
v00000227c782c0c0_0 .net "b", 0 0, L_00000227c7856c70;  1 drivers
v00000227c782d1a0_0 .net "cin", 0 0, L_00000227c7857170;  1 drivers
v00000227c782c3e0_0 .net "cout", 0 0, L_00000227c785efd0;  1 drivers
v00000227c782d380_0 .net "sum", 0 0, L_00000227c785f970;  1 drivers
v00000227c782bf80_0 .net "w1", 0 0, L_00000227c785ec50;  1 drivers
v00000227c782bb20_0 .net "w2", 0 0, L_00000227c785f890;  1 drivers
v00000227c782c8e0_0 .net "w3", 0 0, L_00000227c785ed30;  1 drivers
S_00000227c782eb60 .scope generate, "adderStage[16]" "adderStage[16]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e430 .param/l "i" 0 4 26, +C4<010000>;
S_00000227c782ee80 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c782eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785f040 .functor XOR 1, L_00000227c7856f90, L_00000227c78572b0, C4<0>, C4<0>;
L_00000227c785e010 .functor AND 1, L_00000227c7856f90, L_00000227c78572b0, C4<1>, C4<1>;
L_00000227c785e780 .functor XOR 1, L_00000227c785f040, L_00000227c7856d10, C4<0>, C4<0>;
L_00000227c785e080 .functor AND 1, L_00000227c785f040, L_00000227c7856d10, C4<1>, C4<1>;
L_00000227c785e0f0 .functor OR 1, L_00000227c785e080, L_00000227c785e010, C4<0>, C4<0>;
v00000227c782dba0_0 .net "a", 0 0, L_00000227c7856f90;  1 drivers
v00000227c782c980_0 .net "b", 0 0, L_00000227c78572b0;  1 drivers
v00000227c782c160_0 .net "cin", 0 0, L_00000227c7856d10;  1 drivers
v00000227c782ca20_0 .net "cout", 0 0, L_00000227c785e0f0;  1 drivers
v00000227c782dc40_0 .net "sum", 0 0, L_00000227c785e780;  1 drivers
v00000227c782bd00_0 .net "w1", 0 0, L_00000227c785f040;  1 drivers
v00000227c782d420_0 .net "w2", 0 0, L_00000227c785e010;  1 drivers
v00000227c782c020_0 .net "w3", 0 0, L_00000227c785e080;  1 drivers
S_00000227c782f7e0 .scope generate, "adderStage[17]" "adderStage[17]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777d7f0 .param/l "i" 0 4 26, +C4<010001>;
S_00000227c782f650 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c782f7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785e860 .functor XOR 1, L_00000227c7856e50, L_00000227c7855e10, C4<0>, C4<0>;
L_00000227c785e160 .functor AND 1, L_00000227c7856e50, L_00000227c7855e10, C4<1>, C4<1>;
L_00000227c785e1d0 .functor XOR 1, L_00000227c785e860, L_00000227c7856a90, C4<0>, C4<0>;
L_00000227c785e240 .functor AND 1, L_00000227c785e860, L_00000227c7856a90, C4<1>, C4<1>;
L_00000227c7860000 .functor OR 1, L_00000227c785e240, L_00000227c785e160, C4<0>, C4<0>;
v00000227c782bbc0_0 .net "a", 0 0, L_00000227c7856e50;  1 drivers
v00000227c782b760_0 .net "b", 0 0, L_00000227c7855e10;  1 drivers
v00000227c782cac0_0 .net "cin", 0 0, L_00000227c7856a90;  1 drivers
v00000227c782dd80_0 .net "cout", 0 0, L_00000227c7860000;  1 drivers
v00000227c782bda0_0 .net "sum", 0 0, L_00000227c785e1d0;  1 drivers
v00000227c782c340_0 .net "w1", 0 0, L_00000227c785e860;  1 drivers
v00000227c782de20_0 .net "w2", 0 0, L_00000227c785e160;  1 drivers
v00000227c782dec0_0 .net "w3", 0 0, L_00000227c785e240;  1 drivers
S_00000227c782fc90 .scope generate, "adderStage[18]" "adderStage[18]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777da30 .param/l "i" 0 4 26, +C4<010010>;
S_00000227c7830460 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c782fc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7860070 .functor XOR 1, L_00000227c7857350, L_00000227c7857210, C4<0>, C4<0>;
L_00000227c78600e0 .functor AND 1, L_00000227c7857350, L_00000227c7857210, C4<1>, C4<1>;
L_00000227c78601c0 .functor XOR 1, L_00000227c7860070, L_00000227c7856770, C4<0>, C4<0>;
L_00000227c785fc10 .functor AND 1, L_00000227c7860070, L_00000227c7856770, C4<1>, C4<1>;
L_00000227c7860150 .functor OR 1, L_00000227c785fc10, L_00000227c78600e0, C4<0>, C4<0>;
v00000227c782b800_0 .net "a", 0 0, L_00000227c7857350;  1 drivers
v00000227c782b8a0_0 .net "b", 0 0, L_00000227c7857210;  1 drivers
v00000227c782b940_0 .net "cin", 0 0, L_00000227c7856770;  1 drivers
v00000227c782ba80_0 .net "cout", 0 0, L_00000227c7860150;  1 drivers
v00000227c782e3c0_0 .net "sum", 0 0, L_00000227c78601c0;  1 drivers
v00000227c782e500_0 .net "w1", 0 0, L_00000227c7860070;  1 drivers
v00000227c782e140_0 .net "w2", 0 0, L_00000227c78600e0;  1 drivers
v00000227c782e280_0 .net "w3", 0 0, L_00000227c785fc10;  1 drivers
S_00000227c782f4c0 .scope generate, "adderStage[19]" "adderStage[19]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777df70 .param/l "i" 0 4 26, +C4<010011>;
S_00000227c782f010 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c782f4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785fac0 .functor XOR 1, L_00000227c7857a30, L_00000227c7855af0, C4<0>, C4<0>;
L_00000227c785fb30 .functor AND 1, L_00000227c7857a30, L_00000227c7855af0, C4<1>, C4<1>;
L_00000227c785fcf0 .functor XOR 1, L_00000227c785fac0, L_00000227c7857710, C4<0>, C4<0>;
L_00000227c785fba0 .functor AND 1, L_00000227c785fac0, L_00000227c7857710, C4<1>, C4<1>;
L_00000227c785fc80 .functor OR 1, L_00000227c785fba0, L_00000227c785fb30, C4<0>, C4<0>;
v00000227c782e320_0 .net "a", 0 0, L_00000227c7857a30;  1 drivers
v00000227c782e460_0 .net "b", 0 0, L_00000227c7855af0;  1 drivers
v00000227c782df60_0 .net "cin", 0 0, L_00000227c7857710;  1 drivers
v00000227c782e1e0_0 .net "cout", 0 0, L_00000227c785fc80;  1 drivers
v00000227c782e5a0_0 .net "sum", 0 0, L_00000227c785fcf0;  1 drivers
v00000227c782e640_0 .net "w1", 0 0, L_00000227c785fac0;  1 drivers
v00000227c782e000_0 .net "w2", 0 0, L_00000227c785fb30;  1 drivers
v00000227c782e0a0_0 .net "w3", 0 0, L_00000227c785fba0;  1 drivers
S_00000227c782fb00 .scope generate, "adderStage[20]" "adderStage[20]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777dfb0 .param/l "i" 0 4 26, +C4<010100>;
S_00000227c782f1a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c782fb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785fd60 .functor XOR 1, L_00000227c78569f0, L_00000227c78561d0, C4<0>, C4<0>;
L_00000227c785fdd0 .functor AND 1, L_00000227c78569f0, L_00000227c78561d0, C4<1>, C4<1>;
L_00000227c785ff90 .functor XOR 1, L_00000227c785fd60, L_00000227c7855ff0, C4<0>, C4<0>;
L_00000227c785fe40 .functor AND 1, L_00000227c785fd60, L_00000227c7855ff0, C4<1>, C4<1>;
L_00000227c785feb0 .functor OR 1, L_00000227c785fe40, L_00000227c785fdd0, C4<0>, C4<0>;
v00000227c7826b20_0 .net "a", 0 0, L_00000227c78569f0;  1 drivers
v00000227c7826bc0_0 .net "b", 0 0, L_00000227c78561d0;  1 drivers
v00000227c7828380_0 .net "cin", 0 0, L_00000227c7855ff0;  1 drivers
v00000227c7828ba0_0 .net "cout", 0 0, L_00000227c785feb0;  1 drivers
v00000227c7827340_0 .net "sum", 0 0, L_00000227c785ff90;  1 drivers
v00000227c7827b60_0 .net "w1", 0 0, L_00000227c785fd60;  1 drivers
v00000227c7827020_0 .net "w2", 0 0, L_00000227c785fdd0;  1 drivers
v00000227c7828060_0 .net "w3", 0 0, L_00000227c785fe40;  1 drivers
S_00000227c7831e30 .scope generate, "adderStage[21]" "adderStage[21]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777dff0 .param/l "i" 0 4 26, +C4<010101>;
S_00000227c78322e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7831e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c785ff20 .functor XOR 1, L_00000227c78573f0, L_00000227c7855d70, C4<0>, C4<0>;
L_00000227c785c8e0 .functor AND 1, L_00000227c78573f0, L_00000227c7855d70, C4<1>, C4<1>;
L_00000227c7869d20 .functor XOR 1, L_00000227c785ff20, L_00000227c7857ad0, C4<0>, C4<0>;
L_00000227c7869540 .functor AND 1, L_00000227c785ff20, L_00000227c7857ad0, C4<1>, C4<1>;
L_00000227c786a490 .functor OR 1, L_00000227c7869540, L_00000227c785c8e0, C4<0>, C4<0>;
v00000227c7826e40_0 .net "a", 0 0, L_00000227c78573f0;  1 drivers
v00000227c7827980_0 .net "b", 0 0, L_00000227c7855d70;  1 drivers
v00000227c7827a20_0 .net "cin", 0 0, L_00000227c7857ad0;  1 drivers
v00000227c7828e20_0 .net "cout", 0 0, L_00000227c786a490;  1 drivers
v00000227c7826940_0 .net "sum", 0 0, L_00000227c7869d20;  1 drivers
v00000227c7828a60_0 .net "w1", 0 0, L_00000227c785ff20;  1 drivers
v00000227c7827ca0_0 .net "w2", 0 0, L_00000227c785c8e0;  1 drivers
v00000227c7828240_0 .net "w3", 0 0, L_00000227c7869540;  1 drivers
S_00000227c7831fc0 .scope generate, "adderStage[22]" "adderStage[22]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e030 .param/l "i" 0 4 26, +C4<010110>;
S_00000227c7832600 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7831fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7869af0 .functor XOR 1, L_00000227c7857f30, L_00000227c7857490, C4<0>, C4<0>;
L_00000227c786a810 .functor AND 1, L_00000227c7857f30, L_00000227c7857490, C4<1>, C4<1>;
L_00000227c786a6c0 .functor XOR 1, L_00000227c7869af0, L_00000227c7856090, C4<0>, C4<0>;
L_00000227c7869a10 .functor AND 1, L_00000227c7869af0, L_00000227c7856090, C4<1>, C4<1>;
L_00000227c786a340 .functor OR 1, L_00000227c7869a10, L_00000227c786a810, C4<0>, C4<0>;
v00000227c7828740_0 .net "a", 0 0, L_00000227c7857f30;  1 drivers
v00000227c7827700_0 .net "b", 0 0, L_00000227c7857490;  1 drivers
v00000227c78282e0_0 .net "cin", 0 0, L_00000227c7856090;  1 drivers
v00000227c7828b00_0 .net "cout", 0 0, L_00000227c786a340;  1 drivers
v00000227c7827520_0 .net "sum", 0 0, L_00000227c786a6c0;  1 drivers
v00000227c7827d40_0 .net "w1", 0 0, L_00000227c7869af0;  1 drivers
v00000227c7827de0_0 .net "w2", 0 0, L_00000227c786a810;  1 drivers
v00000227c7827660_0 .net "w3", 0 0, L_00000227c7869a10;  1 drivers
S_00000227c7832790 .scope generate, "adderStage[23]" "adderStage[23]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e070 .param/l "i" 0 4 26, +C4<010111>;
S_00000227c7831660 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7832790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7869fc0 .functor XOR 1, L_00000227c7857b70, L_00000227c7857e90, C4<0>, C4<0>;
L_00000227c7869f50 .functor AND 1, L_00000227c7857b70, L_00000227c7857e90, C4<1>, C4<1>;
L_00000227c786a3b0 .functor XOR 1, L_00000227c7869fc0, L_00000227c7857030, C4<0>, C4<0>;
L_00000227c786ad50 .functor AND 1, L_00000227c7869fc0, L_00000227c7857030, C4<1>, C4<1>;
L_00000227c7869690 .functor OR 1, L_00000227c786ad50, L_00000227c7869f50, C4<0>, C4<0>;
v00000227c7828420_0 .net "a", 0 0, L_00000227c7857b70;  1 drivers
v00000227c78284c0_0 .net "b", 0 0, L_00000227c7857e90;  1 drivers
v00000227c7827200_0 .net "cin", 0 0, L_00000227c7857030;  1 drivers
v00000227c78269e0_0 .net "cout", 0 0, L_00000227c7869690;  1 drivers
v00000227c7828560_0 .net "sum", 0 0, L_00000227c786a3b0;  1 drivers
v00000227c7826ee0_0 .net "w1", 0 0, L_00000227c7869fc0;  1 drivers
v00000227c7828ce0_0 .net "w2", 0 0, L_00000227c7869f50;  1 drivers
v00000227c7826a80_0 .net "w3", 0 0, L_00000227c786ad50;  1 drivers
S_00000227c7831b10 .scope generate, "adderStage[24]" "adderStage[24]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777d870 .param/l "i" 0 4 26, +C4<011000>;
S_00000227c7832470 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7831b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786aff0 .functor XOR 1, L_00000227c78577b0, L_00000227c7857850, C4<0>, C4<0>;
L_00000227c786a960 .functor AND 1, L_00000227c78577b0, L_00000227c7857850, C4<1>, C4<1>;
L_00000227c786b060 .functor XOR 1, L_00000227c786aff0, L_00000227c7855a50, C4<0>, C4<0>;
L_00000227c78695b0 .functor AND 1, L_00000227c786aff0, L_00000227c7855a50, C4<1>, C4<1>;
L_00000227c786a180 .functor OR 1, L_00000227c78695b0, L_00000227c786a960, C4<0>, C4<0>;
v00000227c7828600_0 .net "a", 0 0, L_00000227c78577b0;  1 drivers
v00000227c7826c60_0 .net "b", 0 0, L_00000227c7857850;  1 drivers
v00000227c78277a0_0 .net "cin", 0 0, L_00000227c7855a50;  1 drivers
v00000227c78275c0_0 .net "cout", 0 0, L_00000227c786a180;  1 drivers
v00000227c78270c0_0 .net "sum", 0 0, L_00000227c786b060;  1 drivers
v00000227c7828100_0 .net "w1", 0 0, L_00000227c786aff0;  1 drivers
v00000227c7826760_0 .net "w2", 0 0, L_00000227c786a960;  1 drivers
v00000227c7827e80_0 .net "w3", 0 0, L_00000227c78695b0;  1 drivers
S_00000227c78317f0 .scope generate, "adderStage[25]" "adderStage[25]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777d830 .param/l "i" 0 4 26, +C4<011001>;
S_00000227c7831980 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78317f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786adc0 .functor XOR 1, L_00000227c7856bd0, L_00000227c78563b0, C4<0>, C4<0>;
L_00000227c786a030 .functor AND 1, L_00000227c7856bd0, L_00000227c78563b0, C4<1>, C4<1>;
L_00000227c786a0a0 .functor XOR 1, L_00000227c786adc0, L_00000227c7855c30, C4<0>, C4<0>;
L_00000227c786a1f0 .functor AND 1, L_00000227c786adc0, L_00000227c7855c30, C4<1>, C4<1>;
L_00000227c78697e0 .functor OR 1, L_00000227c786a1f0, L_00000227c786a030, C4<0>, C4<0>;
v00000227c7828c40_0 .net "a", 0 0, L_00000227c7856bd0;  1 drivers
v00000227c7827f20_0 .net "b", 0 0, L_00000227c78563b0;  1 drivers
v00000227c7826d00_0 .net "cin", 0 0, L_00000227c7855c30;  1 drivers
v00000227c78286a0_0 .net "cout", 0 0, L_00000227c78697e0;  1 drivers
v00000227c7827840_0 .net "sum", 0 0, L_00000227c786a0a0;  1 drivers
v00000227c78268a0_0 .net "w1", 0 0, L_00000227c786adc0;  1 drivers
v00000227c7827fc0_0 .net "w2", 0 0, L_00000227c786a030;  1 drivers
v00000227c7827480_0 .net "w3", 0 0, L_00000227c786a1f0;  1 drivers
S_00000227c7832920 .scope generate, "adderStage[26]" "adderStage[26]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777da70 .param/l "i" 0 4 26, +C4<011010>;
S_00000227c7832150 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7832920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7869bd0 .functor XOR 1, L_00000227c7856270, L_00000227c7856810, C4<0>, C4<0>;
L_00000227c7869620 .functor AND 1, L_00000227c7856270, L_00000227c7856810, C4<1>, C4<1>;
L_00000227c7869850 .functor XOR 1, L_00000227c7869bd0, L_00000227c7858070, C4<0>, C4<0>;
L_00000227c786a5e0 .functor AND 1, L_00000227c7869bd0, L_00000227c7858070, C4<1>, C4<1>;
L_00000227c78698c0 .functor OR 1, L_00000227c786a5e0, L_00000227c7869620, C4<0>, C4<0>;
v00000227c7826da0_0 .net "a", 0 0, L_00000227c7856270;  1 drivers
v00000227c7826f80_0 .net "b", 0 0, L_00000227c7856810;  1 drivers
v00000227c78289c0_0 .net "cin", 0 0, L_00000227c7858070;  1 drivers
v00000227c7827160_0 .net "cout", 0 0, L_00000227c78698c0;  1 drivers
v00000227c78272a0_0 .net "sum", 0 0, L_00000227c7869850;  1 drivers
v00000227c7828d80_0 .net "w1", 0 0, L_00000227c7869bd0;  1 drivers
v00000227c78281a0_0 .net "w2", 0 0, L_00000227c7869620;  1 drivers
v00000227c7828ec0_0 .net "w3", 0 0, L_00000227c786a5e0;  1 drivers
S_00000227c7831ca0 .scope generate, "adderStage[27]" "adderStage[27]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e1f0 .param/l "i" 0 4 26, +C4<011011>;
S_00000227c7830d00 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7831ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7869770 .functor XOR 1, L_00000227c7856310, L_00000227c78578f0, C4<0>, C4<0>;
L_00000227c7869d90 .functor AND 1, L_00000227c7856310, L_00000227c78578f0, C4<1>, C4<1>;
L_00000227c7869930 .functor XOR 1, L_00000227c7869770, L_00000227c7856db0, C4<0>, C4<0>;
L_00000227c78699a0 .functor AND 1, L_00000227c7869770, L_00000227c7856db0, C4<1>, C4<1>;
L_00000227c786a420 .functor OR 1, L_00000227c78699a0, L_00000227c7869d90, C4<0>, C4<0>;
v00000227c78273e0_0 .net "a", 0 0, L_00000227c7856310;  1 drivers
v00000227c78278e0_0 .net "b", 0 0, L_00000227c78578f0;  1 drivers
v00000227c7826800_0 .net "cin", 0 0, L_00000227c7856db0;  1 drivers
v00000227c78287e0_0 .net "cout", 0 0, L_00000227c786a420;  1 drivers
v00000227c7828880_0 .net "sum", 0 0, L_00000227c7869930;  1 drivers
v00000227c7828920_0 .net "w1", 0 0, L_00000227c7869770;  1 drivers
v00000227c7827ac0_0 .net "w2", 0 0, L_00000227c7869d90;  1 drivers
v00000227c7827c00_0 .net "w3", 0 0, L_00000227c78699a0;  1 drivers
S_00000227c7830b70 .scope generate, "adderStage[28]" "adderStage[28]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e230 .param/l "i" 0 4 26, +C4<011100>;
S_00000227c7830e90 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7830b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786af80 .functor XOR 1, L_00000227c7857990, L_00000227c7855eb0, C4<0>, C4<0>;
L_00000227c7869a80 .functor AND 1, L_00000227c7857990, L_00000227c7855eb0, C4<1>, C4<1>;
L_00000227c786ab20 .functor XOR 1, L_00000227c786af80, L_00000227c7857cb0, C4<0>, C4<0>;
L_00000227c786a570 .functor AND 1, L_00000227c786af80, L_00000227c7857cb0, C4<1>, C4<1>;
L_00000227c7869e00 .functor OR 1, L_00000227c786a570, L_00000227c7869a80, C4<0>, C4<0>;
v00000227c782a680_0 .net "a", 0 0, L_00000227c7857990;  1 drivers
v00000227c7829e60_0 .net "b", 0 0, L_00000227c7855eb0;  1 drivers
v00000227c782ad60_0 .net "cin", 0 0, L_00000227c7857cb0;  1 drivers
v00000227c7829000_0 .net "cout", 0 0, L_00000227c7869e00;  1 drivers
v00000227c782a4a0_0 .net "sum", 0 0, L_00000227c786ab20;  1 drivers
v00000227c7829c80_0 .net "w1", 0 0, L_00000227c786af80;  1 drivers
v00000227c782b300_0 .net "w2", 0 0, L_00000227c7869a80;  1 drivers
v00000227c7829d20_0 .net "w3", 0 0, L_00000227c786a570;  1 drivers
S_00000227c7831020 .scope generate, "adderStage[29]" "adderStage[29]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777d5f0 .param/l "i" 0 4 26, +C4<011101>;
S_00000227c78311b0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7831020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7869b60 .functor XOR 1, L_00000227c7858110, L_00000227c7856630, C4<0>, C4<0>;
L_00000227c786ae30 .functor AND 1, L_00000227c7858110, L_00000227c7856630, C4<1>, C4<1>;
L_00000227c786ac00 .functor XOR 1, L_00000227c7869b60, L_00000227c78581b0, C4<0>, C4<0>;
L_00000227c7869c40 .functor AND 1, L_00000227c7869b60, L_00000227c78581b0, C4<1>, C4<1>;
L_00000227c786a500 .functor OR 1, L_00000227c7869c40, L_00000227c786ae30, C4<0>, C4<0>;
v00000227c782aa40_0 .net "a", 0 0, L_00000227c7858110;  1 drivers
v00000227c782a540_0 .net "b", 0 0, L_00000227c7856630;  1 drivers
v00000227c782af40_0 .net "cin", 0 0, L_00000227c78581b0;  1 drivers
v00000227c782acc0_0 .net "cout", 0 0, L_00000227c786a500;  1 drivers
v00000227c7829dc0_0 .net "sum", 0 0, L_00000227c786ac00;  1 drivers
v00000227c782aae0_0 .net "w1", 0 0, L_00000227c7869b60;  1 drivers
v00000227c7829460_0 .net "w2", 0 0, L_00000227c786ae30;  1 drivers
v00000227c782a860_0 .net "w3", 0 0, L_00000227c7869c40;  1 drivers
S_00000227c7831340 .scope generate, "adderStage[30]" "adderStage[30]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e470 .param/l "i" 0 4 26, +C4<011110>;
S_00000227c78314d0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7831340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786af10 .functor XOR 1, L_00000227c7855f50, L_00000227c7856450, C4<0>, C4<0>;
L_00000227c786a9d0 .functor AND 1, L_00000227c7855f50, L_00000227c7856450, C4<1>, C4<1>;
L_00000227c786aea0 .functor XOR 1, L_00000227c786af10, L_00000227c7856590, C4<0>, C4<0>;
L_00000227c7869cb0 .functor AND 1, L_00000227c786af10, L_00000227c7856590, C4<1>, C4<1>;
L_00000227c786a110 .functor OR 1, L_00000227c7869cb0, L_00000227c786a9d0, C4<0>, C4<0>;
v00000227c7829f00_0 .net "a", 0 0, L_00000227c7855f50;  1 drivers
v00000227c782ae00_0 .net "b", 0 0, L_00000227c7856450;  1 drivers
v00000227c782a400_0 .net "cin", 0 0, L_00000227c7856590;  1 drivers
v00000227c7829fa0_0 .net "cout", 0 0, L_00000227c786a110;  1 drivers
v00000227c782a360_0 .net "sum", 0 0, L_00000227c786aea0;  1 drivers
v00000227c782b080_0 .net "w1", 0 0, L_00000227c786af10;  1 drivers
v00000227c782b1c0_0 .net "w2", 0 0, L_00000227c786a9d0;  1 drivers
v00000227c7829a00_0 .net "w3", 0 0, L_00000227c7869cb0;  1 drivers
S_00000227c7833b20 .scope generate, "adderStage[31]" "adderStage[31]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e270 .param/l "i" 0 4 26, +C4<011111>;
S_00000227c7833030 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7833b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7869700 .functor XOR 1, L_00000227c78566d0, L_00000227c78568b0, C4<0>, C4<0>;
L_00000227c786aa40 .functor AND 1, L_00000227c78566d0, L_00000227c78568b0, C4<1>, C4<1>;
L_00000227c786a260 .functor XOR 1, L_00000227c7869700, L_00000227c7859fb0, C4<0>, C4<0>;
L_00000227c786a2d0 .functor AND 1, L_00000227c7869700, L_00000227c7859fb0, C4<1>, C4<1>;
L_00000227c786a7a0 .functor OR 1, L_00000227c786a2d0, L_00000227c786aa40, C4<0>, C4<0>;
v00000227c782a040_0 .net "a", 0 0, L_00000227c78566d0;  1 drivers
v00000227c782b120_0 .net "b", 0 0, L_00000227c78568b0;  1 drivers
v00000227c782b3a0_0 .net "cin", 0 0, L_00000227c7859fb0;  1 drivers
v00000227c782a5e0_0 .net "cout", 0 0, L_00000227c786a7a0;  1 drivers
v00000227c78293c0_0 .net "sum", 0 0, L_00000227c786a260;  1 drivers
v00000227c782aea0_0 .net "w1", 0 0, L_00000227c7869700;  1 drivers
v00000227c782a0e0_0 .net "w2", 0 0, L_00000227c786aa40;  1 drivers
v00000227c782a720_0 .net "w3", 0 0, L_00000227c786a2d0;  1 drivers
S_00000227c7832b80 .scope generate, "adderStage[32]" "adderStage[32]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e2f0 .param/l "i" 0 4 26, +C4<0100000>;
S_00000227c7833fd0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7832b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786a650 .functor XOR 1, L_00000227c785a910, L_00000227c785a9b0, C4<0>, C4<0>;
L_00000227c78694d0 .functor AND 1, L_00000227c785a910, L_00000227c785a9b0, C4<1>, C4<1>;
L_00000227c786a880 .functor XOR 1, L_00000227c786a650, L_00000227c7858ed0, C4<0>, C4<0>;
L_00000227c7869e70 .functor AND 1, L_00000227c786a650, L_00000227c7858ed0, C4<1>, C4<1>;
L_00000227c7869ee0 .functor OR 1, L_00000227c7869e70, L_00000227c78694d0, C4<0>, C4<0>;
v00000227c782a900_0 .net "a", 0 0, L_00000227c785a910;  1 drivers
v00000227c7829780_0 .net "b", 0 0, L_00000227c785a9b0;  1 drivers
v00000227c782a220_0 .net "cin", 0 0, L_00000227c7858ed0;  1 drivers
v00000227c7829b40_0 .net "cout", 0 0, L_00000227c7869ee0;  1 drivers
v00000227c782a7c0_0 .net "sum", 0 0, L_00000227c786a880;  1 drivers
v00000227c782a180_0 .net "w1", 0 0, L_00000227c786a650;  1 drivers
v00000227c7829820_0 .net "w2", 0 0, L_00000227c78694d0;  1 drivers
v00000227c782afe0_0 .net "w3", 0 0, L_00000227c7869e70;  1 drivers
S_00000227c78342f0 .scope generate, "adderStage[33]" "adderStage[33]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e370 .param/l "i" 0 4 26, +C4<0100001>;
S_00000227c7832d10 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78342f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786a730 .functor XOR 1, L_00000227c7859ab0, L_00000227c78591f0, C4<0>, C4<0>;
L_00000227c786a8f0 .functor AND 1, L_00000227c7859ab0, L_00000227c78591f0, C4<1>, C4<1>;
L_00000227c786aab0 .functor XOR 1, L_00000227c786a730, L_00000227c7858250, C4<0>, C4<0>;
L_00000227c786ab90 .functor AND 1, L_00000227c786a730, L_00000227c7858250, C4<1>, C4<1>;
L_00000227c786ac70 .functor OR 1, L_00000227c786ab90, L_00000227c786a8f0, C4<0>, C4<0>;
v00000227c7829960_0 .net "a", 0 0, L_00000227c7859ab0;  1 drivers
v00000227c782b260_0 .net "b", 0 0, L_00000227c78591f0;  1 drivers
v00000227c782a9a0_0 .net "cin", 0 0, L_00000227c7858250;  1 drivers
v00000227c78298c0_0 .net "cout", 0 0, L_00000227c786ac70;  1 drivers
v00000227c782ab80_0 .net "sum", 0 0, L_00000227c786aab0;  1 drivers
v00000227c782b620_0 .net "w1", 0 0, L_00000227c786a730;  1 drivers
v00000227c782b4e0_0 .net "w2", 0 0, L_00000227c786a8f0;  1 drivers
v00000227c782a2c0_0 .net "w3", 0 0, L_00000227c786ab90;  1 drivers
S_00000227c7832ea0 .scope generate, "adderStage[34]" "adderStage[34]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777d730 .param/l "i" 0 4 26, +C4<0100010>;
S_00000227c78347a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7832ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786ace0 .functor XOR 1, L_00000227c7859830, L_00000227c78586b0, C4<0>, C4<0>;
L_00000227c786c020 .functor AND 1, L_00000227c7859830, L_00000227c78586b0, C4<1>, C4<1>;
L_00000227c786c6b0 .functor XOR 1, L_00000227c786ace0, L_00000227c7859b50, C4<0>, C4<0>;
L_00000227c786b7d0 .functor AND 1, L_00000227c786ace0, L_00000227c7859b50, C4<1>, C4<1>;
L_00000227c786caa0 .functor OR 1, L_00000227c786b7d0, L_00000227c786c020, C4<0>, C4<0>;
v00000227c782ac20_0 .net "a", 0 0, L_00000227c7859830;  1 drivers
v00000227c782b440_0 .net "b", 0 0, L_00000227c78586b0;  1 drivers
v00000227c78290a0_0 .net "cin", 0 0, L_00000227c7859b50;  1 drivers
v00000227c7829500_0 .net "cout", 0 0, L_00000227c786caa0;  1 drivers
v00000227c782b580_0 .net "sum", 0 0, L_00000227c786c6b0;  1 drivers
v00000227c782b6c0_0 .net "w1", 0 0, L_00000227c786ace0;  1 drivers
v00000227c7829be0_0 .net "w2", 0 0, L_00000227c786c020;  1 drivers
v00000227c7828f60_0 .net "w3", 0 0, L_00000227c786b7d0;  1 drivers
S_00000227c7833cb0 .scope generate, "adderStage[35]" "adderStage[35]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777ef30 .param/l "i" 0 4 26, +C4<0100011>;
S_00000227c78331c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7833cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786bd80 .functor XOR 1, L_00000227c785a050, L_00000227c78587f0, C4<0>, C4<0>;
L_00000227c786b8b0 .functor AND 1, L_00000227c785a050, L_00000227c78587f0, C4<1>, C4<1>;
L_00000227c786b610 .functor XOR 1, L_00000227c786bd80, L_00000227c785a690, C4<0>, C4<0>;
L_00000227c786b370 .functor AND 1, L_00000227c786bd80, L_00000227c785a690, C4<1>, C4<1>;
L_00000227c786c8e0 .functor OR 1, L_00000227c786b370, L_00000227c786b8b0, C4<0>, C4<0>;
v00000227c7829140_0 .net "a", 0 0, L_00000227c785a050;  1 drivers
v00000227c78291e0_0 .net "b", 0 0, L_00000227c78587f0;  1 drivers
v00000227c7829280_0 .net "cin", 0 0, L_00000227c785a690;  1 drivers
v00000227c7829320_0 .net "cout", 0 0, L_00000227c786c8e0;  1 drivers
v00000227c78295a0_0 .net "sum", 0 0, L_00000227c786b610;  1 drivers
v00000227c7829aa0_0 .net "w1", 0 0, L_00000227c786bd80;  1 drivers
v00000227c7829640_0 .net "w2", 0 0, L_00000227c786b8b0;  1 drivers
v00000227c78296e0_0 .net "w3", 0 0, L_00000227c786b370;  1 drivers
S_00000227c7833990 .scope generate, "adderStage[36]" "adderStage[36]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777ec30 .param/l "i" 0 4 26, +C4<0100100>;
S_00000227c7834160 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7833990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786b0d0 .functor XOR 1, L_00000227c785a0f0, L_00000227c785a230, C4<0>, C4<0>;
L_00000227c786c640 .functor AND 1, L_00000227c785a0f0, L_00000227c785a230, C4<1>, C4<1>;
L_00000227c786c560 .functor XOR 1, L_00000227c786b0d0, L_00000227c7859bf0, C4<0>, C4<0>;
L_00000227c786cb80 .functor AND 1, L_00000227c786b0d0, L_00000227c7859bf0, C4<1>, C4<1>;
L_00000227c786c090 .functor OR 1, L_00000227c786cb80, L_00000227c786c640, C4<0>, C4<0>;
v00000227c7749140_0 .net "a", 0 0, L_00000227c785a0f0;  1 drivers
v00000227c77484c0_0 .net "b", 0 0, L_00000227c785a230;  1 drivers
v00000227c7749500_0 .net "cin", 0 0, L_00000227c7859bf0;  1 drivers
v00000227c77475c0_0 .net "cout", 0 0, L_00000227c786c090;  1 drivers
v00000227c7747840_0 .net "sum", 0 0, L_00000227c786c560;  1 drivers
v00000227c7748b00_0 .net "w1", 0 0, L_00000227c786b0d0;  1 drivers
v00000227c7749460_0 .net "w2", 0 0, L_00000227c786c640;  1 drivers
v00000227c7747700_0 .net "w3", 0 0, L_00000227c786cb80;  1 drivers
S_00000227c7834480 .scope generate, "adderStage[37]" "adderStage[37]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e9b0 .param/l "i" 0 4 26, +C4<0100101>;
S_00000227c7834610 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7834480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786b140 .functor XOR 1, L_00000227c7858890, L_00000227c7858bb0, C4<0>, C4<0>;
L_00000227c786c720 .functor AND 1, L_00000227c7858890, L_00000227c7858bb0, C4<1>, C4<1>;
L_00000227c786b760 .functor XOR 1, L_00000227c786b140, L_00000227c7859470, C4<0>, C4<0>;
L_00000227c786c100 .functor AND 1, L_00000227c786b140, L_00000227c7859470, C4<1>, C4<1>;
L_00000227c786b530 .functor OR 1, L_00000227c786c100, L_00000227c786c720, C4<0>, C4<0>;
v00000227c77496e0_0 .net "a", 0 0, L_00000227c7858890;  1 drivers
v00000227c7747980_0 .net "b", 0 0, L_00000227c7858bb0;  1 drivers
v00000227c77487e0_0 .net "cin", 0 0, L_00000227c7859470;  1 drivers
v00000227c7747fc0_0 .net "cout", 0 0, L_00000227c786b530;  1 drivers
v00000227c7748ba0_0 .net "sum", 0 0, L_00000227c786b760;  1 drivers
v00000227c77489c0_0 .net "w1", 0 0, L_00000227c786b140;  1 drivers
v00000227c7747160_0 .net "w2", 0 0, L_00000227c786c720;  1 drivers
v00000227c7748a60_0 .net "w3", 0 0, L_00000227c786c100;  1 drivers
S_00000227c7833800 .scope generate, "adderStage[38]" "adderStage[38]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777ecb0 .param/l "i" 0 4 26, +C4<0100110>;
S_00000227c7833e40 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7833800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786c790 .functor XOR 1, L_00000227c785a190, L_00000227c78582f0, C4<0>, C4<0>;
L_00000227c786c250 .functor AND 1, L_00000227c785a190, L_00000227c78582f0, C4<1>, C4<1>;
L_00000227c786bdf0 .functor XOR 1, L_00000227c786c790, L_00000227c7858750, C4<0>, C4<0>;
L_00000227c786bc30 .functor AND 1, L_00000227c786c790, L_00000227c7858750, C4<1>, C4<1>;
L_00000227c786b450 .functor OR 1, L_00000227c786bc30, L_00000227c786c250, C4<0>, C4<0>;
v00000227c77486a0_0 .net "a", 0 0, L_00000227c785a190;  1 drivers
v00000227c77470c0_0 .net "b", 0 0, L_00000227c78582f0;  1 drivers
v00000227c7748c40_0 .net "cin", 0 0, L_00000227c7858750;  1 drivers
v00000227c7748740_0 .net "cout", 0 0, L_00000227c786b450;  1 drivers
v00000227c7748060_0 .net "sum", 0 0, L_00000227c786bdf0;  1 drivers
v00000227c7748ce0_0 .net "w1", 0 0, L_00000227c786c790;  1 drivers
v00000227c7747b60_0 .net "w2", 0 0, L_00000227c786c250;  1 drivers
v00000227c7748880_0 .net "w3", 0 0, L_00000227c786bc30;  1 drivers
S_00000227c7833350 .scope generate, "adderStage[39]" "adderStage[39]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777ebb0 .param/l "i" 0 4 26, +C4<0100111>;
S_00000227c7834930 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7833350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786c4f0 .functor XOR 1, L_00000227c7859290, L_00000227c7858930, C4<0>, C4<0>;
L_00000227c786b840 .functor AND 1, L_00000227c7859290, L_00000227c7858930, C4<1>, C4<1>;
L_00000227c786b920 .functor XOR 1, L_00000227c786c4f0, L_00000227c78589d0, C4<0>, C4<0>;
L_00000227c786cbf0 .functor AND 1, L_00000227c786c4f0, L_00000227c78589d0, C4<1>, C4<1>;
L_00000227c786c330 .functor OR 1, L_00000227c786cbf0, L_00000227c786b840, C4<0>, C4<0>;
v00000227c7748d80_0 .net "a", 0 0, L_00000227c7859290;  1 drivers
v00000227c7747200_0 .net "b", 0 0, L_00000227c7858930;  1 drivers
v00000227c7748100_0 .net "cin", 0 0, L_00000227c78589d0;  1 drivers
v00000227c7748f60_0 .net "cout", 0 0, L_00000227c786c330;  1 drivers
v00000227c7748e20_0 .net "sum", 0 0, L_00000227c786b920;  1 drivers
v00000227c7749280_0 .net "w1", 0 0, L_00000227c786c4f0;  1 drivers
v00000227c7748920_0 .net "w2", 0 0, L_00000227c786b840;  1 drivers
v00000227c7748ec0_0 .net "w3", 0 0, L_00000227c786cbf0;  1 drivers
S_00000227c78334e0 .scope generate, "adderStage[40]" "adderStage[40]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777f3f0 .param/l "i" 0 4 26, +C4<0101000>;
S_00000227c7833670 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78334e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786c480 .functor XOR 1, L_00000227c7858a70, L_00000227c7858cf0, C4<0>, C4<0>;
L_00000227c786ba00 .functor AND 1, L_00000227c7858a70, L_00000227c7858cf0, C4<1>, C4<1>;
L_00000227c786b680 .functor XOR 1, L_00000227c786c480, L_00000227c78596f0, C4<0>, C4<0>;
L_00000227c786cc60 .functor AND 1, L_00000227c786c480, L_00000227c78596f0, C4<1>, C4<1>;
L_00000227c786c5d0 .functor OR 1, L_00000227c786cc60, L_00000227c786ba00, C4<0>, C4<0>;
v00000227c7749000_0 .net "a", 0 0, L_00000227c7858a70;  1 drivers
v00000227c77477a0_0 .net "b", 0 0, L_00000227c7858cf0;  1 drivers
v00000227c7747660_0 .net "cin", 0 0, L_00000227c78596f0;  1 drivers
v00000227c7748560_0 .net "cout", 0 0, L_00000227c786c5d0;  1 drivers
v00000227c77481a0_0 .net "sum", 0 0, L_00000227c786b680;  1 drivers
v00000227c7747c00_0 .net "w1", 0 0, L_00000227c786c480;  1 drivers
v00000227c77490a0_0 .net "w2", 0 0, L_00000227c786ba00;  1 drivers
v00000227c7748240_0 .net "w3", 0 0, L_00000227c786cc60;  1 drivers
S_00000227c78385e0 .scope generate, "adderStage[41]" "adderStage[41]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e8b0 .param/l "i" 0 4 26, +C4<0101001>;
S_00000227c78377d0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78385e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786b990 .functor XOR 1, L_00000227c785a5f0, L_00000227c7858f70, C4<0>, C4<0>;
L_00000227c786c410 .functor AND 1, L_00000227c785a5f0, L_00000227c7858f70, C4<1>, C4<1>;
L_00000227c786c170 .functor XOR 1, L_00000227c786b990, L_00000227c7859010, C4<0>, C4<0>;
L_00000227c786c3a0 .functor AND 1, L_00000227c786b990, L_00000227c7859010, C4<1>, C4<1>;
L_00000227c786b1b0 .functor OR 1, L_00000227c786c3a0, L_00000227c786c410, C4<0>, C4<0>;
v00000227c77472a0_0 .net "a", 0 0, L_00000227c785a5f0;  1 drivers
v00000227c77491e0_0 .net "b", 0 0, L_00000227c7858f70;  1 drivers
v00000227c77495a0_0 .net "cin", 0 0, L_00000227c7859010;  1 drivers
v00000227c77482e0_0 .net "cout", 0 0, L_00000227c786b1b0;  1 drivers
v00000227c7749320_0 .net "sum", 0 0, L_00000227c786c170;  1 drivers
v00000227c77493c0_0 .net "w1", 0 0, L_00000227c786b990;  1 drivers
v00000227c7748380_0 .net "w2", 0 0, L_00000227c786c410;  1 drivers
v00000227c7749640_0 .net "w3", 0 0, L_00000227c786c3a0;  1 drivers
S_00000227c7836e70 .scope generate, "adderStage[42]" "adderStage[42]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777eeb0 .param/l "i" 0 4 26, +C4<0101010>;
S_00000227c7836510 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7836e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786bca0 .functor XOR 1, L_00000227c7858d90, L_00000227c78590b0, C4<0>, C4<0>;
L_00000227c786b220 .functor AND 1, L_00000227c7858d90, L_00000227c78590b0, C4<1>, C4<1>;
L_00000227c786b290 .functor XOR 1, L_00000227c786bca0, L_00000227c78598d0, C4<0>, C4<0>;
L_00000227c786ba70 .functor AND 1, L_00000227c786bca0, L_00000227c78598d0, C4<1>, C4<1>;
L_00000227c786c800 .functor OR 1, L_00000227c786ba70, L_00000227c786b220, C4<0>, C4<0>;
v00000227c7747ca0_0 .net "a", 0 0, L_00000227c7858d90;  1 drivers
v00000227c7749780_0 .net "b", 0 0, L_00000227c78590b0;  1 drivers
v00000227c77478e0_0 .net "cin", 0 0, L_00000227c78598d0;  1 drivers
v00000227c7747340_0 .net "cout", 0 0, L_00000227c786c800;  1 drivers
v00000227c7749820_0 .net "sum", 0 0, L_00000227c786b290;  1 drivers
v00000227c77473e0_0 .net "w1", 0 0, L_00000227c786bca0;  1 drivers
v00000227c7747480_0 .net "w2", 0 0, L_00000227c786b220;  1 drivers
v00000227c7747d40_0 .net "w3", 0 0, L_00000227c786ba70;  1 drivers
S_00000227c7837000 .scope generate, "adderStage[43]" "adderStage[43]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e870 .param/l "i" 0 4 26, +C4<0101011>;
S_00000227c7837960 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7837000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786c870 .functor XOR 1, L_00000227c785a2d0, L_00000227c7859e70, C4<0>, C4<0>;
L_00000227c786b300 .functor AND 1, L_00000227c785a2d0, L_00000227c7859e70, C4<1>, C4<1>;
L_00000227c786c950 .functor XOR 1, L_00000227c786c870, L_00000227c7859790, C4<0>, C4<0>;
L_00000227c786bae0 .functor AND 1, L_00000227c786c870, L_00000227c7859790, C4<1>, C4<1>;
L_00000227c786c1e0 .functor OR 1, L_00000227c786bae0, L_00000227c786b300, C4<0>, C4<0>;
v00000227c7747520_0 .net "a", 0 0, L_00000227c785a2d0;  1 drivers
v00000227c7747a20_0 .net "b", 0 0, L_00000227c7859e70;  1 drivers
v00000227c7747ac0_0 .net "cin", 0 0, L_00000227c7859790;  1 drivers
v00000227c7747de0_0 .net "cout", 0 0, L_00000227c786c1e0;  1 drivers
v00000227c7748420_0 .net "sum", 0 0, L_00000227c786c950;  1 drivers
v00000227c7748600_0 .net "w1", 0 0, L_00000227c786c870;  1 drivers
v00000227c7747e80_0 .net "w2", 0 0, L_00000227c786b300;  1 drivers
v00000227c7747f20_0 .net "w3", 0 0, L_00000227c786bae0;  1 drivers
S_00000227c7838770 .scope generate, "adderStage[44]" "adderStage[44]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777ec70 .param/l "i" 0 4 26, +C4<0101100>;
S_00000227c78369c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7838770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786c9c0 .functor XOR 1, L_00000227c785a7d0, L_00000227c785a870, C4<0>, C4<0>;
L_00000227c786c2c0 .functor AND 1, L_00000227c785a7d0, L_00000227c785a870, C4<1>, C4<1>;
L_00000227c786ca30 .functor XOR 1, L_00000227c786c9c0, L_00000227c78584d0, C4<0>, C4<0>;
L_00000227c786bed0 .functor AND 1, L_00000227c786c9c0, L_00000227c78584d0, C4<1>, C4<1>;
L_00000227c786b6f0 .functor OR 1, L_00000227c786bed0, L_00000227c786c2c0, C4<0>, C4<0>;
v00000227c774ad60_0 .net "a", 0 0, L_00000227c785a7d0;  1 drivers
v00000227c774bda0_0 .net "b", 0 0, L_00000227c785a870;  1 drivers
v00000227c774b620_0 .net "cin", 0 0, L_00000227c78584d0;  1 drivers
v00000227c774acc0_0 .net "cout", 0 0, L_00000227c786b6f0;  1 drivers
v00000227c774af40_0 .net "sum", 0 0, L_00000227c786ca30;  1 drivers
v00000227c774afe0_0 .net "w1", 0 0, L_00000227c786c9c0;  1 drivers
v00000227c774a7c0_0 .net "w2", 0 0, L_00000227c786c2c0;  1 drivers
v00000227c774a360_0 .net "w3", 0 0, L_00000227c786bed0;  1 drivers
S_00000227c7834da0 .scope generate, "adderStage[45]" "adderStage[45]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777ef70 .param/l "i" 0 4 26, +C4<0101101>;
S_00000227c7835250 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7834da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786bd10 .functor XOR 1, L_00000227c785a370, L_00000227c7859330, C4<0>, C4<0>;
L_00000227c786cb10 .functor AND 1, L_00000227c785a370, L_00000227c7859330, C4<1>, C4<1>;
L_00000227c786b3e0 .functor XOR 1, L_00000227c786bd10, L_00000227c785a410, C4<0>, C4<0>;
L_00000227c786b4c0 .functor AND 1, L_00000227c786bd10, L_00000227c785a410, C4<1>, C4<1>;
L_00000227c786be60 .functor OR 1, L_00000227c786b4c0, L_00000227c786cb10, C4<0>, C4<0>;
v00000227c774a4a0_0 .net "a", 0 0, L_00000227c785a370;  1 drivers
v00000227c774a900_0 .net "b", 0 0, L_00000227c7859330;  1 drivers
v00000227c774bf80_0 .net "cin", 0 0, L_00000227c785a410;  1 drivers
v00000227c774b8a0_0 .net "cout", 0 0, L_00000227c786be60;  1 drivers
v00000227c774aae0_0 .net "sum", 0 0, L_00000227c786b3e0;  1 drivers
v00000227c774b800_0 .net "w1", 0 0, L_00000227c786bd10;  1 drivers
v00000227c7749d20_0 .net "w2", 0 0, L_00000227c786cb10;  1 drivers
v00000227c774a540_0 .net "w3", 0 0, L_00000227c786b4c0;  1 drivers
S_00000227c7837320 .scope generate, "adderStage[46]" "adderStage[46]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e970 .param/l "i" 0 4 26, +C4<0101110>;
S_00000227c7835700 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7837320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786b5a0 .functor XOR 1, L_00000227c7859970, L_00000227c7859a10, C4<0>, C4<0>;
L_00000227c786bb50 .functor AND 1, L_00000227c7859970, L_00000227c7859a10, C4<1>, C4<1>;
L_00000227c786bbc0 .functor XOR 1, L_00000227c786b5a0, L_00000227c7859150, C4<0>, C4<0>;
L_00000227c786bf40 .functor AND 1, L_00000227c786b5a0, L_00000227c7859150, C4<1>, C4<1>;
L_00000227c786bfb0 .functor OR 1, L_00000227c786bf40, L_00000227c786bb50, C4<0>, C4<0>;
v00000227c774ab80_0 .net "a", 0 0, L_00000227c7859970;  1 drivers
v00000227c774b300_0 .net "b", 0 0, L_00000227c7859a10;  1 drivers
v00000227c774ac20_0 .net "cin", 0 0, L_00000227c7859150;  1 drivers
v00000227c7749e60_0 .net "cout", 0 0, L_00000227c786bfb0;  1 drivers
v00000227c774b4e0_0 .net "sum", 0 0, L_00000227c786bbc0;  1 drivers
v00000227c774ae00_0 .net "w1", 0 0, L_00000227c786b5a0;  1 drivers
v00000227c7749f00_0 .net "w2", 0 0, L_00000227c786bb50;  1 drivers
v00000227c774bd00_0 .net "w3", 0 0, L_00000227c786bf40;  1 drivers
S_00000227c7835890 .scope generate, "adderStage[47]" "adderStage[47]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e6f0 .param/l "i" 0 4 26, +C4<0101111>;
S_00000227c7835a20 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7835890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786ce20 .functor XOR 1, L_00000227c7858b10, L_00000227c785a4b0, C4<0>, C4<0>;
L_00000227c786d2f0 .functor AND 1, L_00000227c7858b10, L_00000227c785a4b0, C4<1>, C4<1>;
L_00000227c786d130 .functor XOR 1, L_00000227c786ce20, L_00000227c7859d30, C4<0>, C4<0>;
L_00000227c786d360 .functor AND 1, L_00000227c786ce20, L_00000227c7859d30, C4<1>, C4<1>;
L_00000227c786cf70 .functor OR 1, L_00000227c786d360, L_00000227c786d2f0, C4<0>, C4<0>;
v00000227c774bc60_0 .net "a", 0 0, L_00000227c7858b10;  1 drivers
v00000227c7749b40_0 .net "b", 0 0, L_00000227c785a4b0;  1 drivers
v00000227c774aea0_0 .net "cin", 0 0, L_00000227c7859d30;  1 drivers
v00000227c7749c80_0 .net "cout", 0 0, L_00000227c786cf70;  1 drivers
v00000227c774b760_0 .net "sum", 0 0, L_00000227c786d130;  1 drivers
v00000227c774b080_0 .net "w1", 0 0, L_00000227c786ce20;  1 drivers
v00000227c774b120_0 .net "w2", 0 0, L_00000227c786d2f0;  1 drivers
v00000227c774be40_0 .net "w3", 0 0, L_00000227c786d360;  1 drivers
S_00000227c7838900 .scope generate, "adderStage[48]" "adderStage[48]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e8f0 .param/l "i" 0 4 26, +C4<0110000>;
S_00000227c7837af0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7838900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786d3d0 .functor XOR 1, L_00000227c7858c50, L_00000227c7859c90, C4<0>, C4<0>;
L_00000227c786cfe0 .functor AND 1, L_00000227c7858c50, L_00000227c7859c90, C4<1>, C4<1>;
L_00000227c786ccd0 .functor XOR 1, L_00000227c786d3d0, L_00000227c78593d0, C4<0>, C4<0>;
L_00000227c786cf00 .functor AND 1, L_00000227c786d3d0, L_00000227c78593d0, C4<1>, C4<1>;
L_00000227c786ce90 .functor OR 1, L_00000227c786cf00, L_00000227c786cfe0, C4<0>, C4<0>;
v00000227c7749960_0 .net "a", 0 0, L_00000227c7858c50;  1 drivers
v00000227c774b1c0_0 .net "b", 0 0, L_00000227c7859c90;  1 drivers
v00000227c774bee0_0 .net "cin", 0 0, L_00000227c78593d0;  1 drivers
v00000227c774a9a0_0 .net "cout", 0 0, L_00000227c786ce90;  1 drivers
v00000227c774b9e0_0 .net "sum", 0 0, L_00000227c786ccd0;  1 drivers
v00000227c774b3a0_0 .net "w1", 0 0, L_00000227c786d3d0;  1 drivers
v00000227c774b260_0 .net "w2", 0 0, L_00000227c786cfe0;  1 drivers
v00000227c774c020_0 .net "w3", 0 0, L_00000227c786cf00;  1 drivers
S_00000227c7837190 .scope generate, "adderStage[49]" "adderStage[49]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777eef0 .param/l "i" 0 4 26, +C4<0110001>;
S_00000227c78366a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7837190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786cd40 .functor XOR 1, L_00000227c7858e30, L_00000227c785a550, C4<0>, C4<0>;
L_00000227c786cdb0 .functor AND 1, L_00000227c7858e30, L_00000227c785a550, C4<1>, C4<1>;
L_00000227c786d050 .functor XOR 1, L_00000227c786cd40, L_00000227c785a730, C4<0>, C4<0>;
L_00000227c786d0c0 .functor AND 1, L_00000227c786cd40, L_00000227c785a730, C4<1>, C4<1>;
L_00000227c786d1a0 .functor OR 1, L_00000227c786d0c0, L_00000227c786cdb0, C4<0>, C4<0>;
v00000227c774a400_0 .net "a", 0 0, L_00000227c7858e30;  1 drivers
v00000227c774b440_0 .net "b", 0 0, L_00000227c785a550;  1 drivers
v00000227c7749dc0_0 .net "cin", 0 0, L_00000227c785a730;  1 drivers
v00000227c7749be0_0 .net "cout", 0 0, L_00000227c786d1a0;  1 drivers
v00000227c774b580_0 .net "sum", 0 0, L_00000227c786d050;  1 drivers
v00000227c774b6c0_0 .net "w1", 0 0, L_00000227c786cd40;  1 drivers
v00000227c774b940_0 .net "w2", 0 0, L_00000227c786cdb0;  1 drivers
v00000227c774a5e0_0 .net "w3", 0 0, L_00000227c786d0c0;  1 drivers
S_00000227c78374b0 .scope generate, "adderStage[50]" "adderStage[50]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e930 .param/l "i" 0 4 26, +C4<0110010>;
S_00000227c7837c80 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78374b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786d210 .functor XOR 1, L_00000227c7859dd0, L_00000227c7859f10, C4<0>, C4<0>;
L_00000227c786d280 .functor AND 1, L_00000227c7859dd0, L_00000227c7859f10, C4<1>, C4<1>;
L_00000227c786f280 .functor XOR 1, L_00000227c786d210, L_00000227c7858390, C4<0>, C4<0>;
L_00000227c786ffa0 .functor AND 1, L_00000227c786d210, L_00000227c7858390, C4<1>, C4<1>;
L_00000227c78700f0 .functor OR 1, L_00000227c786ffa0, L_00000227c786d280, C4<0>, C4<0>;
v00000227c774ba80_0 .net "a", 0 0, L_00000227c7859dd0;  1 drivers
v00000227c7749fa0_0 .net "b", 0 0, L_00000227c7859f10;  1 drivers
v00000227c774bb20_0 .net "cin", 0 0, L_00000227c7858390;  1 drivers
v00000227c77498c0_0 .net "cout", 0 0, L_00000227c78700f0;  1 drivers
v00000227c774a860_0 .net "sum", 0 0, L_00000227c786f280;  1 drivers
v00000227c774aa40_0 .net "w1", 0 0, L_00000227c786d210;  1 drivers
v00000227c774a040_0 .net "w2", 0 0, L_00000227c786d280;  1 drivers
v00000227c774bbc0_0 .net "w3", 0 0, L_00000227c786ffa0;  1 drivers
S_00000227c7838a90 .scope generate, "adderStage[51]" "adderStage[51]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777ecf0 .param/l "i" 0 4 26, +C4<0110011>;
S_00000227c7836b50 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7838a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786f2f0 .functor XOR 1, L_00000227c7859510, L_00000227c7859650, C4<0>, C4<0>;
L_00000227c786fc90 .functor AND 1, L_00000227c7859510, L_00000227c7859650, C4<1>, C4<1>;
L_00000227c786ff30 .functor XOR 1, L_00000227c786f2f0, L_00000227c7858610, C4<0>, C4<0>;
L_00000227c786fde0 .functor AND 1, L_00000227c786f2f0, L_00000227c7858610, C4<1>, C4<1>;
L_00000227c7870160 .functor OR 1, L_00000227c786fde0, L_00000227c786fc90, C4<0>, C4<0>;
v00000227c7749a00_0 .net "a", 0 0, L_00000227c7859510;  1 drivers
v00000227c7749aa0_0 .net "b", 0 0, L_00000227c7859650;  1 drivers
v00000227c774a0e0_0 .net "cin", 0 0, L_00000227c7858610;  1 drivers
v00000227c774a180_0 .net "cout", 0 0, L_00000227c7870160;  1 drivers
v00000227c774a220_0 .net "sum", 0 0, L_00000227c786ff30;  1 drivers
v00000227c774a2c0_0 .net "w1", 0 0, L_00000227c786f2f0;  1 drivers
v00000227c774a680_0 .net "w2", 0 0, L_00000227c786fc90;  1 drivers
v00000227c774a720_0 .net "w3", 0 0, L_00000227c786fde0;  1 drivers
S_00000227c7834f30 .scope generate, "adderStage[52]" "adderStage[52]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777efb0 .param/l "i" 0 4 26, +C4<0110100>;
S_00000227c78353e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7834f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786f130 .functor XOR 1, L_00000227c7858430, L_00000227c7858570, C4<0>, C4<0>;
L_00000227c786fc20 .functor AND 1, L_00000227c7858430, L_00000227c7858570, C4<1>, C4<1>;
L_00000227c786f050 .functor XOR 1, L_00000227c786f130, L_00000227c78595b0, C4<0>, C4<0>;
L_00000227c786f520 .functor AND 1, L_00000227c786f130, L_00000227c78595b0, C4<1>, C4<1>;
L_00000227c786f8a0 .functor OR 1, L_00000227c786f520, L_00000227c786fc20, C4<0>, C4<0>;
v00000227c774cca0_0 .net "a", 0 0, L_00000227c7858430;  1 drivers
v00000227c774d100_0 .net "b", 0 0, L_00000227c7858570;  1 drivers
v00000227c774e780_0 .net "cin", 0 0, L_00000227c78595b0;  1 drivers
v00000227c774e0a0_0 .net "cout", 0 0, L_00000227c786f8a0;  1 drivers
v00000227c774d2e0_0 .net "sum", 0 0, L_00000227c786f050;  1 drivers
v00000227c774e000_0 .net "w1", 0 0, L_00000227c786f130;  1 drivers
v00000227c774c520_0 .net "w2", 0 0, L_00000227c786fc20;  1 drivers
v00000227c774cd40_0 .net "w3", 0 0, L_00000227c786f520;  1 drivers
S_00000227c7837640 .scope generate, "adderStage[53]" "adderStage[53]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e9f0 .param/l "i" 0 4 26, +C4<0110101>;
S_00000227c7835bb0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7837640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786ef00 .functor XOR 1, L_00000227c785acd0, L_00000227c785b770, C4<0>, C4<0>;
L_00000227c786eaa0 .functor AND 1, L_00000227c785acd0, L_00000227c785b770, C4<1>, C4<1>;
L_00000227c786e640 .functor XOR 1, L_00000227c786ef00, L_00000227c785b8b0, C4<0>, C4<0>;
L_00000227c786fec0 .functor AND 1, L_00000227c786ef00, L_00000227c785b8b0, C4<1>, C4<1>;
L_00000227c786fd00 .functor OR 1, L_00000227c786fec0, L_00000227c786eaa0, C4<0>, C4<0>;
v00000227c774d380_0 .net "a", 0 0, L_00000227c785acd0;  1 drivers
v00000227c774db00_0 .net "b", 0 0, L_00000227c785b770;  1 drivers
v00000227c774d420_0 .net "cin", 0 0, L_00000227c785b8b0;  1 drivers
v00000227c774c660_0 .net "cout", 0 0, L_00000227c786fd00;  1 drivers
v00000227c774dce0_0 .net "sum", 0 0, L_00000227c786e640;  1 drivers
v00000227c774e1e0_0 .net "w1", 0 0, L_00000227c786ef00;  1 drivers
v00000227c774e320_0 .net "w2", 0 0, L_00000227c786eaa0;  1 drivers
v00000227c774cb60_0 .net "w3", 0 0, L_00000227c786fec0;  1 drivers
S_00000227c7835d40 .scope generate, "adderStage[54]" "adderStage[54]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777eff0 .param/l "i" 0 4 26, +C4<0110110>;
S_00000227c78350c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7835d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786f590 .functor XOR 1, L_00000227c785ad70, L_00000227c785b090, C4<0>, C4<0>;
L_00000227c786f360 .functor AND 1, L_00000227c785ad70, L_00000227c785b090, C4<1>, C4<1>;
L_00000227c786fd70 .functor XOR 1, L_00000227c786f590, L_00000227c785b270, C4<0>, C4<0>;
L_00000227c786ed40 .functor AND 1, L_00000227c786f590, L_00000227c785b270, C4<1>, C4<1>;
L_00000227c7870010 .functor OR 1, L_00000227c786ed40, L_00000227c786f360, C4<0>, C4<0>;
v00000227c774c340_0 .net "a", 0 0, L_00000227c785ad70;  1 drivers
v00000227c774dba0_0 .net "b", 0 0, L_00000227c785b090;  1 drivers
v00000227c774e140_0 .net "cin", 0 0, L_00000227c785b270;  1 drivers
v00000227c774c160_0 .net "cout", 0 0, L_00000227c7870010;  1 drivers
v00000227c774c840_0 .net "sum", 0 0, L_00000227c786fd70;  1 drivers
v00000227c774e3c0_0 .net "w1", 0 0, L_00000227c786f590;  1 drivers
v00000227c774de20_0 .net "w2", 0 0, L_00000227c786f360;  1 drivers
v00000227c774ce80_0 .net "w3", 0 0, L_00000227c786ed40;  1 drivers
S_00000227c7836ce0 .scope generate, "adderStage[55]" "adderStage[55]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777eb30 .param/l "i" 0 4 26, +C4<0110111>;
S_00000227c7835570 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7836ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786f6e0 .functor XOR 1, L_00000227c785b6d0, L_00000227c785b450, C4<0>, C4<0>;
L_00000227c786f3d0 .functor AND 1, L_00000227c785b6d0, L_00000227c785b450, C4<1>, C4<1>;
L_00000227c786f670 .functor XOR 1, L_00000227c786f6e0, L_00000227c785ae10, C4<0>, C4<0>;
L_00000227c786f980 .functor AND 1, L_00000227c786f6e0, L_00000227c785ae10, C4<1>, C4<1>;
L_00000227c786fad0 .functor OR 1, L_00000227c786f980, L_00000227c786f3d0, C4<0>, C4<0>;
v00000227c774d6a0_0 .net "a", 0 0, L_00000227c785b6d0;  1 drivers
v00000227c774e460_0 .net "b", 0 0, L_00000227c785b450;  1 drivers
v00000227c774c480_0 .net "cin", 0 0, L_00000227c785ae10;  1 drivers
v00000227c774d060_0 .net "cout", 0 0, L_00000227c786fad0;  1 drivers
v00000227c774c5c0_0 .net "sum", 0 0, L_00000227c786f670;  1 drivers
v00000227c774d920_0 .net "w1", 0 0, L_00000227c786f6e0;  1 drivers
v00000227c774e820_0 .net "w2", 0 0, L_00000227c786f3d0;  1 drivers
v00000227c774c700_0 .net "w3", 0 0, L_00000227c786f980;  1 drivers
S_00000227c7836830 .scope generate, "adderStage[56]" "adderStage[56]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777f1f0 .param/l "i" 0 4 26, +C4<0111000>;
S_00000227c7837e10 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7836830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7870080 .functor XOR 1, L_00000227c785b810, L_00000227c785b130, C4<0>, C4<0>;
L_00000227c786f440 .functor AND 1, L_00000227c785b810, L_00000227c785b130, C4<1>, C4<1>;
L_00000227c786fa60 .functor XOR 1, L_00000227c7870080, L_00000227c785aff0, C4<0>, C4<0>;
L_00000227c786e5d0 .functor AND 1, L_00000227c7870080, L_00000227c785aff0, C4<1>, C4<1>;
L_00000227c786fe50 .functor OR 1, L_00000227c786e5d0, L_00000227c786f440, C4<0>, C4<0>;
v00000227c774cde0_0 .net "a", 0 0, L_00000227c785b810;  1 drivers
v00000227c774c200_0 .net "b", 0 0, L_00000227c785b130;  1 drivers
v00000227c774c3e0_0 .net "cin", 0 0, L_00000227c785aff0;  1 drivers
v00000227c774c8e0_0 .net "cout", 0 0, L_00000227c786fe50;  1 drivers
v00000227c774c980_0 .net "sum", 0 0, L_00000227c786fa60;  1 drivers
v00000227c774d560_0 .net "w1", 0 0, L_00000227c7870080;  1 drivers
v00000227c774d4c0_0 .net "w2", 0 0, L_00000227c786f440;  1 drivers
v00000227c774d1a0_0 .net "w3", 0 0, L_00000227c786e5d0;  1 drivers
S_00000227c7837fa0 .scope generate, "adderStage[57]" "adderStage[57]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777e730 .param/l "i" 0 4 26, +C4<0111001>;
S_00000227c7838130 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7837fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786ec60 .functor XOR 1, L_00000227c785aeb0, L_00000227c785aaf0, C4<0>, C4<0>;
L_00000227c786f600 .functor AND 1, L_00000227c785aeb0, L_00000227c785aaf0, C4<1>, C4<1>;
L_00000227c786f750 .functor XOR 1, L_00000227c786ec60, L_00000227c785ab90, C4<0>, C4<0>;
L_00000227c786ecd0 .functor AND 1, L_00000227c786ec60, L_00000227c785ab90, C4<1>, C4<1>;
L_00000227c786e6b0 .functor OR 1, L_00000227c786ecd0, L_00000227c786f600, C4<0>, C4<0>;
v00000227c774e500_0 .net "a", 0 0, L_00000227c785aeb0;  1 drivers
v00000227c774c7a0_0 .net "b", 0 0, L_00000227c785aaf0;  1 drivers
v00000227c774d740_0 .net "cin", 0 0, L_00000227c785ab90;  1 drivers
v00000227c774ca20_0 .net "cout", 0 0, L_00000227c786e6b0;  1 drivers
v00000227c774df60_0 .net "sum", 0 0, L_00000227c786f750;  1 drivers
v00000227c774d600_0 .net "w1", 0 0, L_00000227c786ec60;  1 drivers
v00000227c774d7e0_0 .net "w2", 0 0, L_00000227c786f600;  1 drivers
v00000227c774e5a0_0 .net "w3", 0 0, L_00000227c786ecd0;  1 drivers
S_00000227c7835ed0 .scope generate, "adderStage[58]" "adderStage[58]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777ea30 .param/l "i" 0 4 26, +C4<0111010>;
S_00000227c7836060 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7835ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786f4b0 .functor XOR 1, L_00000227c785b310, L_00000227c785b1d0, C4<0>, C4<0>;
L_00000227c786f1a0 .functor AND 1, L_00000227c785b310, L_00000227c785b1d0, C4<1>, C4<1>;
L_00000227c786e720 .functor XOR 1, L_00000227c786f4b0, L_00000227c785af50, C4<0>, C4<0>;
L_00000227c786e790 .functor AND 1, L_00000227c786f4b0, L_00000227c785af50, C4<1>, C4<1>;
L_00000227c786e800 .functor OR 1, L_00000227c786e790, L_00000227c786f1a0, C4<0>, C4<0>;
v00000227c774c2a0_0 .net "a", 0 0, L_00000227c785b310;  1 drivers
v00000227c774d880_0 .net "b", 0 0, L_00000227c785b1d0;  1 drivers
v00000227c774e640_0 .net "cin", 0 0, L_00000227c785af50;  1 drivers
v00000227c774d240_0 .net "cout", 0 0, L_00000227c786e800;  1 drivers
v00000227c774e280_0 .net "sum", 0 0, L_00000227c786e720;  1 drivers
v00000227c774dc40_0 .net "w1", 0 0, L_00000227c786f4b0;  1 drivers
v00000227c774d9c0_0 .net "w2", 0 0, L_00000227c786f1a0;  1 drivers
v00000227c774e6e0_0 .net "w3", 0 0, L_00000227c786e790;  1 drivers
S_00000227c78382c0 .scope generate, "adderStage[59]" "adderStage[59]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777f030 .param/l "i" 0 4 26, +C4<0111011>;
S_00000227c7838450 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78382c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786edb0 .functor XOR 1, L_00000227c785b3b0, L_00000227c785ac30, C4<0>, C4<0>;
L_00000227c786e870 .functor AND 1, L_00000227c785b3b0, L_00000227c785ac30, C4<1>, C4<1>;
L_00000227c786f830 .functor XOR 1, L_00000227c786edb0, L_00000227c785aa50, C4<0>, C4<0>;
L_00000227c786e9c0 .functor AND 1, L_00000227c786edb0, L_00000227c785aa50, C4<1>, C4<1>;
L_00000227c786f7c0 .functor OR 1, L_00000227c786e9c0, L_00000227c786e870, C4<0>, C4<0>;
v00000227c774cc00_0 .net "a", 0 0, L_00000227c785b3b0;  1 drivers
v00000227c774dd80_0 .net "b", 0 0, L_00000227c785ac30;  1 drivers
v00000227c774cac0_0 .net "cin", 0 0, L_00000227c785aa50;  1 drivers
v00000227c774cf20_0 .net "cout", 0 0, L_00000227c786f7c0;  1 drivers
v00000227c774dec0_0 .net "sum", 0 0, L_00000227c786f830;  1 drivers
v00000227c774c0c0_0 .net "w1", 0 0, L_00000227c786edb0;  1 drivers
v00000227c774cfc0_0 .net "w2", 0 0, L_00000227c786e870;  1 drivers
v00000227c774da60_0 .net "w3", 0 0, L_00000227c786e9c0;  1 drivers
S_00000227c78361f0 .scope generate, "adderStage[60]" "adderStage[60]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777ea70 .param/l "i" 0 4 26, +C4<0111100>;
S_00000227c7836380 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c78361f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786eb10 .functor XOR 1, L_00000227c785b4f0, L_00000227c785b590, C4<0>, C4<0>;
L_00000227c786e8e0 .functor AND 1, L_00000227c785b4f0, L_00000227c785b590, C4<1>, C4<1>;
L_00000227c786ea30 .functor XOR 1, L_00000227c786eb10, L_00000227c785b630, C4<0>, C4<0>;
L_00000227c786ee20 .functor AND 1, L_00000227c786eb10, L_00000227c785b630, C4<1>, C4<1>;
L_00000227c786f0c0 .functor OR 1, L_00000227c786ee20, L_00000227c786e8e0, C4<0>, C4<0>;
v00000227c7750120_0 .net "a", 0 0, L_00000227c785b4f0;  1 drivers
v00000227c774eb40_0 .net "b", 0 0, L_00000227c785b590;  1 drivers
v00000227c7751020_0 .net "cin", 0 0, L_00000227c785b630;  1 drivers
v00000227c774f540_0 .net "cout", 0 0, L_00000227c786f0c0;  1 drivers
v00000227c774ff40_0 .net "sum", 0 0, L_00000227c786ea30;  1 drivers
v00000227c774f220_0 .net "w1", 0 0, L_00000227c786eb10;  1 drivers
v00000227c774f2c0_0 .net "w2", 0 0, L_00000227c786e8e0;  1 drivers
v00000227c774f860_0 .net "w3", 0 0, L_00000227c786ee20;  1 drivers
S_00000227c783b010 .scope generate, "adderStage[61]" "adderStage[61]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777ed30 .param/l "i" 0 4 26, +C4<0111101>;
S_00000227c783b330 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c783b010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786f910 .functor XOR 1, L_00000227c784c9f0, L_00000227c784d850, C4<0>, C4<0>;
L_00000227c786f9f0 .functor AND 1, L_00000227c784c9f0, L_00000227c784d850, C4<1>, C4<1>;
L_00000227c786fb40 .functor XOR 1, L_00000227c786f910, L_00000227c784be10, C4<0>, C4<0>;
L_00000227c786e950 .functor AND 1, L_00000227c786f910, L_00000227c784be10, C4<1>, C4<1>;
L_00000227c786fbb0 .functor OR 1, L_00000227c786e950, L_00000227c786f9f0, C4<0>, C4<0>;
v00000227c774edc0_0 .net "a", 0 0, L_00000227c784c9f0;  1 drivers
v00000227c774f040_0 .net "b", 0 0, L_00000227c784d850;  1 drivers
v00000227c774ef00_0 .net "cin", 0 0, L_00000227c784be10;  1 drivers
v00000227c774ec80_0 .net "cout", 0 0, L_00000227c786fbb0;  1 drivers
v00000227c774ee60_0 .net "sum", 0 0, L_00000227c786fb40;  1 drivers
v00000227c7750b20_0 .net "w1", 0 0, L_00000227c786f910;  1 drivers
v00000227c7750300_0 .net "w2", 0 0, L_00000227c786f9f0;  1 drivers
v00000227c7750c60_0 .net "w3", 0 0, L_00000227c786e950;  1 drivers
S_00000227c783acf0 .scope generate, "adderStage[62]" "adderStage[62]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777f1b0 .param/l "i" 0 4 26, +C4<0111110>;
S_00000227c783b970 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c783acf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786eb80 .functor XOR 1, L_00000227c784d530, L_00000227c784db70, C4<0>, C4<0>;
L_00000227c786ee90 .functor AND 1, L_00000227c784d530, L_00000227c784db70, C4<1>, C4<1>;
L_00000227c786f210 .functor XOR 1, L_00000227c786eb80, L_00000227c784cc70, C4<0>, C4<0>;
L_00000227c786ebf0 .functor AND 1, L_00000227c786eb80, L_00000227c784cc70, C4<1>, C4<1>;
L_00000227c786ef70 .functor OR 1, L_00000227c786ebf0, L_00000227c786ee90, C4<0>, C4<0>;
v00000227c774f4a0_0 .net "a", 0 0, L_00000227c784d530;  1 drivers
v00000227c7750ee0_0 .net "b", 0 0, L_00000227c784db70;  1 drivers
v00000227c7750da0_0 .net "cin", 0 0, L_00000227c784cc70;  1 drivers
v00000227c774f0e0_0 .net "cout", 0 0, L_00000227c786ef70;  1 drivers
v00000227c774f7c0_0 .net "sum", 0 0, L_00000227c786f210;  1 drivers
v00000227c77506c0_0 .net "w1", 0 0, L_00000227c786eb80;  1 drivers
v00000227c77501c0_0 .net "w2", 0 0, L_00000227c786ee90;  1 drivers
v00000227c774e960_0 .net "w3", 0 0, L_00000227c786ebf0;  1 drivers
S_00000227c783a200 .scope generate, "adderStage[63]" "adderStage[63]" 4 26, 4 26 0, S_00000227c781b080;
 .timescale -9 -12;
P_00000227c777f2b0 .param/l "i" 0 4 26, +C4<0111111>;
S_00000227c7838db0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c783a200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c786efe0 .functor XOR 1, L_00000227c784d670, L_00000227c784ba50, C4<0>, C4<0>;
L_00000227c7870c50 .functor AND 1, L_00000227c784d670, L_00000227c784ba50, C4<1>, C4<1>;
L_00000227c78705c0 .functor XOR 1, L_00000227c786efe0, L_00000227c784c6d0, C4<0>, C4<0>;
L_00000227c7870630 .functor AND 1, L_00000227c786efe0, L_00000227c784c6d0, C4<1>, C4<1>;
L_00000227c7870be0 .functor OR 1, L_00000227c7870630, L_00000227c7870c50, C4<0>, C4<0>;
v00000227c774fea0_0 .net "a", 0 0, L_00000227c784d670;  1 drivers
v00000227c7750bc0_0 .net "b", 0 0, L_00000227c784ba50;  1 drivers
v00000227c774fe00_0 .net "cin", 0 0, L_00000227c784c6d0;  1 drivers
v00000227c774ffe0_0 .net "cout", 0 0, L_00000227c7870be0;  1 drivers
v00000227c7750080_0 .net "sum", 0 0, L_00000227c78705c0;  1 drivers
v00000227c77508a0_0 .net "w1", 0 0, L_00000227c786efe0;  1 drivers
v00000227c7750440_0 .net "w2", 0 0, L_00000227c7870c50;  1 drivers
v00000227c774f360_0 .net "w3", 0 0, L_00000227c7870630;  1 drivers
S_00000227c783a390 .scope module, "dut8" "rca" 3 36, 4 13 0, S_00000227c77a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_00000227c777ed70 .param/l "N" 0 4 13, +C4<00000000000000000000000000001000>;
L_00000227c77855e0 .functor BUFZ 1, v00000227c77536e0_0, C4<0>, C4<0>, C4<0>;
v00000227c7751a20_0 .net "A", 7 0, v00000227c7751fc0_0;  1 drivers
v00000227c7751340_0 .net "B", 7 0, v00000227c7751ca0_0;  1 drivers
v00000227c77513e0_0 .net "Cin", 0 0, v00000227c77536e0_0;  alias, 1 drivers
v00000227c7751b60_0 .net "Cout", 0 0, L_00000227c77556c0;  alias, 1 drivers
v00000227c77527e0_0 .net "Sum", 7 0, L_00000227c77538c0;  alias, 1 drivers
v00000227c7752100_0 .net *"_ivl_61", 0 0, L_00000227c77855e0;  1 drivers
v00000227c7752c40_0 .net "carry", 8 0, L_00000227c7754ea0;  1 drivers
L_00000227c7755080 .part v00000227c7751fc0_0, 0, 1;
L_00000227c7755c60 .part v00000227c7751ca0_0, 0, 1;
L_00000227c77549a0 .part L_00000227c7754ea0, 0, 1;
L_00000227c7755440 .part v00000227c7751fc0_0, 1, 1;
L_00000227c7755d00 .part v00000227c7751ca0_0, 1, 1;
L_00000227c77558a0 .part L_00000227c7754ea0, 1, 1;
L_00000227c7754cc0 .part v00000227c7751fc0_0, 2, 1;
L_00000227c7755a80 .part v00000227c7751ca0_0, 2, 1;
L_00000227c77554e0 .part L_00000227c7754ea0, 2, 1;
L_00000227c7754d60 .part v00000227c7751fc0_0, 3, 1;
L_00000227c7753d20 .part v00000227c7751ca0_0, 3, 1;
L_00000227c7755b20 .part L_00000227c7754ea0, 3, 1;
L_00000227c7754720 .part v00000227c7751fc0_0, 4, 1;
L_00000227c77544a0 .part v00000227c7751ca0_0, 4, 1;
L_00000227c7755120 .part L_00000227c7754ea0, 4, 1;
L_00000227c7754400 .part v00000227c7751fc0_0, 5, 1;
L_00000227c7753e60 .part v00000227c7751ca0_0, 5, 1;
L_00000227c7755580 .part L_00000227c7754ea0, 5, 1;
L_00000227c7754e00 .part v00000227c7751fc0_0, 6, 1;
L_00000227c7754a40 .part v00000227c7751ca0_0, 6, 1;
L_00000227c77551c0 .part L_00000227c7754ea0, 6, 1;
L_00000227c7755bc0 .part v00000227c7751fc0_0, 7, 1;
L_00000227c7755620 .part v00000227c7751ca0_0, 7, 1;
L_00000227c7754ae0 .part L_00000227c7754ea0, 7, 1;
LS_00000227c77538c0_0_0 .concat8 [ 1 1 1 1], L_00000227c77826a0, L_00000227c77840e0, L_00000227c7783c80, L_00000227c77834a0;
LS_00000227c77538c0_0_4 .concat8 [ 1 1 1 1], L_00000227c7784b60, L_00000227c7784af0, L_00000227c7784a10, L_00000227c7784620;
L_00000227c77538c0 .concat8 [ 4 4 0 0], LS_00000227c77538c0_0_0, LS_00000227c77538c0_0_4;
LS_00000227c7754ea0_0_0 .concat8 [ 1 1 1 1], L_00000227c77855e0, L_00000227c7783ba0, L_00000227c7782780, L_00000227c7783270;
LS_00000227c7754ea0_0_4 .concat8 [ 1 1 1 1], L_00000227c7785880, L_00000227c7784150, L_00000227c7784e00, L_00000227c7784fc0;
LS_00000227c7754ea0_0_8 .concat8 [ 1 0 0 0], L_00000227c7785730;
L_00000227c7754ea0 .concat8 [ 4 4 1 0], LS_00000227c7754ea0_0_0, LS_00000227c7754ea0_0_4, LS_00000227c7754ea0_0_8;
L_00000227c77556c0 .part L_00000227c7754ea0, 8, 1;
S_00000227c783bb00 .scope generate, "adderStage[0]" "adderStage[0]" 4 26, 4 26 0, S_00000227c783a390;
 .timescale -9 -12;
P_00000227c777eb70 .param/l "i" 0 4 26, +C4<00>;
S_00000227c783ae80 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c783bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7782fd0 .functor XOR 1, L_00000227c7755080, L_00000227c7755c60, C4<0>, C4<0>;
L_00000227c7783f90 .functor AND 1, L_00000227c7755080, L_00000227c7755c60, C4<1>, C4<1>;
L_00000227c77826a0 .functor XOR 1, L_00000227c7782fd0, L_00000227c77549a0, C4<0>, C4<0>;
L_00000227c7784000 .functor AND 1, L_00000227c7782fd0, L_00000227c77549a0, C4<1>, C4<1>;
L_00000227c7783ba0 .functor OR 1, L_00000227c7784000, L_00000227c7783f90, C4<0>, C4<0>;
v00000227c774f180_0 .net "a", 0 0, L_00000227c7755080;  1 drivers
v00000227c7750e40_0 .net "b", 0 0, L_00000227c7755c60;  1 drivers
v00000227c7750f80_0 .net "cin", 0 0, L_00000227c77549a0;  1 drivers
v00000227c774f9a0_0 .net "cout", 0 0, L_00000227c7783ba0;  1 drivers
v00000227c77504e0_0 .net "sum", 0 0, L_00000227c77826a0;  1 drivers
v00000227c7750940_0 .net "w1", 0 0, L_00000227c7782fd0;  1 drivers
v00000227c7750580_0 .net "w2", 0 0, L_00000227c7783f90;  1 drivers
v00000227c774fd60_0 .net "w3", 0 0, L_00000227c7784000;  1 drivers
S_00000227c783a520 .scope generate, "adderStage[1]" "adderStage[1]" 4 26, 4 26 0, S_00000227c783a390;
 .timescale -9 -12;
P_00000227c777f330 .param/l "i" 0 4 26, +C4<01>;
S_00000227c78390d0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c783a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c77839e0 .functor XOR 1, L_00000227c7755440, L_00000227c7755d00, C4<0>, C4<0>;
L_00000227c7784070 .functor AND 1, L_00000227c7755440, L_00000227c7755d00, C4<1>, C4<1>;
L_00000227c77840e0 .functor XOR 1, L_00000227c77839e0, L_00000227c77558a0, C4<0>, C4<0>;
L_00000227c7782710 .functor AND 1, L_00000227c77839e0, L_00000227c77558a0, C4<1>, C4<1>;
L_00000227c7782780 .functor OR 1, L_00000227c7782710, L_00000227c7784070, C4<0>, C4<0>;
v00000227c774fb80_0 .net "a", 0 0, L_00000227c7755440;  1 drivers
v00000227c7750620_0 .net "b", 0 0, L_00000227c7755d00;  1 drivers
v00000227c7750760_0 .net "cin", 0 0, L_00000227c77558a0;  1 drivers
v00000227c774e8c0_0 .net "cout", 0 0, L_00000227c7782780;  1 drivers
v00000227c774eaa0_0 .net "sum", 0 0, L_00000227c77840e0;  1 drivers
v00000227c774f720_0 .net "w1", 0 0, L_00000227c77839e0;  1 drivers
v00000227c774f5e0_0 .net "w2", 0 0, L_00000227c7784070;  1 drivers
v00000227c7750800_0 .net "w3", 0 0, L_00000227c7782710;  1 drivers
S_00000227c783c5f0 .scope generate, "adderStage[2]" "adderStage[2]" 4 26, 4 26 0, S_00000227c783a390;
 .timescale -9 -12;
P_00000227c777f070 .param/l "i" 0 4 26, +C4<010>;
S_00000227c783ab60 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c783c5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7783c10 .functor XOR 1, L_00000227c7754cc0, L_00000227c7755a80, C4<0>, C4<0>;
L_00000227c7783190 .functor AND 1, L_00000227c7754cc0, L_00000227c7755a80, C4<1>, C4<1>;
L_00000227c7783c80 .functor XOR 1, L_00000227c7783c10, L_00000227c77554e0, C4<0>, C4<0>;
L_00000227c7783200 .functor AND 1, L_00000227c7783c10, L_00000227c77554e0, C4<1>, C4<1>;
L_00000227c7783270 .functor OR 1, L_00000227c7783200, L_00000227c7783190, C4<0>, C4<0>;
v00000227c77509e0_0 .net "a", 0 0, L_00000227c7754cc0;  1 drivers
v00000227c774fa40_0 .net "b", 0 0, L_00000227c7755a80;  1 drivers
v00000227c7750a80_0 .net "cin", 0 0, L_00000227c77554e0;  1 drivers
v00000227c774ebe0_0 .net "cout", 0 0, L_00000227c7783270;  1 drivers
v00000227c774f400_0 .net "sum", 0 0, L_00000227c7783c80;  1 drivers
v00000227c774ed20_0 .net "w1", 0 0, L_00000227c7783c10;  1 drivers
v00000227c774efa0_0 .net "w2", 0 0, L_00000227c7783190;  1 drivers
v00000227c774fc20_0 .net "w3", 0 0, L_00000227c7783200;  1 drivers
S_00000227c783c460 .scope generate, "adderStage[3]" "adderStage[3]" 4 26, 4 26 0, S_00000227c783a390;
 .timescale -9 -12;
P_00000227c777f3b0 .param/l "i" 0 4 26, +C4<011>;
S_00000227c783c780 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c783c460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c77832e0 .functor XOR 1, L_00000227c7754d60, L_00000227c7753d20, C4<0>, C4<0>;
L_00000227c7783430 .functor AND 1, L_00000227c7754d60, L_00000227c7753d20, C4<1>, C4<1>;
L_00000227c77834a0 .functor XOR 1, L_00000227c77832e0, L_00000227c7755b20, C4<0>, C4<0>;
L_00000227c7783660 .functor AND 1, L_00000227c77832e0, L_00000227c7755b20, C4<1>, C4<1>;
L_00000227c7785880 .functor OR 1, L_00000227c7783660, L_00000227c7783430, C4<0>, C4<0>;
v00000227c774fcc0_0 .net "a", 0 0, L_00000227c7754d60;  1 drivers
v00000227c7752e20_0 .net "b", 0 0, L_00000227c7753d20;  1 drivers
v00000227c77517a0_0 .net "cin", 0 0, L_00000227c7755b20;  1 drivers
v00000227c7753640_0 .net "cout", 0 0, L_00000227c7785880;  1 drivers
v00000227c77521a0_0 .net "sum", 0 0, L_00000227c77834a0;  1 drivers
v00000227c77531e0_0 .net "w1", 0 0, L_00000227c77832e0;  1 drivers
v00000227c7753140_0 .net "w2", 0 0, L_00000227c7783430;  1 drivers
v00000227c7752600_0 .net "w3", 0 0, L_00000227c7783660;  1 drivers
S_00000227c783bc90 .scope generate, "adderStage[4]" "adderStage[4]" 4 26, 4 26 0, S_00000227c783a390;
 .timescale -9 -12;
P_00000227c777f4f0 .param/l "i" 0 4 26, +C4<0100>;
S_00000227c78398a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c783bc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7784a80 .functor XOR 1, L_00000227c7754720, L_00000227c77544a0, C4<0>, C4<0>;
L_00000227c7784f50 .functor AND 1, L_00000227c7754720, L_00000227c77544a0, C4<1>, C4<1>;
L_00000227c7784b60 .functor XOR 1, L_00000227c7784a80, L_00000227c7755120, C4<0>, C4<0>;
L_00000227c7785500 .functor AND 1, L_00000227c7784a80, L_00000227c7755120, C4<1>, C4<1>;
L_00000227c7784150 .functor OR 1, L_00000227c7785500, L_00000227c7784f50, C4<0>, C4<0>;
v00000227c7751f20_0 .net "a", 0 0, L_00000227c7754720;  1 drivers
v00000227c77522e0_0 .net "b", 0 0, L_00000227c77544a0;  1 drivers
v00000227c7752ce0_0 .net "cin", 0 0, L_00000227c7755120;  1 drivers
v00000227c77526a0_0 .net "cout", 0 0, L_00000227c7784150;  1 drivers
v00000227c77510c0_0 .net "sum", 0 0, L_00000227c7784b60;  1 drivers
v00000227c77512a0_0 .net "w1", 0 0, L_00000227c7784a80;  1 drivers
v00000227c7752380_0 .net "w2", 0 0, L_00000227c7784f50;  1 drivers
v00000227c7752060_0 .net "w3", 0 0, L_00000227c7785500;  1 drivers
S_00000227c7839bc0 .scope generate, "adderStage[5]" "adderStage[5]" 4 26, 4 26 0, S_00000227c783a390;
 .timescale -9 -12;
P_00000227c777f430 .param/l "i" 0 4 26, +C4<0101>;
S_00000227c783bfb0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c7839bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7785260 .functor XOR 1, L_00000227c7754400, L_00000227c7753e60, C4<0>, C4<0>;
L_00000227c7784d20 .functor AND 1, L_00000227c7754400, L_00000227c7753e60, C4<1>, C4<1>;
L_00000227c7784af0 .functor XOR 1, L_00000227c7785260, L_00000227c7755580, C4<0>, C4<0>;
L_00000227c7785b90 .functor AND 1, L_00000227c7785260, L_00000227c7755580, C4<1>, C4<1>;
L_00000227c7784e00 .functor OR 1, L_00000227c7785b90, L_00000227c7784d20, C4<0>, C4<0>;
v00000227c7753000_0 .net "a", 0 0, L_00000227c7754400;  1 drivers
v00000227c7752240_0 .net "b", 0 0, L_00000227c7753e60;  1 drivers
v00000227c7751ac0_0 .net "cin", 0 0, L_00000227c7755580;  1 drivers
v00000227c7751de0_0 .net "cout", 0 0, L_00000227c7784e00;  1 drivers
v00000227c77535a0_0 .net "sum", 0 0, L_00000227c7784af0;  1 drivers
v00000227c7753320_0 .net "w1", 0 0, L_00000227c7785260;  1 drivers
v00000227c7753780_0 .net "w2", 0 0, L_00000227c7784d20;  1 drivers
v00000227c7751520_0 .net "w3", 0 0, L_00000227c7785b90;  1 drivers
S_00000227c783a070 .scope generate, "adderStage[6]" "adderStage[6]" 4 26, 4 26 0, S_00000227c783a390;
 .timescale -9 -12;
P_00000227c777e770 .param/l "i" 0 4 26, +C4<0110>;
S_00000227c783b1a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c783a070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c7784690 .functor XOR 1, L_00000227c7754e00, L_00000227c7754a40, C4<0>, C4<0>;
L_00000227c77843f0 .functor AND 1, L_00000227c7754e00, L_00000227c7754a40, C4<1>, C4<1>;
L_00000227c7784a10 .functor XOR 1, L_00000227c7784690, L_00000227c77551c0, C4<0>, C4<0>;
L_00000227c7784310 .functor AND 1, L_00000227c7784690, L_00000227c77551c0, C4<1>, C4<1>;
L_00000227c7784fc0 .functor OR 1, L_00000227c7784310, L_00000227c77843f0, C4<0>, C4<0>;
v00000227c7751480_0 .net "a", 0 0, L_00000227c7754e00;  1 drivers
v00000227c7751160_0 .net "b", 0 0, L_00000227c7754a40;  1 drivers
v00000227c7751d40_0 .net "cin", 0 0, L_00000227c77551c0;  1 drivers
v00000227c7753460_0 .net "cout", 0 0, L_00000227c7784fc0;  1 drivers
v00000227c7751700_0 .net "sum", 0 0, L_00000227c7784a10;  1 drivers
v00000227c77515c0_0 .net "w1", 0 0, L_00000227c7784690;  1 drivers
v00000227c7751840_0 .net "w2", 0 0, L_00000227c77843f0;  1 drivers
v00000227c7751660_0 .net "w3", 0 0, L_00000227c7784310;  1 drivers
S_00000227c783a840 .scope generate, "adderStage[7]" "adderStage[7]" 4 26, 4 26 0, S_00000227c783a390;
 .timescale -9 -12;
P_00000227c777eab0 .param/l "i" 0 4 26, +C4<0111>;
S_00000227c7838f40 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000227c783a840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000227c77849a0 .functor XOR 1, L_00000227c7755bc0, L_00000227c7755620, C4<0>, C4<0>;
L_00000227c7785b20 .functor AND 1, L_00000227c7755bc0, L_00000227c7755620, C4<1>, C4<1>;
L_00000227c7784620 .functor XOR 1, L_00000227c77849a0, L_00000227c7754ae0, C4<0>, C4<0>;
L_00000227c77841c0 .functor AND 1, L_00000227c77849a0, L_00000227c7754ae0, C4<1>, C4<1>;
L_00000227c7785730 .functor OR 1, L_00000227c77841c0, L_00000227c7785b20, C4<0>, C4<0>;
v00000227c77518e0_0 .net "a", 0 0, L_00000227c7755bc0;  1 drivers
v00000227c7751980_0 .net "b", 0 0, L_00000227c7755620;  1 drivers
v00000227c77530a0_0 .net "cin", 0 0, L_00000227c7754ae0;  1 drivers
v00000227c7751200_0 .net "cout", 0 0, L_00000227c7785730;  1 drivers
v00000227c77529c0_0 .net "sum", 0 0, L_00000227c7784620;  1 drivers
v00000227c7753280_0 .net "w1", 0 0, L_00000227c77849a0;  1 drivers
v00000227c7751e80_0 .net "w2", 0 0, L_00000227c7785b20;  1 drivers
v00000227c7752420_0 .net "w3", 0 0, L_00000227c77841c0;  1 drivers
    .scope S_00000227c77a2530;
T_4 ;
    %pushi/vec4 101, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753f00, 4, 0;
    %pushi/vec4 101, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753c80, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7755760, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753f00, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753c80, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7755760, 4, 0;
    %pushi/vec4 255, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753f00, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753c80, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7755760, 4, 0;
    %pushi/vec4 170, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753f00, 4, 0;
    %pushi/vec4 85, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753c80, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7755760, 4, 0;
    %pushi/vec4 127, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753f00, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753c80, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7755760, 4, 0;
    %pushi/vec4 42405, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753f00, 4, 0;
    %pushi/vec4 23130, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753c80, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7755760, 4, 0;
    %pushi/vec4 16, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753f00, 4, 0;
    %pushi/vec4 32, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753c80, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7755760, 4, 0;
    %pushi/vec4 254, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753f00, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7753c80, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227c7755760, 4, 0;
    %end;
    .thread T_4;
    .scope S_00000227c77a2530;
T_5 ;
    %vpi_call/w 3 57 "$dumpfile", "results/waves_rca.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000227c77a2530 {0 0 0};
    %vpi_call/w 3 60 "$display", "==============================================" {0 0 0};
    %vpi_call/w 3 61 "$display", "Running RCA tests for all widths" {0 0 0};
    %vpi_call/w 3 62 "$display", "==============================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000227c7752f60_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000227c7752f60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v00000227c7752f60_0;
    %load/vec4a v00000227c7753f00, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v00000227c7751fc0_0, 0, 8;
    %ix/getv/s 4, v00000227c7752f60_0;
    %load/vec4a v00000227c7753c80, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v00000227c7751ca0_0, 0, 8;
    %ix/getv/s 4, v00000227c7752f60_0;
    %load/vec4a v00000227c7753f00, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v00000227c7753820_0, 0, 16;
    %ix/getv/s 4, v00000227c7752f60_0;
    %load/vec4a v00000227c7753c80, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v00000227c77524c0_0, 0, 16;
    %ix/getv/s 4, v00000227c7752f60_0;
    %load/vec4a v00000227c7753f00, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v00000227c7753500_0, 0, 32;
    %ix/getv/s 4, v00000227c7752f60_0;
    %load/vec4a v00000227c7753c80, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v00000227c7751c00_0, 0, 32;
    %ix/getv/s 4, v00000227c7752f60_0;
    %load/vec4a v00000227c7753f00, 4;
    %store/vec4 v00000227c77533c0_0, 0, 64;
    %ix/getv/s 4, v00000227c7752f60_0;
    %load/vec4a v00000227c7753c80, 4;
    %store/vec4 v00000227c7752560_0, 0, 64;
    %ix/getv/s 4, v00000227c7752f60_0;
    %load/vec4a v00000227c7755760, 4;
    %store/vec4 v00000227c77536e0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v00000227c7751fc0_0;
    %pad/u 9;
    %load/vec4 v00000227c7751ca0_0;
    %pad/u 9;
    %add;
    %load/vec4 v00000227c77536e0_0;
    %pad/u 9;
    %add;
    %store/vec4 v00000227c7752ec0_0, 0, 9;
    %load/vec4 v00000227c7753820_0;
    %pad/u 17;
    %load/vec4 v00000227c77524c0_0;
    %pad/u 17;
    %add;
    %load/vec4 v00000227c77536e0_0;
    %pad/u 17;
    %add;
    %store/vec4 v00000227c7752a60_0, 0, 17;
    %load/vec4 v00000227c7753500_0;
    %pad/u 33;
    %load/vec4 v00000227c7751c00_0;
    %pad/u 33;
    %add;
    %load/vec4 v00000227c77536e0_0;
    %pad/u 33;
    %add;
    %store/vec4 v00000227c7752ba0_0, 0, 33;
    %load/vec4 v00000227c77533c0_0;
    %pad/u 65;
    %load/vec4 v00000227c7752560_0;
    %pad/u 65;
    %add;
    %load/vec4 v00000227c77536e0_0;
    %pad/u 65;
    %add;
    %store/vec4 v00000227c7752d80_0, 0, 65;
    %vpi_call/w 3 79 "$display", "\012--- Test %0d ---", v00000227c7752f60_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "Inputs: A=%h, B=%h, Cin=%b", &A<v00000227c7753f00, v00000227c7752f60_0 >, &A<v00000227c7753c80, v00000227c7752f60_0 >, &A<v00000227c7755760, v00000227c7752f60_0 > {0 0 0};
    %load/vec4 v00000227c7752920_0;
    %load/vec4 v00000227c77559e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000227c778abb0_0, 0, 9;
    %load/vec4 v00000227c7752ec0_0;
    %store/vec4 v00000227c778b330_0, 0, 9;
    %fork TD_tb_rca.check8, S_00000227c77ab630;
    %join;
    %load/vec4 v00000227c7752740_0;
    %load/vec4 v00000227c7754040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000227c778aa70_0, 0, 17;
    %load/vec4 v00000227c7752a60_0;
    %store/vec4 v00000227c778c370_0, 0, 17;
    %fork TD_tb_rca.check16, S_00000227c77a87f0;
    %join;
    %load/vec4 v00000227c7752880_0;
    %load/vec4 v00000227c7755300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000227c778ccd0_0, 0, 33;
    %load/vec4 v00000227c7752ba0_0;
    %store/vec4 v00000227c778c690_0, 0, 33;
    %fork TD_tb_rca.check32, S_00000227c77a8f80;
    %join;
    %load/vec4 v00000227c7752b00_0;
    %load/vec4 v00000227c7755940_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000227c778ab10_0, 0, 65;
    %load/vec4 v00000227c7752d80_0;
    %store/vec4 v00000227c778bc90_0, 0, 65;
    %fork TD_tb_rca.check64, S_00000227c77a9110;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000227c7752f60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000227c7752f60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 3 88 "$display", "\012All RCA width tests complete." {0 0 0};
    %vpi_call/w 3 89 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_rca.sv";
    "adder_rtl/rca.sv";
