Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4ed760ea266e470b93fa38071d52c279 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SAAMTB_behav xil_defaultlib.SAAMTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port in2 [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sources_1/new/SAAMDP.v:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in2 [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sources_1/new/SAAMDP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.usreg
Compiling module xil_defaultlib.piporeg1
Compiling module xil_defaultlib.piporeg2
Compiling module xil_defaultlib.lsreg
Compiling module xil_defaultlib.comp1
Compiling module xil_defaultlib.comp2
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.SAAMDP
Compiling module xil_defaultlib.SAAMCPN
Compiling module xil_defaultlib.SAAMTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SAAMTB_behav
