
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v' to AST representation.
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Warning: Literal has a width of 3 bit, but value requires 4 bit. (/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4591)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4596)
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\dual_port_ram'.
Generating RTLIL representation for module `\or1200_flat'.
Generating RTLIL representation for module `\or1200_genpc'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1771.1-1862.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\or1200_if'.
Generating RTLIL representation for module `\or1200_ctrl'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2293.1-2299.17 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2304.1-2312.17 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2349.1-2395.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2400.1-2438.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2443.1-2457.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\or1200_rf'.
Generating RTLIL representation for module `\or1200_operandmuxes'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3338.1-3348.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3353.1-3366.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\or1200_alu'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3450.1-3506.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3513.1-3534.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3539.1-3566.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3571.1-3592.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3597.1-3610.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3615.1-3632.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\or1200_mult_mac'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3735.1-3752.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\or1200_sprs'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4020.1-4054.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4144.1-4182.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\or1200_freeze'.
Generating RTLIL representation for module `\or1200_except'.
Generating RTLIL representation for module `\or1200_cfgr'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4679.1-4766.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\or1200_wbmux'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4833.1-4846.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\or1200_lsu'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4924.1-4948.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\or1200_reg2mem'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5000.1-5006.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5011.1-5016.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5021.1-5026.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5031.1-5032.28 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\or1200_mem2reg'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5067.1-5080.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5085.1-5102.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5107.1-5128.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5133.1-5154.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5159.1-5177.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5182.1-5209.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5214.1-5238.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5243.1-5265.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5276.1-5287.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: or1200_mem2reg      
root of   0 design levels: or1200_reg2mem      
root of   1 design levels: or1200_lsu          
root of   0 design levels: or1200_wbmux        
root of   0 design levels: or1200_cfgr         
root of   0 design levels: or1200_except       
root of   0 design levels: or1200_freeze       
root of   0 design levels: or1200_sprs         
root of   0 design levels: or1200_mult_mac     
root of   0 design levels: or1200_alu          
root of   0 design levels: or1200_operandmuxes 
root of   1 design levels: or1200_rf           
root of   0 design levels: or1200_ctrl         
root of   0 design levels: or1200_if           
root of   0 design levels: or1200_genpc        
root of   2 design levels: or1200_flat         
root of   0 design levels: dual_port_ram       
root of   0 design levels: single_port_ram     
Automatically selected or1200_flat as design top module.

2.2. Analyzing design hierarchy..
Top module:  \or1200_flat
Used module:     \or1200_cfgr
Used module:     \or1200_except
Used module:     \or1200_freeze
Used module:     \or1200_wbmux
Used module:     \or1200_lsu
Used module:         \or1200_reg2mem
Used module:         \or1200_mem2reg
Used module:     \or1200_sprs
Used module:     \or1200_mult_mac
Used module:     \or1200_alu
Used module:     \or1200_operandmuxes
Used module:     \or1200_rf
Used module:         \dual_port_ram
Used module:     \or1200_ctrl
Used module:     \or1200_if
Used module:     \or1200_genpc
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 5

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 5
Generating RTLIL representation for module `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 5
Found cached RTLIL representation for module `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram'.

2.4. Analyzing design hierarchy..
Top module:  \or1200_flat
Used module:     \or1200_cfgr
Used module:     \or1200_except
Used module:     \or1200_freeze
Used module:     \or1200_wbmux
Used module:     \or1200_lsu
Used module:         \or1200_reg2mem
Used module:         \or1200_mem2reg
Used module:     \or1200_sprs
Used module:     \or1200_mult_mac
Used module:     \or1200_alu
Used module:     \or1200_operandmuxes
Used module:     \or1200_rf
Used module:         $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram
Used module:     \or1200_ctrl
Used module:     \or1200_if
Used module:     \or1200_genpc

2.5. Analyzing design hierarchy..
Top module:  \or1200_flat
Used module:     \or1200_cfgr
Used module:     \or1200_except
Used module:     \or1200_freeze
Used module:     \or1200_wbmux
Used module:     \or1200_lsu
Used module:         \or1200_reg2mem
Used module:         \or1200_mem2reg
Used module:     \or1200_sprs
Used module:     \or1200_mult_mac
Used module:     \or1200_alu
Used module:     \or1200_operandmuxes
Used module:     \or1200_rf
Used module:         $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram
Used module:     \or1200_ctrl
Used module:     \or1200_if
Used module:     \or1200_genpc
Removing unused module `\dual_port_ram'.
Removing unused module `\single_port_ram'.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5021$706 in module or1200_reg2mem.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5011$705 in module or1200_reg2mem.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5000$704 in module or1200_reg2mem.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4924$703 in module or1200_lsu.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4833$674 in module or1200_wbmux.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4833$674 in module or1200_wbmux.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4819$672 in module or1200_wbmux.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4679$669 in module or1200_cfgr.
Marked 7 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4565$639 in module or1200_except.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4538$631 in module or1200_except.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4504$627 in module or1200_except.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4493$625 in module or1200_except.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4477$623 in module or1200_except.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4454$621 in module or1200_except.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4283$541 in module or1200_freeze.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4266$537 in module or1200_freeze.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4144$520 in module or1200_sprs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4128$519 in module or1200_sprs.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4020$451 in module or1200_sprs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4020$451 in module or1200_sprs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3856$400 in module or1200_mult_mac.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3832$392 in module or1200_mult_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3823$391 in module or1200_mult_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3814$390 in module or1200_mult_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3805$389 in module or1200_mult_mac.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3775$383 in module or1200_mult_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3735$377 in module or1200_mult_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3615$343 in module or1200_alu.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3597$338 in module or1200_alu.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3571$337 in module or1200_alu.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3539$333 in module or1200_alu.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3513$329 in module or1200_alu.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3513$329 in module or1200_alu.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3450$291 in module or1200_alu.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3353$279 in module or1200_operandmuxes.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3338$278 in module or1200_operandmuxes.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3322$267 in module or1200_operandmuxes.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3306$256 in module or1200_operandmuxes.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3156$251 in module or1200_rf.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3143$247 in module or1200_rf.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3116$230 in module or1200_rf.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2990$212 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2976$206 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2964$201 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2913$196 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2902$191 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2855$189 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2759$184 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2746$179 in module or1200_ctrl.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2717$174 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2622$169 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2609$164 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2531$162 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2518$160 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2505$155 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2491$153 in module or1200_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2481$151 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2462$147 in module or1200_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2443$146 in module or1200_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2400$145 in module or1200_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2349$144 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2329$139 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2318$134 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2304$129 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2293$124 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2021$102 in module or1200_if.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2008$97 in module or1200_if.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1995$92 in module or1200_if.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1867$53 in module or1200_genpc.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1771$38 in module or1200_genpc.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1760$37 in module or1200_genpc.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1002$727 in module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:993$719 in module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5276$716 in module or1200_mem2reg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5276$716 in module or1200_mem2reg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5243$715 in module or1200_mem2reg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5214$714 in module or1200_mem2reg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5182$713 in module or1200_mem2reg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5159$712 in module or1200_mem2reg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5133$711 in module or1200_mem2reg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5107$710 in module or1200_mem2reg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5085$709 in module or1200_mem2reg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5067$708 in module or1200_mem2reg.
Removed a total of 4 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 45 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5031$707'.
Creating decoders for process `\or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5021$706'.
     1/1: $1\memdata_lh[7:0]
Creating decoders for process `\or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5011$705'.
     1/1: $1\memdata_hl[7:0]
Creating decoders for process `\or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5000$704'.
     1/1: $1\memdata_hh[7:0]
Creating decoders for process `\or1200_lsu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4924$703'.
     1/1: $1\dcpu_sel_o[3:0]
Creating decoders for process `\or1200_wbmux.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4833$674'.
     1/1: $1\muxout[31:0]
Creating decoders for process `\or1200_wbmux.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4819$672'.
     1/2: $0\muxreg_valid[0:0]
     2/2: $0\muxreg[31:0]
Creating decoders for process `\or1200_cfgr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4679$669'.
     1/19: $2\spr_dat_o[31:0] [31:24]
     2/19: $2\spr_dat_o[31:0] [12]
     3/19: $2\spr_dat_o[31:0] [11]
     4/19: $2\spr_dat_o[31:0] [10]
     5/19: $2\spr_dat_o[31:0] [9]
     6/19: $2\spr_dat_o[31:0] [14]
     7/19: $2\spr_dat_o[31:0] [7]
     8/19: $2\spr_dat_o[31:0] [6]
     9/19: $2\spr_dat_o[31:0] [2]
    10/19: $2\spr_dat_o[31:0] [0]
    11/19: $2\spr_dat_o[31:0] [16:15]
    12/19: $2\spr_dat_o[31:0] [13]
    13/19: $2\spr_dat_o[31:0] [4]
    14/19: $2\spr_dat_o[31:0] [3]
    15/19: $2\spr_dat_o[31:0] [1]
    16/19: $2\spr_dat_o[31:0] [8]
    17/19: $2\spr_dat_o[31:0] [23:17]
    18/19: $2\spr_dat_o[31:0] [5]
    19/19: $1\spr_dat_o[31:0]
Creating decoders for process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4565$639'.
     1/7: $0\extend_flush_last[0:0]
     2/7: $0\state[2:0]
     3/7: $0\esr[15:0]
     4/7: $0\eear[31:0]
     5/7: $0\epcr[31:0]
     6/7: $0\extend_flush[0:0]
     7/7: $0\except_type[3:0]
Creating decoders for process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4538$631'.
     1/1: $0\wb_pc[31:0]
Creating decoders for process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4504$627'.
     1/5: $0\delayed2_ex_dslot[0:0]
     2/5: $0\delayed1_ex_dslot[0:0]
     3/5: $0\ex_dslot[0:0]
     4/5: $0\ex_exceptflags[2:0]
     5/5: $0\ex_pc[31:0]
Creating decoders for process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4493$625'.
     1/1: $0\delayed_tee[2:0]
Creating decoders for process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4477$623'.
     1/1: $0\delayed_iee[2:0]
Creating decoders for process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4454$621'.
     1/2: $0\id_exceptflags[2:0]
     2/2: $0\id_pc[31:0]
Creating decoders for process `\or1200_freeze.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4283$541'.
     1/1: $0\multicycle_cnt[1:0]
Creating decoders for process `\or1200_freeze.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4266$537'.
     1/1: $0\flushpipe_r[0:0]
Creating decoders for process `\or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4144$520'.
     1/4: $2\to_wbmux[31:0]
     2/4: $1\to_wbmux[31:0]
     3/4: $1\read_spr[0:0]
     4/4: $1\write_spr[0:0]
Creating decoders for process `\or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4128$519'.
     1/7: $0\sr[15:0] [15:7]
     2/7: $0\sr[15:0] [5]
     3/7: $0\sr[15:0] [4:3]
     4/7: $0\sr[15:0] [2]
     5/7: $0\sr[15:0] [1]
     6/7: $0\sr[15:0] [0]
     7/7: $0\sr[15:0] [6]
Creating decoders for process `\or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4020$451'.
     1/1: $1\unqualified_cs[31:0]
Creating decoders for process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3856$400'.
     1/1: $0\mac_stall_r[0:0]
Creating decoders for process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3832$392'.
     1/2: $0\mac_r[63:0] [63:32]
     2/2: $0\mac_r[63:0] [31:0]
Creating decoders for process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3823$391'.
     1/1: $0\mac_op_r3[1:0]
Creating decoders for process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3814$390'.
     1/1: $0\mac_op_r2[1:0]
Creating decoders for process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3805$389'.
     1/1: $0\mac_op_r1[1:0]
Creating decoders for process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3775$383'.
     1/3: $0\div_cntr[5:0]
     2/3: $0\div_free[0:0]
     3/3: $0\mul_prod_r[63:0]
Creating decoders for process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3735$377'.
     1/1: $1\result[31:0]
Creating decoders for process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3615$343'.
     1/1: $1\flagcomp[0:0]
Creating decoders for process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3597$338'.
     1/1: $1\shifted_rotated[31:0]
Creating decoders for process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3571$337'.
     1/2: $1\cy_we[0:0]
     2/2: $1\cyforw[0:0]
Creating decoders for process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3539$333'.
     1/2: $1\flag_we[0:0]
     2/2: $1\flagforw[0:0]
Creating decoders for process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3513$329'.
     1/2: $2\result_cust5[31:0]
     2/2: $1\result_cust5[31:0]
Creating decoders for process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3450$291'.
     1/2: $2\result[31:0]
     2/2: $1\result[31:0]
Creating decoders for process `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3353$279'.
     1/1: $1\muxed_b[31:0]
Creating decoders for process `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3338$278'.
     1/1: $1\muxed_a[31:0]
Creating decoders for process `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3322$267'.
     1/2: $0\saved_b[0:0]
     2/2: $0\operand_b[31:0]
Creating decoders for process `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3306$256'.
     1/2: $0\saved_a[0:0]
     2/2: $0\operand_a[31:0]
Creating decoders for process `\or1200_rf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3156$251'.
     1/1: $0\datab_saved[32:0]
Creating decoders for process `\or1200_rf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3143$247'.
     1/1: $0\dataa_saved[32:0]
Creating decoders for process `\or1200_rf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3116$230'.
     1/1: $0\rf_we_allow[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2990$212'.
     1/1: $0\sig_trap[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2976$206'.
     1/1: $0\sig_syscall[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2964$201'.
     1/1: $0\comp_op[3:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2913$196'.
     1/1: $0\lsu_op[3:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2902$191'.
     1/1: $0\branch_op[2:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2855$189'.
     1/1: $0\pre_branch_op[2:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2759$184'.
     1/1: $0\rfwb_op[2:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2746$179'.
     1/1: $0\shrot_op[1:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2717$174'.
     1/1: $0\mac_op[1:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2622$169'.
     1/1: $0\alu_op[3:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2609$164'.
     1/1: $0\except_illegal[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2531$162'.
     1/1: $0\sel_imm[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2518$160'.
     1/1: $0\wb_insn[31:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2505$155'.
     1/1: $0\ex_insn[31:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2491$153'.
     1/1: $0\id_insn[31:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2481$151'.
     1/1: $0\wb_rfaddrw[4:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2462$147'.
     1/1: $0\rf_addrw[4:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2443$146'.
     1/1: $1\lsu_addrofs[31:11]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2400$145'.
     1/1: $1\imm_signextend[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2349$144'.
     1/1: $1\multicycle[1:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2329$139'.
     1/1: $0\spr_addrimm[15:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2318$134'.
     1/1: $0\ex_macrc_op[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2304$129'.
     1/3: $3\sel_b[1:0]
     2/3: $2\sel_b[1:0]
     3/3: $1\sel_b[1:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2293$124'.
     1/2: $2\sel_a[1:0]
     2/2: $1\sel_a[1:0]
Creating decoders for process `\or1200_if.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2021$102'.
     1/1: $0\addr_saved[31:0]
Creating decoders for process `\or1200_if.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2008$97'.
     1/1: $0\insn_saved[31:0]
Creating decoders for process `\or1200_if.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1995$92'.
     1/1: $0\saved[0:0]
Creating decoders for process `\or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1867$53'.
     1/1: $0\pcreg[29:0]
Creating decoders for process `\or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1771$38'.
     1/6: $3\taken[0:0]
     2/6: $3\pc[31:0]
     3/6: $2\taken[0:0]
     4/6: $2\pc[31:0]
     5/6: $1\taken[0:0]
     6/6: $1\pc[31:0]
Creating decoders for process `\or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1760$37'.
     1/1: $0\genpc_refetch_r[0:0]
Creating decoders for process `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1002$727'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1004$718_EN[31:0]$733
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1004$718_DATA[31:0]$732
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1004$718_ADDR[4:0]$731
     4/4: $0\out2[31:0]
Creating decoders for process `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:993$719'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:995$717_EN[31:0]$725
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:995$717_DATA[31:0]$724
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:995$717_ADDR[4:0]$723
     4/4: $0\out1[31:0]
Creating decoders for process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5276$716'.
     1/1: $1\aligned[31:0]
Creating decoders for process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5243$715'.
     1/1: $1\regdata_hh[7:0]
Creating decoders for process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5214$714'.
     1/1: $1\regdata_hl[7:0]
Creating decoders for process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5182$713'.
     1/1: $1\regdata_lh[7:0]
Creating decoders for process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5159$712'.
     1/1: $1\regdata_ll[7:0]
Creating decoders for process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5133$711'.
     1/1: $1\sel_byte3[3:0]
Creating decoders for process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5107$710'.
     1/1: $1\sel_byte2[3:0]
Creating decoders for process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5085$709'.
     1/1: $1\sel_byte1[3:0]
Creating decoders for process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5067$708'.
     1/1: $1\sel_byte0[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\or1200_reg2mem.\memdata_ll' from process `\or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5031$707'.
No latch inferred for signal `\or1200_reg2mem.\memdata_lh' from process `\or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5021$706'.
No latch inferred for signal `\or1200_reg2mem.\memdata_hl' from process `\or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5011$705'.
No latch inferred for signal `\or1200_reg2mem.\memdata_hh' from process `\or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5000$704'.
No latch inferred for signal `\or1200_lsu.\dcpu_sel_o' from process `\or1200_lsu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4924$703'.
No latch inferred for signal `\or1200_wbmux.\muxout' from process `\or1200_wbmux.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4833$674'.
Latch inferred for signal `\or1200_cfgr.\spr_dat_o' from process `\or1200_cfgr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4679$669': $auto$proc_dlatch.cc:427:proc_dlatch$2090
No latch inferred for signal `\or1200_sprs.\to_wbmux' from process `\or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4144$520'.
No latch inferred for signal `\or1200_sprs.\write_spr' from process `\or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4144$520'.
No latch inferred for signal `\or1200_sprs.\read_spr' from process `\or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4144$520'.
No latch inferred for signal `\or1200_sprs.\unqualified_cs' from process `\or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4020$451'.
No latch inferred for signal `\or1200_mult_mac.\result' from process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3735$377'.
No latch inferred for signal `\or1200_alu.\flagcomp' from process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3615$343'.
No latch inferred for signal `\or1200_alu.\shifted_rotated' from process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3597$338'.
No latch inferred for signal `\or1200_alu.\cyforw' from process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3571$337'.
No latch inferred for signal `\or1200_alu.\cy_we' from process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3571$337'.
No latch inferred for signal `\or1200_alu.\flagforw' from process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3539$333'.
No latch inferred for signal `\or1200_alu.\flag_we' from process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3539$333'.
No latch inferred for signal `\or1200_alu.\result_cust5' from process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3513$329'.
No latch inferred for signal `\or1200_alu.\result' from process `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3450$291'.
No latch inferred for signal `\or1200_operandmuxes.\muxed_b' from process `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3353$279'.
No latch inferred for signal `\or1200_operandmuxes.\muxed_a' from process `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3338$278'.
No latch inferred for signal `\or1200_ctrl.\lsu_addrofs' from process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2443$146'.
No latch inferred for signal `\or1200_ctrl.\imm_signextend' from process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2400$145'.
No latch inferred for signal `\or1200_ctrl.\multicycle' from process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2349$144'.
No latch inferred for signal `\or1200_ctrl.\sel_b' from process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2304$129'.
No latch inferred for signal `\or1200_ctrl.\sel_a' from process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2293$124'.
No latch inferred for signal `\or1200_genpc.\taken' from process `\or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1771$38'.
No latch inferred for signal `\or1200_genpc.\pc' from process `\or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1771$38'.
No latch inferred for signal `\or1200_mem2reg.\aligned' from process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5276$716'.
Latch inferred for signal `\or1200_mem2reg.\regdata_hh' from process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5243$715': $auto$proc_dlatch.cc:427:proc_dlatch$2131
No latch inferred for signal `\or1200_mem2reg.\regdata_hl' from process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5214$714'.
No latch inferred for signal `\or1200_mem2reg.\regdata_lh' from process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5182$713'.
No latch inferred for signal `\or1200_mem2reg.\regdata_ll' from process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5159$712'.
No latch inferred for signal `\or1200_mem2reg.\sel_byte3' from process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5133$711'.
No latch inferred for signal `\or1200_mem2reg.\sel_byte2' from process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5107$710'.
No latch inferred for signal `\or1200_mem2reg.\sel_byte1' from process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5085$709'.
No latch inferred for signal `\or1200_mem2reg.\sel_byte0' from process `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5067$708'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\or1200_wbmux.\muxreg' using process `\or1200_wbmux.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4819$672'.
  created $dff cell `$procdff$2132' with positive edge clock.
Creating register for signal `\or1200_wbmux.\muxreg_valid' using process `\or1200_wbmux.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4819$672'.
  created $dff cell `$procdff$2133' with positive edge clock.
Creating register for signal `\or1200_except.\except_type' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4565$639'.
  created $dff cell `$procdff$2134' with positive edge clock.
Creating register for signal `\or1200_except.\extend_flush' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4565$639'.
  created $dff cell `$procdff$2135' with positive edge clock.
Creating register for signal `\or1200_except.\epcr' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4565$639'.
  created $dff cell `$procdff$2136' with positive edge clock.
Creating register for signal `\or1200_except.\eear' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4565$639'.
  created $dff cell `$procdff$2137' with positive edge clock.
Creating register for signal `\or1200_except.\esr' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4565$639'.
  created $dff cell `$procdff$2138' with positive edge clock.
Creating register for signal `\or1200_except.\state' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4565$639'.
  created $dff cell `$procdff$2139' with positive edge clock.
Creating register for signal `\or1200_except.\extend_flush_last' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4565$639'.
  created $dff cell `$procdff$2140' with positive edge clock.
Creating register for signal `\or1200_except.\wb_pc' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4538$631'.
  created $dff cell `$procdff$2141' with positive edge clock.
Creating register for signal `\or1200_except.\ex_pc' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4504$627'.
  created $dff cell `$procdff$2142' with positive edge clock.
Creating register for signal `\or1200_except.\ex_exceptflags' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4504$627'.
  created $dff cell `$procdff$2143' with positive edge clock.
Creating register for signal `\or1200_except.\ex_dslot' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4504$627'.
  created $dff cell `$procdff$2144' with positive edge clock.
Creating register for signal `\or1200_except.\delayed1_ex_dslot' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4504$627'.
  created $dff cell `$procdff$2145' with positive edge clock.
Creating register for signal `\or1200_except.\delayed2_ex_dslot' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4504$627'.
  created $dff cell `$procdff$2146' with positive edge clock.
Creating register for signal `\or1200_except.\delayed_tee' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4493$625'.
  created $dff cell `$procdff$2147' with positive edge clock.
Creating register for signal `\or1200_except.\delayed_iee' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4477$623'.
  created $dff cell `$procdff$2148' with positive edge clock.
Creating register for signal `\or1200_except.\id_pc' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4454$621'.
  created $dff cell `$procdff$2149' with positive edge clock.
Creating register for signal `\or1200_except.\id_exceptflags' using process `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4454$621'.
  created $dff cell `$procdff$2150' with positive edge clock.
Creating register for signal `\or1200_freeze.\multicycle_cnt' using process `\or1200_freeze.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4283$541'.
  created $dff cell `$procdff$2151' with positive edge clock.
Creating register for signal `\or1200_freeze.\flushpipe_r' using process `\or1200_freeze.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4266$537'.
  created $dff cell `$procdff$2152' with positive edge clock.
Creating register for signal `\or1200_sprs.\sr' using process `\or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4128$519'.
  created $dff cell `$procdff$2153' with positive edge clock.
Creating register for signal `\or1200_mult_mac.\mac_stall_r' using process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3856$400'.
  created $dff cell `$procdff$2154' with positive edge clock.
Creating register for signal `\or1200_mult_mac.\mac_r' using process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3832$392'.
  created $dff cell `$procdff$2155' with positive edge clock.
Creating register for signal `\or1200_mult_mac.\mac_op_r3' using process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3823$391'.
  created $dff cell `$procdff$2156' with positive edge clock.
Creating register for signal `\or1200_mult_mac.\mac_op_r2' using process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3814$390'.
  created $dff cell `$procdff$2157' with positive edge clock.
Creating register for signal `\or1200_mult_mac.\mac_op_r1' using process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3805$389'.
  created $dff cell `$procdff$2158' with positive edge clock.
Creating register for signal `\or1200_mult_mac.\mul_prod_r' using process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3775$383'.
  created $dff cell `$procdff$2159' with positive edge clock.
Creating register for signal `\or1200_mult_mac.\div_free' using process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3775$383'.
  created $dff cell `$procdff$2160' with positive edge clock.
Creating register for signal `\or1200_mult_mac.\div_cntr' using process `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3775$383'.
  created $dff cell `$procdff$2161' with positive edge clock.
Creating register for signal `\or1200_operandmuxes.\operand_b' using process `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3322$267'.
  created $dff cell `$procdff$2162' with positive edge clock.
Creating register for signal `\or1200_operandmuxes.\saved_b' using process `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3322$267'.
  created $dff cell `$procdff$2163' with positive edge clock.
Creating register for signal `\or1200_operandmuxes.\operand_a' using process `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3306$256'.
  created $dff cell `$procdff$2164' with positive edge clock.
Creating register for signal `\or1200_operandmuxes.\saved_a' using process `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3306$256'.
  created $dff cell `$procdff$2165' with positive edge clock.
Creating register for signal `\or1200_rf.\datab_saved' using process `\or1200_rf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3156$251'.
  created $dff cell `$procdff$2166' with positive edge clock.
Creating register for signal `\or1200_rf.\dataa_saved' using process `\or1200_rf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3143$247'.
  created $dff cell `$procdff$2167' with positive edge clock.
Creating register for signal `\or1200_rf.\rf_we_allow' using process `\or1200_rf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3116$230'.
  created $dff cell `$procdff$2168' with positive edge clock.
Creating register for signal `\or1200_ctrl.\sig_trap' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2990$212'.
  created $dff cell `$procdff$2169' with positive edge clock.
Creating register for signal `\or1200_ctrl.\sig_syscall' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2976$206'.
  created $dff cell `$procdff$2170' with positive edge clock.
Creating register for signal `\or1200_ctrl.\comp_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2964$201'.
  created $dff cell `$procdff$2171' with positive edge clock.
Creating register for signal `\or1200_ctrl.\lsu_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2913$196'.
  created $dff cell `$procdff$2172' with positive edge clock.
Creating register for signal `\or1200_ctrl.\branch_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2902$191'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `\or1200_ctrl.\pre_branch_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2855$189'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `\or1200_ctrl.\rfwb_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2759$184'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `\or1200_ctrl.\shrot_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2746$179'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `\or1200_ctrl.\mac_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2717$174'.
  created $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `\or1200_ctrl.\alu_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2622$169'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `\or1200_ctrl.\except_illegal' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2609$164'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `\or1200_ctrl.\sel_imm' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2531$162'.
  created $dff cell `$procdff$2180' with positive edge clock.
Creating register for signal `\or1200_ctrl.\wb_insn' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2518$160'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `\or1200_ctrl.\ex_insn' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2505$155'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `\or1200_ctrl.\id_insn' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2491$153'.
  created $dff cell `$procdff$2183' with positive edge clock.
Creating register for signal `\or1200_ctrl.\wb_rfaddrw' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2481$151'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `\or1200_ctrl.\rf_addrw' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2462$147'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `\or1200_ctrl.\spr_addrimm' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2329$139'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `\or1200_ctrl.\ex_macrc_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2318$134'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `\or1200_if.\addr_saved' using process `\or1200_if.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2021$102'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `\or1200_if.\insn_saved' using process `\or1200_if.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2008$97'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `\or1200_if.\saved' using process `\or1200_if.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1995$92'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `\or1200_genpc.\pcreg' using process `\or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1867$53'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `\or1200_genpc.\genpc_refetch_r' using process `\or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1760$37'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.\out2' using process `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1002$727'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1004$718_ADDR' using process `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1002$727'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1004$718_DATA' using process `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1002$727'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1004$718_EN' using process `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1002$727'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.\out1' using process `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:993$719'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:995$717_ADDR' using process `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:993$719'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:995$717_DATA' using process `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:993$719'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:995$717_EN' using process `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:993$719'.
  created $dff cell `$procdff$2200' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5031$707'.
Found and cleaned up 1 empty switch in `\or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5021$706'.
Removing empty process `or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5021$706'.
Found and cleaned up 1 empty switch in `\or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5011$705'.
Removing empty process `or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5011$705'.
Found and cleaned up 1 empty switch in `\or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5000$704'.
Removing empty process `or1200_reg2mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5000$704'.
Found and cleaned up 1 empty switch in `\or1200_lsu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4924$703'.
Removing empty process `or1200_lsu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4924$703'.
Found and cleaned up 1 empty switch in `\or1200_wbmux.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4833$674'.
Removing empty process `or1200_wbmux.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4833$674'.
Found and cleaned up 2 empty switches in `\or1200_wbmux.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4819$672'.
Removing empty process `or1200_wbmux.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4819$672'.
Found and cleaned up 2 empty switches in `\or1200_cfgr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4679$669'.
Removing empty process `or1200_cfgr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4679$669'.
Found and cleaned up 12 empty switches in `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4565$639'.
Removing empty process `or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4565$639'.
Found and cleaned up 2 empty switches in `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4538$631'.
Removing empty process `or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4538$631'.
Found and cleaned up 4 empty switches in `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4504$627'.
Removing empty process `or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4504$627'.
Found and cleaned up 2 empty switches in `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4493$625'.
Removing empty process `or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4493$625'.
Found and cleaned up 2 empty switches in `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4477$623'.
Removing empty process `or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4477$623'.
Found and cleaned up 3 empty switches in `\or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4454$621'.
Removing empty process `or1200_except.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4454$621'.
Found and cleaned up 3 empty switches in `\or1200_freeze.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4283$541'.
Removing empty process `or1200_freeze.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4283$541'.
Found and cleaned up 3 empty switches in `\or1200_freeze.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4266$537'.
Removing empty process `or1200_freeze.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4266$537'.
Found and cleaned up 2 empty switches in `\or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4144$520'.
Removing empty process `or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4144$520'.
Found and cleaned up 3 empty switches in `\or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4128$519'.
Removing empty process `or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4128$519'.
Found and cleaned up 1 empty switch in `\or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4020$451'.
Removing empty process `or1200_sprs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4020$451'.
Found and cleaned up 1 empty switch in `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3856$400'.
Removing empty process `or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3856$400'.
Found and cleaned up 6 empty switches in `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3832$392'.
Removing empty process `or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3832$392'.
Found and cleaned up 1 empty switch in `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3823$391'.
Removing empty process `or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3823$391'.
Found and cleaned up 1 empty switch in `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3814$390'.
Removing empty process `or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3814$390'.
Found and cleaned up 1 empty switch in `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3805$389'.
Removing empty process `or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3805$389'.
Found and cleaned up 5 empty switches in `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3775$383'.
Removing empty process `or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3775$383'.
Found and cleaned up 1 empty switch in `\or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3735$377'.
Removing empty process `or1200_mult_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3735$377'.
Found and cleaned up 1 empty switch in `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3615$343'.
Removing empty process `or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3615$343'.
Found and cleaned up 1 empty switch in `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3597$338'.
Removing empty process `or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3597$338'.
Found and cleaned up 1 empty switch in `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3571$337'.
Removing empty process `or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3571$337'.
Found and cleaned up 1 empty switch in `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3539$333'.
Removing empty process `or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3539$333'.
Found and cleaned up 2 empty switches in `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3513$329'.
Removing empty process `or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3513$329'.
Found and cleaned up 2 empty switches in `\or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3450$291'.
Removing empty process `or1200_alu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3450$291'.
Found and cleaned up 1 empty switch in `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3353$279'.
Removing empty process `or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3353$279'.
Found and cleaned up 1 empty switch in `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3338$278'.
Removing empty process `or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3338$278'.
Found and cleaned up 4 empty switches in `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3322$267'.
Removing empty process `or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3322$267'.
Found and cleaned up 4 empty switches in `\or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3306$256'.
Removing empty process `or1200_operandmuxes.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3306$256'.
Found and cleaned up 3 empty switches in `\or1200_rf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3156$251'.
Removing empty process `or1200_rf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3156$251'.
Found and cleaned up 3 empty switches in `\or1200_rf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3143$247'.
Removing empty process `or1200_rf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3143$247'.
Found and cleaned up 2 empty switches in `\or1200_rf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3116$230'.
Removing empty process `or1200_rf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3116$230'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2990$212'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2990$212'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2976$206'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2976$206'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2964$201'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2964$201'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2913$196'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2913$196'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2902$191'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2902$191'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2855$189'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2855$189'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2759$184'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2759$184'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2746$179'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2746$179'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2717$174'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2717$174'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2622$169'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2622$169'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2609$164'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2609$164'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2531$162'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2531$162'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2518$160'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2518$160'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2505$155'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2505$155'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2491$153'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2491$153'.
Found and cleaned up 2 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2481$151'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2481$151'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2462$147'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2462$147'.
Found and cleaned up 1 empty switch in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2443$146'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2443$146'.
Found and cleaned up 1 empty switch in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2400$145'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2400$145'.
Found and cleaned up 1 empty switch in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2349$144'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2349$144'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2329$139'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2329$139'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2318$134'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2318$134'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2304$129'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2304$129'.
Found and cleaned up 2 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2293$124'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2293$124'.
Found and cleaned up 4 empty switches in `\or1200_if.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2021$102'.
Removing empty process `or1200_if.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2021$102'.
Found and cleaned up 4 empty switches in `\or1200_if.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2008$97'.
Removing empty process `or1200_if.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2008$97'.
Found and cleaned up 4 empty switches in `\or1200_if.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1995$92'.
Removing empty process `or1200_if.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1995$92'.
Found and cleaned up 3 empty switches in `\or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1867$53'.
Removing empty process `or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1867$53'.
Found and cleaned up 3 empty switches in `\or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1771$38'.
Removing empty process `or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1771$38'.
Found and cleaned up 2 empty switches in `\or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1760$37'.
Removing empty process `or1200_genpc.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1760$37'.
Found and cleaned up 1 empty switch in `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1002$727'.
Removing empty process `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1002$727'.
Found and cleaned up 1 empty switch in `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:993$719'.
Removing empty process `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:993$719'.
Found and cleaned up 1 empty switch in `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5276$716'.
Removing empty process `or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5276$716'.
Found and cleaned up 1 empty switch in `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5243$715'.
Removing empty process `or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5243$715'.
Found and cleaned up 1 empty switch in `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5214$714'.
Removing empty process `or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5214$714'.
Found and cleaned up 1 empty switch in `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5182$713'.
Removing empty process `or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5182$713'.
Found and cleaned up 1 empty switch in `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5159$712'.
Removing empty process `or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5159$712'.
Found and cleaned up 1 empty switch in `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5133$711'.
Removing empty process `or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5133$711'.
Found and cleaned up 1 empty switch in `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5107$710'.
Removing empty process `or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5107$710'.
Found and cleaned up 1 empty switch in `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5085$709'.
Removing empty process `or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5085$709'.
Found and cleaned up 1 empty switch in `\or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5067$708'.
Removing empty process `or1200_mem2reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5067$708'.
Cleaned up 190 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1200_reg2mem.
Optimizing module or1200_lsu.
Optimizing module or1200_wbmux.
<suppressed ~3 debug messages>
Optimizing module or1200_cfgr.
<suppressed ~45 debug messages>
Optimizing module or1200_except.
<suppressed ~29 debug messages>
Optimizing module or1200_freeze.
<suppressed ~1 debug messages>
Optimizing module or1200_sprs.
<suppressed ~3 debug messages>
Optimizing module or1200_mult_mac.
Optimizing module or1200_alu.
<suppressed ~16 debug messages>
Optimizing module or1200_operandmuxes.
Optimizing module or1200_rf.
<suppressed ~3 debug messages>
Optimizing module or1200_ctrl.
<suppressed ~22 debug messages>
Optimizing module or1200_if.
<suppressed ~3 debug messages>
Optimizing module or1200_genpc.
<suppressed ~3 debug messages>
Optimizing module or1200_flat.
Optimizing module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.
Optimizing module or1200_mem2reg.
<suppressed ~14 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1200_reg2mem.
Optimizing module or1200_lsu.
Optimizing module or1200_wbmux.
Optimizing module or1200_cfgr.
Optimizing module or1200_except.
Optimizing module or1200_freeze.
Optimizing module or1200_sprs.
Optimizing module or1200_mult_mac.
Optimizing module or1200_alu.
Optimizing module or1200_operandmuxes.
Optimizing module or1200_rf.
Optimizing module or1200_ctrl.
Optimizing module or1200_if.
Optimizing module or1200_genpc.
Optimizing module or1200_flat.
Optimizing module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.
Optimizing module or1200_mem2reg.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1200_reg2mem'.
Finding identical cells in module `\or1200_lsu'.
Finding identical cells in module `\or1200_wbmux'.
Finding identical cells in module `\or1200_cfgr'.
<suppressed ~72 debug messages>
Finding identical cells in module `\or1200_except'.
<suppressed ~87 debug messages>
Finding identical cells in module `\or1200_freeze'.
<suppressed ~15 debug messages>
Finding identical cells in module `\or1200_sprs'.
<suppressed ~147 debug messages>
Finding identical cells in module `\or1200_mult_mac'.
<suppressed ~33 debug messages>
Finding identical cells in module `\or1200_alu'.
<suppressed ~48 debug messages>
Finding identical cells in module `\or1200_operandmuxes'.
<suppressed ~30 debug messages>
Finding identical cells in module `\or1200_rf'.
<suppressed ~15 debug messages>
Finding identical cells in module `\or1200_ctrl'.
<suppressed ~276 debug messages>
Finding identical cells in module `\or1200_if'.
<suppressed ~33 debug messages>
Finding identical cells in module `\or1200_genpc'.
<suppressed ~69 debug messages>
Finding identical cells in module `\or1200_flat'.
Finding identical cells in module `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram'.
Finding identical cells in module `\or1200_mem2reg'.
<suppressed ~54 debug messages>
Removed a total of 293 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1200_reg2mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_wbmux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_cfgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_except..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_freeze..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_sprs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1240.
Running muxtree optimizer on module \or1200_mult_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1480.
    dead port 2/2 on $mux $procmux$1467.
Running muxtree optimizer on module \or1200_operandmuxes..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_rf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1842.
    dead port 1/2 on $mux $procmux$1833.
    dead port 1/2 on $mux $procmux$1827.
    dead port 1/2 on $mux $procmux$1824.
Running muxtree optimizer on module \or1200_if..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_genpc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1948.
    dead port 2/2 on $mux $procmux$1932.
    dead port 2/2 on $mux $procmux$1916.
    dead port 2/2 on $mux $procmux$1901.
Running muxtree optimizer on module \or1200_flat..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_mem2reg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $procmux$2013.
    dead port 2/5 on $pmux $procmux$2013.
    dead port 3/5 on $pmux $procmux$2013.
    dead port 4/5 on $pmux $procmux$2013.
    dead port 5/5 on $pmux $procmux$2013.
Removed 16 multiplexer ports.
<suppressed ~145 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1200_reg2mem.
  Optimizing cells in module \or1200_lsu.
    New ctrl vector for $pmux cell $procmux$746: { $auto$opt_reduce.cc:134:opt_mux$2216 $auto$opt_reduce.cc:134:opt_mux$2214 $auto$opt_reduce.cc:134:opt_mux$2212 $auto$opt_reduce.cc:134:opt_mux$2210 $auto$opt_reduce.cc:134:opt_mux$2208 $auto$opt_reduce.cc:134:opt_mux$2206 $auto$opt_reduce.cc:134:opt_mux$2204 }
  Optimizing cells in module \or1200_lsu.
  Optimizing cells in module \or1200_wbmux.
  Optimizing cells in module \or1200_cfgr.
    New ctrl vector for $pmux cell $procmux$855: $auto$opt_reduce.cc:134:opt_mux$2218
    New ctrl vector for $pmux cell $procmux$976: $auto$opt_reduce.cc:134:opt_mux$2220
    New ctrl vector for $pmux cell $procmux$887: $auto$opt_reduce.cc:134:opt_mux$2222
    New ctrl vector for $pmux cell $procmux$917: $auto$opt_reduce.cc:134:opt_mux$2224
    New ctrl vector for $pmux cell $procmux$834: $auto$opt_reduce.cc:134:opt_mux$2226
    New ctrl vector for $pmux cell $procmux$874: $auto$opt_reduce.cc:134:opt_mux$2228
    New ctrl vector for $pmux cell $procmux$907: $auto$opt_reduce.cc:134:opt_mux$2230
    New ctrl vector for $pmux cell $procmux$823: $auto$opt_reduce.cc:134:opt_mux$2232
    New ctrl vector for $pmux cell $procmux$863: $auto$opt_reduce.cc:134:opt_mux$2234
    New ctrl vector for $pmux cell $procmux$926: $auto$opt_reduce.cc:134:opt_mux$2236
  Optimizing cells in module \or1200_cfgr.
  Optimizing cells in module \or1200_except.
    New ctrl vector for $pmux cell $procmux$1104: { $procmux$1121_CMP $auto$opt_reduce.cc:134:opt_mux$2238 }
    New ctrl vector for $pmux cell $procmux$987: { $auto$opt_reduce.cc:134:opt_mux$2240 $procmux$1105_CMP }
  Optimizing cells in module \or1200_except.
  Optimizing cells in module \or1200_freeze.
  Optimizing cells in module \or1200_sprs.
  Optimizing cells in module \or1200_mult_mac.
    New ctrl vector for $pmux cell $procmux$1422: { $procmux$1425_CMP $auto$opt_reduce.cc:134:opt_mux$2242 }
  Optimizing cells in module \or1200_mult_mac.
  Optimizing cells in module \or1200_alu.
    New ctrl vector for $pmux cell $procmux$1448: $auto$opt_reduce.cc:134:opt_mux$2244
    New ctrl vector for $pmux cell $procmux$1440: $auto$opt_reduce.cc:134:opt_mux$2246
    New ctrl vector for $pmux cell $procmux$1435: { $procmux$1438_CMP $procmux$1437_CMP }
  Optimizing cells in module \or1200_alu.
  Optimizing cells in module \or1200_operandmuxes.
  Optimizing cells in module \or1200_rf.
  Optimizing cells in module \or1200_ctrl.
    New ctrl vector for $pmux cell $procmux$1683: { $auto$opt_reduce.cc:134:opt_mux$2250 $procmux$1696_CMP $procmux$1803_CMP $procmux$1694_CMP $procmux$1788_CMP $procmux$1692_CMP $procmux$1691_CMP $procmux$1787_CMP $procmux$1786_CMP $procmux$1688_CMP $procmux$1792_CMP $auto$opt_reduce.cc:134:opt_mux$2248 $procmux$1684_CMP }
    New ctrl vector for $pmux cell $procmux$1634: { $auto$opt_reduce.cc:134:opt_mux$2256 $procmux$1803_CMP $auto$opt_reduce.cc:134:opt_mux$2254 $auto$opt_reduce.cc:134:opt_mux$2252 }
    New ctrl vector for $pmux cell $procmux$1617: { $auto$opt_reduce.cc:134:opt_mux$2260 $auto$opt_reduce.cc:134:opt_mux$2258 $procmux$1620_CMP $procmux$1619_CMP $procmux$1728_CMP }
    New ctrl vector for $pmux cell $procmux$1791: { $auto$opt_reduce.cc:134:opt_mux$2262 $procmux$1792_CMP }
    New ctrl vector for $pmux cell $procmux$1783: $auto$opt_reduce.cc:134:opt_mux$2264
    New ctrl vector for $pmux cell $procmux$1716: $auto$opt_reduce.cc:134:opt_mux$2266
    New ctrl vector for $pmux cell $procmux$1778: $auto$opt_reduce.cc:134:opt_mux$2268
    New ctrl vector for $pmux cell $procmux$1766: $auto$opt_reduce.cc:134:opt_mux$2270
  Optimizing cells in module \or1200_ctrl.
  Optimizing cells in module \or1200_if.
  Optimizing cells in module \or1200_genpc.
    New ctrl vector for $pmux cell $procmux$1951: { $procmux$1978_CMP $procmux$1977_CMP $auto$opt_reduce.cc:134:opt_mux$2272 }
  Optimizing cells in module \or1200_genpc.
  Optimizing cells in module \or1200_flat.
  Optimizing cells in module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$2002:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2002_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2002_Y [0]
      New connections: $procmux$2002_Y [31:1] = { $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] $procmux$2002_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1990:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1990_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1990_Y [0]
      New connections: $procmux$1990_Y [31:1] = { $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] $procmux$1990_Y [0] }
  Optimizing cells in module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.
  Optimizing cells in module \or1200_mem2reg.
    New ctrl vector for $pmux cell $procmux$2057: { $auto$opt_reduce.cc:134:opt_mux$2278 $auto$opt_reduce.cc:134:opt_mux$2276 $procmux$2078_CMP $auto$opt_reduce.cc:134:opt_mux$2274 $procmux$2069_CMP }
    New ctrl vector for $pmux cell $procmux$2075: { $procmux$2079_CMP $auto$opt_reduce.cc:134:opt_mux$2280 $procmux$2076_CMP }
    New ctrl vector for $pmux cell $procmux$2047: { $auto$opt_reduce.cc:134:opt_mux$2286 $auto$opt_reduce.cc:134:opt_mux$2284 $procmux$2078_CMP $auto$opt_reduce.cc:134:opt_mux$2282 $procmux$2069_CMP }
    New ctrl vector for $pmux cell $procmux$2019: { $procmux$2024_CMP $procmux$2023_CMP $procmux$2022_CMP $procmux$2021_CMP $procmux$2020_CMP }
  Optimizing cells in module \or1200_mem2reg.
Performed a total of 32 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1200_reg2mem'.
Finding identical cells in module `\or1200_lsu'.
Finding identical cells in module `\or1200_wbmux'.
Finding identical cells in module `\or1200_cfgr'.
<suppressed ~15 debug messages>
Finding identical cells in module `\or1200_except'.
<suppressed ~3 debug messages>
Finding identical cells in module `\or1200_freeze'.
Finding identical cells in module `\or1200_sprs'.
Finding identical cells in module `\or1200_mult_mac'.
Finding identical cells in module `\or1200_alu'.
Finding identical cells in module `\or1200_operandmuxes'.
Finding identical cells in module `\or1200_rf'.
Finding identical cells in module `\or1200_ctrl'.
Finding identical cells in module `\or1200_if'.
Finding identical cells in module `\or1200_genpc'.
<suppressed ~24 debug messages>
Finding identical cells in module `\or1200_flat'.
Finding identical cells in module `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram'.
Finding identical cells in module `\or1200_mem2reg'.
<suppressed ~9 debug messages>
Removed a total of 17 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2132 ($dff) from module or1200_wbmux (D = $procmux$778_Y, Q = \muxreg, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2287 ($sdff) from module or1200_wbmux (D = \muxout, Q = \muxreg).
Adding SRST signal on $procdff$2133 ($dff) from module or1200_wbmux (D = $procmux$773_Y, Q = \muxreg_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2289 ($sdff) from module or1200_wbmux (D = \rfwb_op [0], Q = \muxreg_valid).
Adding SRST signal on $procdff$2150 ($dff) from module or1200_except (D = $procmux$1197_Y, Q = \id_exceptflags, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2291 ($sdff) from module or1200_except (D = { \sig_ibuserr \sig_itlbmiss \sig_immufault }, Q = \id_exceptflags).
Adding SRST signal on $procdff$2149 ($dff) from module or1200_except (D = $procmux$1205_Y, Q = \id_pc, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2295 ($sdff) from module or1200_except (D = \if_pc, Q = \id_pc).
Adding SRST signal on $procdff$2148 ($dff) from module or1200_except (D = $procmux$1192_Y [0], Q = \delayed_iee [0], rval = 1'0).
Adding SRST signal on $procdff$2148 ($dff) from module or1200_except (D = \delayed_iee [1:0], Q = \delayed_iee [2:1], rval = 2'00).
Adding SRST signal on $procdff$2147 ($dff) from module or1200_except (D = $procmux$1186_Y [0], Q = \delayed_tee [0], rval = 1'0).
Adding SRST signal on $procdff$2147 ($dff) from module or1200_except (D = \delayed_tee [1:0], Q = \delayed_tee [2:1], rval = 2'00).
Adding SRST signal on $procdff$2146 ($dff) from module or1200_except (D = $procmux$1133_Y, Q = \delayed2_ex_dslot, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2311 ($sdff) from module or1200_except (D = $procmux$1133_Y, Q = \delayed2_ex_dslot).
Adding SRST signal on $procdff$2145 ($dff) from module or1200_except (D = $procmux$1144_Y, Q = \delayed1_ex_dslot, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2317 ($sdff) from module or1200_except (D = $procmux$1144_Y, Q = \delayed1_ex_dslot).
Adding SRST signal on $procdff$2144 ($dff) from module or1200_except (D = $procmux$1152_Y, Q = \ex_dslot, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2323 ($sdff) from module or1200_except (D = \branch_taken, Q = \ex_dslot).
Adding SRST signal on $procdff$2134 ($dff) from module or1200_except (D = $procmux$1104_Y, Q = \except_type, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2327 ($sdff) from module or1200_except (D = $procmux$1104_Y, Q = \except_type).
Adding SRST signal on $procdff$2135 ($dff) from module or1200_except (D = $procmux$1089_Y, Q = \extend_flush, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2337 ($sdff) from module or1200_except (D = $procmux$1089_Y, Q = \extend_flush).
Adding SRST signal on $procdff$2136 ($dff) from module or1200_except (D = $procmux$1083_Y, Q = \epcr, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2345 ($sdff) from module or1200_except (D = $procmux$1081_Y, Q = \epcr).
Adding SRST signal on $procdff$2137 ($dff) from module or1200_except (D = $procmux$1056_Y, Q = \eear, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2355 ($sdff) from module or1200_except (D = $procmux$1054_Y, Q = \eear).
Adding SRST signal on $procdff$2138 ($dff) from module or1200_except (D = $procmux$1029_Y, Q = \esr, rval = 16'0000000000000001).
Adding EN signal on $auto$ff.cc:262:slice$2369 ($sdff) from module or1200_except (D = $procmux$1027_Y, Q = \esr).
Adding SRST signal on $procdff$2139 ($dff) from module or1200_except (D = $procmux$999_Y, Q = \state, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2377 ($sdff) from module or1200_except (D = $procmux$999_Y, Q = \state).
Adding SRST signal on $procdff$2140 ($dff) from module or1200_except (D = $procmux$987_Y, Q = \extend_flush_last, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2387 ($sdff) from module or1200_except (D = $procmux$987_Y, Q = \extend_flush_last).
Adding SRST signal on $procdff$2141 ($dff) from module or1200_except (D = $procmux$1125_Y, Q = \wb_pc, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2395 ($sdff) from module or1200_except (D = \ex_pc, Q = \wb_pc).
Adding SRST signal on $procdff$2142 ($dff) from module or1200_except (D = $procmux$1177_Y, Q = \ex_pc, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2397 ($sdff) from module or1200_except (D = $procmux$1177_Y, Q = \ex_pc).
Adding SRST signal on $procdff$2143 ($dff) from module or1200_except (D = $procmux$1163_Y, Q = \ex_exceptflags, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2403 ($sdff) from module or1200_except (D = \id_exceptflags, Q = \ex_exceptflags).
Adding SRST signal on $procdff$2151 ($dff) from module or1200_freeze (D = $procmux$1216_Y, Q = \multicycle_cnt, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2407 ($sdff) from module or1200_freeze (D = $procmux$1216_Y, Q = \multicycle_cnt).
Adding SRST signal on $procdff$2152 ($dff) from module or1200_freeze (D = $procmux$1224_Y, Q = \flushpipe_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2411 ($sdff) from module or1200_freeze (D = $procmux$1224_Y, Q = \flushpipe_r).
Adding SRST signal on $procdff$2153 ($dff) from module or1200_sprs (D = { $procmux$1255_Y $procmux$1271_Y }, Q = { \sr [15:7] \sr [4:3] }, rval = 11'10000000000).
Adding SRST signal on $procdff$2153 ($dff) from module or1200_sprs (D = { $procmux$1300_Y $procmux$1260_Y $procmux$1276_Y $procmux$1284_Y $procmux$1292_Y }, Q = { \sr [6:5] \sr [2:0] }, rval = 5'00001).
Adding EN signal on $auto$ff.cc:262:slice$2416 ($sdff) from module or1200_sprs (D = { $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4078$469_Y [6:5] $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4078$469_Y [2:0] }, Q = { \sr [6:5] \sr [2:0] }).
Adding EN signal on $auto$ff.cc:262:slice$2415 ($sdff) from module or1200_sprs (D = { $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4064$455_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4068$460_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4073$465_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4078$469_Y [8:7] $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4078$469_Y [4:3] }, Q = { \sr [15:7] \sr [4:3] }).
Adding SRST signal on $procdff$2154 ($dff) from module or1200_mult_mac (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3860$408_Y, Q = \mac_stall_r, rval = 1'0).
Adding SRST signal on $procdff$2155 ($dff) from module or1200_mult_mac (D = { $procmux$1356_Y $procmux$1373_Y }, Q = \mac_r, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2426 ($sdff) from module or1200_mult_mac (D = $procmux$1373_Y, Q = \mac_r [31:0]).
Adding EN signal on $auto$ff.cc:262:slice$2426 ($sdff) from module or1200_mult_mac (D = $procmux$1353_Y, Q = \mac_r [63:32]).
Adding SRST signal on $procdff$2156 ($dff) from module or1200_mult_mac (D = \mac_op_r2, Q = \mac_op_r3, rval = 2'00).
Adding SRST signal on $procdff$2157 ($dff) from module or1200_mult_mac (D = \mac_op_r1, Q = \mac_op_r2, rval = 2'00).
Adding SRST signal on $procdff$2158 ($dff) from module or1200_mult_mac (D = \mac_op, Q = \mac_op_r1, rval = 2'00).
Adding SRST signal on $procdff$2159 ($dff) from module or1200_mult_mac (D = $procmux$1416_Y, Q = \mul_prod_r, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2444 ($sdff) from module or1200_mult_mac (D = $procmux$1416_Y, Q = \mul_prod_r).
Adding SRST signal on $procdff$2160 ($dff) from module or1200_mult_mac (D = $procmux$1402_Y, Q = \div_free, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2448 ($sdff) from module or1200_mult_mac (D = $procmux$1399_Y, Q = \div_free).
Adding SRST signal on $procdff$2161 ($dff) from module or1200_mult_mac (D = $procmux$1391_Y, Q = \div_cntr, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$2456 ($sdff) from module or1200_mult_mac (D = $procmux$1391_Y, Q = \div_cntr).
Adding SRST signal on $procdff$2162 ($dff) from module or1200_operandmuxes (D = $procmux$1520_Y, Q = \operand_b, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2460 ($sdff) from module or1200_operandmuxes (D = $procmux$1520_Y, Q = \operand_b).
Adding SRST signal on $procdff$2163 ($dff) from module or1200_operandmuxes (D = $procmux$1511_Y, Q = \saved_b, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2464 ($sdff) from module or1200_operandmuxes (D = $procmux$1511_Y, Q = \saved_b).
Adding SRST signal on $procdff$2164 ($dff) from module or1200_operandmuxes (D = $procmux$1540_Y, Q = \operand_a, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2472 ($sdff) from module or1200_operandmuxes (D = $procmux$1540_Y, Q = \operand_a).
Adding SRST signal on $procdff$2165 ($dff) from module or1200_operandmuxes (D = $procmux$1531_Y, Q = \saved_a, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2476 ($sdff) from module or1200_operandmuxes (D = $procmux$1531_Y, Q = \saved_a).
Adding SRST signal on $procdff$2166 ($dff) from module or1200_rf (D = $procmux$1548_Y, Q = \datab_saved, rval = 33'000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2484 ($sdff) from module or1200_rf (D = $procmux$1548_Y, Q = \datab_saved).
Adding SRST signal on $procdff$2167 ($dff) from module or1200_rf (D = $procmux$1556_Y, Q = \dataa_saved, rval = 33'000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2488 ($sdff) from module or1200_rf (D = $procmux$1556_Y, Q = \dataa_saved).
Adding SRST signal on $procdff$2168 ($dff) from module or1200_rf (D = $procmux$1561_Y, Q = \rf_we_allow, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2492 ($sdff) from module or1200_rf (D = $not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3120$232_Y, Q = \rf_we_allow).
Adding SRST signal on $procdff$2187 ($dff) from module or1200_ctrl (D = $procmux$1812_Y, Q = \ex_macrc_op, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2494 ($sdff) from module or1200_ctrl (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2277$120_Y, Q = \ex_macrc_op).
Adding SRST signal on $procdff$2169 ($dff) from module or1200_ctrl (D = $procmux$1566_Y, Q = \sig_trap, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2498 ($sdff) from module or1200_ctrl (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2997$218_Y, Q = \sig_trap).
Adding SRST signal on $procdff$2170 ($dff) from module or1200_ctrl (D = $procmux$1574_Y, Q = \sig_syscall, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2502 ($sdff) from module or1200_ctrl (D = $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2983$211_Y, Q = \sig_syscall).
Adding SRST signal on $procdff$2171 ($dff) from module or1200_ctrl (D = $procmux$1582_Y, Q = \comp_op, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2506 ($sdff) from module or1200_ctrl (D = \id_insn [24:21], Q = \comp_op).
Adding SRST signal on $procdff$2172 ($dff) from module or1200_ctrl (D = $procmux$1600_Y, Q = \lsu_op, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2510 ($sdff) from module or1200_ctrl (D = $procmux$1591_Y, Q = \lsu_op).
Adding SRST signal on $procdff$2173 ($dff) from module or1200_ctrl (D = $procmux$1608_Y, Q = \branch_op, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2514 ($sdff) from module or1200_ctrl (D = \pre_branch_op, Q = \branch_op).
Adding SRST signal on $procdff$2174 ($dff) from module or1200_ctrl (D = $procmux$1625_Y, Q = \pre_branch_op, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2518 ($sdff) from module or1200_ctrl (D = $procmux$1617_Y, Q = \pre_branch_op).
Adding SRST signal on $procdff$2175 ($dff) from module or1200_ctrl (D = $procmux$1653_Y, Q = \rfwb_op, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2522 ($sdff) from module or1200_ctrl (D = $procmux$1634_Y, Q = \rfwb_op).
Adding SRST signal on $procdff$2176 ($dff) from module or1200_ctrl (D = $procmux$1661_Y, Q = \shrot_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2526 ($sdff) from module or1200_ctrl (D = \id_insn [7:6], Q = \shrot_op).
Adding SRST signal on $procdff$2177 ($dff) from module or1200_ctrl (D = $procmux$1671_Y, Q = \mac_op, rval = 2'00).
Adding SRST signal on $procdff$2178 ($dff) from module or1200_ctrl (D = $procmux$1699_Y, Q = \alu_op, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2533 ($sdff) from module or1200_ctrl (D = $procmux$1683_Y, Q = \alu_op).
Adding SRST signal on $procdff$2179 ($dff) from module or1200_ctrl (D = $procmux$1707_Y, Q = \except_illegal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2537 ($sdff) from module or1200_ctrl (D = 1'1, Q = \except_illegal).
Adding SRST signal on $procdff$2180 ($dff) from module or1200_ctrl (D = $procmux$1731_Y, Q = \sel_imm, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2541 ($sdff) from module or1200_ctrl (D = $procmux$1716_Y, Q = \sel_imm).
Adding SRST signal on $procdff$2181 ($dff) from module or1200_ctrl (D = $procmux$1736_Y, Q = \wb_insn, rval = 339804160).
Adding EN signal on $auto$ff.cc:262:slice$2543 ($sdff) from module or1200_ctrl (D = \ex_insn, Q = \wb_insn).
Adding SRST signal on $procdff$2182 ($dff) from module or1200_ctrl (D = $procmux$1744_Y, Q = \ex_insn, rval = 339804160).
Adding EN signal on $auto$ff.cc:262:slice$2547 ($sdff) from module or1200_ctrl (D = \id_insn, Q = \ex_insn).
Adding SRST signal on $procdff$2183 ($dff) from module or1200_ctrl (D = $procmux$1752_Y, Q = \id_insn, rval = 339804160).
Adding EN signal on $auto$ff.cc:262:slice$2551 ($sdff) from module or1200_ctrl (D = \if_insn, Q = \id_insn).
Adding SRST signal on $procdff$2184 ($dff) from module or1200_ctrl (D = $procmux$1760_Y, Q = \wb_rfaddrw, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2555 ($sdff) from module or1200_ctrl (D = \rf_addrw, Q = \wb_rfaddrw).
Adding SRST signal on $procdff$2185 ($dff) from module or1200_ctrl (D = $procmux$1769_Y, Q = \rf_addrw, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2557 ($sdff) from module or1200_ctrl (D = $procmux$1766_Y, Q = \rf_addrw).
Adding SRST signal on $procdff$2186 ($dff) from module or1200_ctrl (D = $procmux$1804_Y, Q = \spr_addrimm, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2561 ($sdff) from module or1200_ctrl (D = $procmux$1802_Y, Q = \spr_addrimm).
Adding SRST signal on $procdff$2188 ($dff) from module or1200_if (D = $procmux$1850_Y, Q = \addr_saved, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2565 ($sdff) from module or1200_if (D = $procmux$1850_Y, Q = \addr_saved).
Adding SRST signal on $procdff$2189 ($dff) from module or1200_if (D = $procmux$1861_Y, Q = \insn_saved, rval = 339804160).
Adding EN signal on $auto$ff.cc:262:slice$2571 ($sdff) from module or1200_if (D = $procmux$1861_Y, Q = \insn_saved).
Adding SRST signal on $procdff$2190 ($dff) from module or1200_if (D = $procmux$1872_Y, Q = \saved, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2577 ($sdff) from module or1200_if (D = $procmux$1872_Y, Q = \saved).
Adding SRST signal on $procdff$2192 ($dff) from module or1200_genpc (D = $procmux$1984_Y, Q = \genpc_refetch_r, rval = 1'0).
Adding EN signal on $procdff$2191 ($dff) from module or1200_genpc (D = $procmux$1886_Y, Q = \pcreg).
Adding EN signal on $procdff$2193 ($dff) from module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1007$734_DATA, Q = \out2).
Adding EN signal on $procdff$2197 ($dff) from module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v:998$726_DATA, Q = \out1).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1200_reg2mem..
Finding unused cells or wires in module \or1200_lsu..
Finding unused cells or wires in module \or1200_wbmux..
Finding unused cells or wires in module \or1200_cfgr..
Finding unused cells or wires in module \or1200_except..
Finding unused cells or wires in module \or1200_freeze..
Finding unused cells or wires in module \or1200_sprs..
Finding unused cells or wires in module \or1200_mult_mac..
Finding unused cells or wires in module \or1200_alu..
Finding unused cells or wires in module \or1200_operandmuxes..
Finding unused cells or wires in module \or1200_rf..
Finding unused cells or wires in module \or1200_ctrl..
Finding unused cells or wires in module \or1200_if..
Finding unused cells or wires in module \or1200_genpc..
Finding unused cells or wires in module \or1200_flat..
Finding unused cells or wires in module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram..
Finding unused cells or wires in module \or1200_mem2reg..
Removed 207 unused cells and 1153 unused wires.
<suppressed ~235 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.
Optimizing module or1200_alu.
Optimizing module or1200_cfgr.
Optimizing module or1200_ctrl.
Optimizing module or1200_except.
<suppressed ~7 debug messages>
Optimizing module or1200_flat.
Optimizing module or1200_freeze.
<suppressed ~1 debug messages>
Optimizing module or1200_genpc.
<suppressed ~1 debug messages>
Optimizing module or1200_if.
Optimizing module or1200_lsu.
Optimizing module or1200_mem2reg.
Optimizing module or1200_mult_mac.
<suppressed ~5 debug messages>
Optimizing module or1200_operandmuxes.
<suppressed ~4 debug messages>
Optimizing module or1200_reg2mem.
Optimizing module or1200_rf.
Optimizing module or1200_sprs.
Optimizing module or1200_wbmux.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_cfgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_except..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_flat..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \or1200_freeze..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_genpc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_if..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_mem2reg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_mult_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_operandmuxes..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_reg2mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_rf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_sprs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_wbmux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.
  Optimizing cells in module \or1200_alu.
  Optimizing cells in module \or1200_cfgr.
  Optimizing cells in module \or1200_ctrl.
  Optimizing cells in module \or1200_except.
  Optimizing cells in module \or1200_flat.
  Optimizing cells in module \or1200_freeze.
  Optimizing cells in module \or1200_genpc.
    New ctrl vector for $pmux cell $procmux$1967: { $procmux$1982_CMP $procmux$1965_CMP $procmux$1964_CMP $procmux$1963_CMP $procmux$1933_CMP $procmux$1902_CMP $procmux$1960_CMP $auto$opt_reduce.cc:134:opt_mux$2590 }
  Optimizing cells in module \or1200_genpc.
  Optimizing cells in module \or1200_if.
  Optimizing cells in module \or1200_lsu.
  Optimizing cells in module \or1200_mem2reg.
  Optimizing cells in module \or1200_mult_mac.
  Optimizing cells in module \or1200_operandmuxes.
  Optimizing cells in module \or1200_reg2mem.
  Optimizing cells in module \or1200_rf.
  Optimizing cells in module \or1200_sprs.
  Optimizing cells in module \or1200_wbmux.
Performed a total of 1 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram'.
Finding identical cells in module `\or1200_alu'.
Finding identical cells in module `\or1200_cfgr'.
Finding identical cells in module `\or1200_ctrl'.
<suppressed ~39 debug messages>
Finding identical cells in module `\or1200_except'.
<suppressed ~21 debug messages>
Finding identical cells in module `\or1200_flat'.
Finding identical cells in module `\or1200_freeze'.
Finding identical cells in module `\or1200_genpc'.
Finding identical cells in module `\or1200_if'.
<suppressed ~12 debug messages>
Finding identical cells in module `\or1200_lsu'.
Finding identical cells in module `\or1200_mem2reg'.
Finding identical cells in module `\or1200_mult_mac'.
<suppressed ~3 debug messages>
Finding identical cells in module `\or1200_operandmuxes'.
<suppressed ~3 debug messages>
Finding identical cells in module `\or1200_reg2mem'.
Finding identical cells in module `\or1200_rf'.
<suppressed ~3 debug messages>
Finding identical cells in module `\or1200_sprs'.
Finding identical cells in module `\or1200_wbmux'.
Removed a total of 27 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$2090 ($dlatch) from module or1200_cfgr.
Setting constant 0-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$2090 ($dlatch) from module or1200_cfgr.
Setting constant 0-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$2090 ($dlatch) from module or1200_cfgr.
Setting constant 0-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$2090 ($dlatch) from module or1200_cfgr.
Setting constant 0-bit at position 16 on $auto$proc_dlatch.cc:427:proc_dlatch$2090 ($dlatch) from module or1200_cfgr.
Setting constant 0-bit at position 17 on $auto$proc_dlatch.cc:427:proc_dlatch$2090 ($dlatch) from module or1200_cfgr.
Setting constant 0-bit at position 18 on $auto$proc_dlatch.cc:427:proc_dlatch$2090 ($dlatch) from module or1200_cfgr.
Setting constant 0-bit at position 19 on $auto$proc_dlatch.cc:427:proc_dlatch$2090 ($dlatch) from module or1200_cfgr.
Setting constant 0-bit at position 20 on $auto$proc_dlatch.cc:427:proc_dlatch$2090 ($dlatch) from module or1200_cfgr.
Setting constant 0-bit at position 21 on $auto$proc_dlatch.cc:427:proc_dlatch$2090 ($dlatch) from module or1200_cfgr.
Setting constant 0-bit at position 22 on $auto$proc_dlatch.cc:427:proc_dlatch$2090 ($dlatch) from module or1200_cfgr.
Setting constant 0-bit at position 23 on $auto$proc_dlatch.cc:427:proc_dlatch$2090 ($dlatch) from module or1200_cfgr.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram..
Finding unused cells or wires in module \or1200_alu..
Finding unused cells or wires in module \or1200_cfgr..
Finding unused cells or wires in module \or1200_ctrl..
Finding unused cells or wires in module \or1200_except..
Finding unused cells or wires in module \or1200_flat..
Finding unused cells or wires in module \or1200_freeze..
Finding unused cells or wires in module \or1200_genpc..
Finding unused cells or wires in module \or1200_if..
Finding unused cells or wires in module \or1200_lsu..
Finding unused cells or wires in module \or1200_mem2reg..
Finding unused cells or wires in module \or1200_mult_mac..
Finding unused cells or wires in module \or1200_operandmuxes..
Finding unused cells or wires in module \or1200_reg2mem..
Finding unused cells or wires in module \or1200_rf..
Finding unused cells or wires in module \or1200_sprs..
Finding unused cells or wires in module \or1200_wbmux..
Removed 0 unused cells and 27 unused wires.
<suppressed ~6 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.
Optimizing module or1200_alu.
Optimizing module or1200_cfgr.
Optimizing module or1200_ctrl.
Optimizing module or1200_except.
Optimizing module or1200_flat.
Optimizing module or1200_freeze.
Optimizing module or1200_genpc.
Optimizing module or1200_if.
Optimizing module or1200_lsu.
Optimizing module or1200_mem2reg.
Optimizing module or1200_mult_mac.
Optimizing module or1200_operandmuxes.
Optimizing module or1200_reg2mem.
Optimizing module or1200_rf.
Optimizing module or1200_sprs.
Optimizing module or1200_wbmux.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_cfgr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_except..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_flat..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \or1200_freeze..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_genpc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_if..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_mem2reg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_mult_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_operandmuxes..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_reg2mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_rf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_sprs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \or1200_wbmux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.
  Optimizing cells in module \or1200_alu.
  Optimizing cells in module \or1200_cfgr.
  Optimizing cells in module \or1200_ctrl.
  Optimizing cells in module \or1200_except.
  Optimizing cells in module \or1200_flat.
  Optimizing cells in module \or1200_freeze.
  Optimizing cells in module \or1200_genpc.
  Optimizing cells in module \or1200_if.
  Optimizing cells in module \or1200_lsu.
  Optimizing cells in module \or1200_mem2reg.
  Optimizing cells in module \or1200_mult_mac.
  Optimizing cells in module \or1200_operandmuxes.
  Optimizing cells in module \or1200_reg2mem.
  Optimizing cells in module \or1200_rf.
  Optimizing cells in module \or1200_sprs.
  Optimizing cells in module \or1200_wbmux.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram'.
Finding identical cells in module `\or1200_alu'.
Finding identical cells in module `\or1200_cfgr'.
Finding identical cells in module `\or1200_ctrl'.
Finding identical cells in module `\or1200_except'.
Finding identical cells in module `\or1200_flat'.
Finding identical cells in module `\or1200_freeze'.
Finding identical cells in module `\or1200_genpc'.
Finding identical cells in module `\or1200_if'.
Finding identical cells in module `\or1200_lsu'.
Finding identical cells in module `\or1200_mem2reg'.
Finding identical cells in module `\or1200_mult_mac'.
Finding identical cells in module `\or1200_operandmuxes'.
Finding identical cells in module `\or1200_reg2mem'.
Finding identical cells in module `\or1200_rf'.
Finding identical cells in module `\or1200_sprs'.
Finding identical cells in module `\or1200_wbmux'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram..
Finding unused cells or wires in module \or1200_alu..
Finding unused cells or wires in module \or1200_cfgr..
Finding unused cells or wires in module \or1200_ctrl..
Finding unused cells or wires in module \or1200_except..
Finding unused cells or wires in module \or1200_flat..
Finding unused cells or wires in module \or1200_freeze..
Finding unused cells or wires in module \or1200_genpc..
Finding unused cells or wires in module \or1200_if..
Finding unused cells or wires in module \or1200_lsu..
Finding unused cells or wires in module \or1200_mem2reg..
Finding unused cells or wires in module \or1200_mult_mac..
Finding unused cells or wires in module \or1200_operandmuxes..
Finding unused cells or wires in module \or1200_reg2mem..
Finding unused cells or wires in module \or1200_rf..
Finding unused cells or wires in module \or1200_sprs..
Finding unused cells or wires in module \or1200_wbmux..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram.
Optimizing module or1200_alu.
Optimizing module or1200_cfgr.
Optimizing module or1200_ctrl.
Optimizing module or1200_except.
Optimizing module or1200_flat.
Optimizing module or1200_freeze.
Optimizing module or1200_genpc.
Optimizing module or1200_if.
Optimizing module or1200_lsu.
Optimizing module or1200_mem2reg.
Optimizing module or1200_mult_mac.
Optimizing module or1200_operandmuxes.
Optimizing module or1200_reg2mem.
Optimizing module or1200_rf.
Optimizing module or1200_sprs.
Optimizing module or1200_wbmux.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            343
   Number of public wires:           9
   Number of public wire bits:     141
   Number of memories:               1
   Number of memory bits:          160
   Number of processes:              0
   Number of cells:                 12
     $dffe                          64
     $mux                           76

=== or1200_alu ===

   Number of wires:                109
   Number of wire bits:           1801
   Number of public wires:          28
   Number of public wire bits:     385
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     $add                           98
     $and                           64
     $eq                           122
     $logic_not                    107
     $lt                            32
     $mux                         1090
     $not                            3
     $or                            65
     $pmux                         131
     $reduce_or                      6
     $sub                           32
     $xor                          122

=== or1200_cfgr ===

   Number of wires:                 19
   Number of wire bits:            112
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $dlatch                        20
     $eq                            24
     $logic_not                      4
     $mux                           17
     $reduce_or                     51

=== or1200_ctrl ===

   Number of wires:                147
   Number of wire bits:            455
   Number of public wires:          48
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                129
     $and                            6
     $eq                           332
     $logic_and                      4
     $logic_not                     14
     $mux                           86
     $or                             4
     $pmux                          18
     $reduce_or                     70
     $sdff                           2
     $sdffe                        150

=== or1200_except ===

   Number of wires:                176
   Number of wire bits:           1194
   Number of public wires:          62
   Number of public wire bits:     494
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                162
     $and                           45
     $eq                            12
     $logic_and                      3
     $logic_not                      7
     $mux                          645
     $ne                            20
     $not                           20
     $or                             8
     $pmux                           8
     $reduce_and                    21
     $reduce_bool                   24
     $reduce_or                     27
     $sdff                           3
     $sdffe                        191

=== or1200_flat ===

   Number of wires:                143
   Number of wire bits:           1691
   Number of public wires:         143
   Number of public wire bits:    1691
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13

=== or1200_freeze ===

   Number of wires:                 41
   Number of wire bits:             46
   Number of public wires:          22
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $and                            2
     $logic_not                      1
     $mux                            6
     $ne                             2
     $not                            1
     $or                            11
     $reduce_bool                    2
     $reduce_or                      4
     $sdffe                          3
     $sub                            2

=== or1200_genpc ===

   Number of wires:                 69
   Number of wire bits:            649
   Number of public wires:          26
   Number of public wire bits:     310
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     $add                           60
     $and                            5
     $dffe                          30
     $eq                            70
     $logic_not                     11
     $mux                          208
     $or                             3
     $pmux                          33
     $reduce_bool                    3
     $reduce_or                     20
     $sub                           36

=== or1200_if ===

   Number of wires:                 46
   Number of wire bits:            421
   Number of public wires:          21
   Number of public wire bits:     210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $and                           11
     $eq                            12
     $logic_not                      4
     $mux                          258
     $ne                             2
     $or                             2
     $reduce_or                      2
     $sdffe                         65

=== or1200_lsu ===

   Number of wires:                 70
   Number of wire bits:            299
   Number of public wires:          23
   Number of public wire bits:     252
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $add                           32
     $and                            6
     $eq                           162
     $mux                            5
     $or                             7
     $pmux                           4
     $reduce_or                     27

=== or1200_mem2reg ===

   Number of wires:                 57
   Number of wire bits:            178
   Number of public wires:          13
   Number of public wire bits:     127
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $and                            5
     $dlatch                         8
     $eq                           104
     $logic_not                     16
     $not                            6
     $pmux                          48
     $reduce_or                      8

=== or1200_mult_mac ===

   Number of wires:                 94
   Number of wire bits:           1494
   Number of public wires:          31
   Number of public wire bits:     511
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                          160
     $and                            7
     $eq                            16
     $logic_and                      1
     $logic_not                      2
     $mul                           64
     $mux                          718
     $ne                             2
     $not                           98
     $or                             7
     $pmux                          32
     $reduce_and                     6
     $reduce_bool                   16
     $reduce_or                     14
     $sdff                           7
     $sdffe                        135
     $sub                          102
     $xor                            1

=== or1200_operandmuxes ===

   Number of wires:                 49
   Number of wire bits:            454
   Number of public wires:          17
   Number of public wire bits:     298
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $eq                            10
     $logic_and                      6
     $logic_not                      4
     $mux                          133
     $ne                             4
     $pmux                          64
     $reduce_and                     4
     $reduce_bool                   10
     $sdffe                         66

=== or1200_reg2mem ===

   Number of wires:                 12
   Number of wire bits:            106
   Number of public wires:           8
   Number of public wire bits:     102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                            24
     $mux                           16
     $pmux                           8

=== or1200_rf ===

   Number of wires:                 55
   Number of wire bits:            607
   Number of public wires:          35
   Number of public wire bits:     491
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $and                            8
     $eq                             6
     $logic_not                      3
     $mux                          205
     $ne                             4
     $not                            2
     $or                             2
     $reduce_or                      5
     $sdffe                         67

=== or1200_sprs ===

   Number of wires:                142
   Number of wire bits:           1496
   Number of public wires:          59
   Number of public wire bits:     871
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                          296
     $eq                           238
     $logic_and                     13
     $logic_not                     12
     $mux                          204
     $not                            1
     $or                           263
     $pmux                          64
     $reduce_and                     2
     $reduce_or                      2
     $sdffe                         16

=== or1200_wbmux ===

   Number of wires:                 16
   Number of wire bits:            235
   Number of public wires:          11
   Number of public wire bits:     199
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           32
     $eq                             6
     $logic_not                      2
     $pmux                          32
     $sdffe                         33

=== design hierarchy ===

   or1200_flat                       1
     or1200_alu                      0
     or1200_cfgr                     0
     or1200_ctrl                     0
     or1200_except                   0
     or1200_freeze                   0
     or1200_genpc                    0
     or1200_if                       0
     or1200_lsu                      0
       or1200_mem2reg                0
       or1200_reg2mem                0
     or1200_mult_mac                 0
     or1200_operandmuxes             0
     or1200_rf                       0
       $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\dual_port_ram      0
     or1200_sprs                     0
     or1200_wbmux                    0

   Number of wires:                143
   Number of wire bits:           1691
   Number of public wires:         143
   Number of public wire bits:    1691
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 827867ca9d, CPU: user 0.91s system 0.01s, MEM: 24.57 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 5x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
