<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>eth_frame_fifo</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>axis_in</spirit:name>
      <spirit:displayName>axis_in</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_user</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_last</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_keep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_out</spirit:name>
      <spirit:displayName>axis_out</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_user</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_last</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_keep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">axis_in:axis_out</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>eth_frame_fifo_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_axis_data_fifo_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1980b645</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>eth_frame_fifo_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axis_data_fifo_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1980b645</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5d667692</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_keep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_user</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_id</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_keep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_last</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_user</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_id</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>ENABLE</spirit:name>
        <spirit:displayName>Enable</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ENABLE">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ID_WIDTH</spirit:name>
        <spirit:displayName>Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ID_WIDTH">3</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axis_data_fifo_datapath/axis_data_fifo_datapath.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/frame_datapath_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/frame_filter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_frame_fifo_v1_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3b8286bb</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_axis_data_fifo_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_data_fifo" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axis_data_fifo_datapath/axis_data_fifo_datapath.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/frame_datapath_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/frame_filter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_frame_fifo_v1_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axis_data_fifo_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_data_fifo" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/eth_frame_fifo_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5d667692</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Ethernet Frame FIFO</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">eth_frame_fifo_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ENABLE</spirit:name>
      <spirit:displayName>Module Enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ENABLE">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ID_WIDTH</spirit:name>
      <spirit:displayName>TID Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ID_WIDTH">3</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Ethernet Frame FIFO (depth = 1024)</xilinx:displayName>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-11-19T13:58:06Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5178aca4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521cf87_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b520339_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f6dd3c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec1709c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3f3c98_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af9b90d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43833d0e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1870ffd8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587736f3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49bd1e7c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706bf108_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711b3487_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d42ca87_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160c8a56_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fd8421_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4a8f77_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f930537_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228d6a47_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa04a12_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dc5d6f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec1793c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7bea8d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a054f54_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eedb4aa_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51556cfe_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb0f66f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac836f1_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e51792d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1d4903_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79818fa0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5121cd_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4e3c1d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce788b9_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285c73bc_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df0e7d2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b709a2d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be22d64_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a395b77_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa66f2a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc1a4b1_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73499939_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ec0d48_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2244c59_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202b85c0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0378b6_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bad8921_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6db319_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7809cf03_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5883723_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9e0ba3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a72ba0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6262dc46_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753bc775_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4832409f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba15b7b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1e7d31_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1e205e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244a40f4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ce5667_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c67b090_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13914f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a02873b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cf7795_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca6cc04_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1613a1d4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75523e9c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f0f7b8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aeb0c16_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@585e50e6_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14300450_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95befd5_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797c3dfa_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b8fb31_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae92707_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31420fd8_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de70823_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d777c2_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3778450b_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275c4c28_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299931d2_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55afe456_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff3d105_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c4f658_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edba842_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5739f163_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216755a4_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2254d9_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572b0031_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61109505_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55741eae_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8f6a2b_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6304fd9f_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e449b7_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2d7211_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e966b4_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcd13c9_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bec74f3_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9224cb_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567c5eb_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abcc77e_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/eth_frame_fifo_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2eed58e1"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c211c386"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="81163b8c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="18fbe860"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1bbe5e64"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
