
*** Running vivado
    with args -log gig_ethernet_pcs_pma_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gig_ethernet_pcs_pma_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source gig_ethernet_pcs_pma_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1459.086 ; gain = 157.973
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: gig_ethernet_pcs_pma_0
Command: synth_design -top gig_ethernet_pcs_pma_0 -part xc7a200tfbg676-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14192
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.844 ; gain = 410.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd:173]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:96' bound to instance 'U0' of component 'gig_ethernet_pcs_pma_0_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd:260]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:172]
WARNING: [Synth 8-5640] Port 's_axi_aclk' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_resetn' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_awaddr' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_awvalid' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_awready' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_wdata' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_wvalid' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_wready' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_bresp' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_bvalid' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_bready' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_araddr' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_arvalid' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_arready' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_rdata' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_rresp' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_rvalid' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
WARNING: [Synth 8-5640] Port 's_axi_rready' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:283]
	Parameter C_ELABORATION_TRANSIENT_DIR bound to: BlankString - type: string 
	Parameter C_COMPONENT_NAME bound to: gig_ethernet_pcs_pma_0 - type: string 
	Parameter C_RX_GMII_CLK bound to: TXOUTCLK - type: string 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_IS_SGMII bound to: 0 - type: bool 
	Parameter C_USE_TRANSCEIVER bound to: 1 - type: bool 
	Parameter C_HAS_TEMAC bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 0 - type: bool 
	Parameter C_HAS_AN bound to: 1 - type: bool 
	Parameter C_HAS_MDIO bound to: 1 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_SGMII_FABRIC_BUFFER bound to: 1 - type: bool 
	Parameter C_2_5G bound to: 0 - type: bool 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter B_SHIFTER_ADDR bound to: 10'b0101010000 
	Parameter GT_RX_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_v16_2_12' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/hdl/gig_ethernet_pcs_pma_v16_2_rfs.vhd:18735' bound to instance 'gig_ethernet_pcs_pma_0_core' of component 'gig_ethernet_pcs_pma_v16_2_12' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:462]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_transceiver' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:69' bound to instance 'transceiver_inst' of component 'gig_ethernet_pcs_pma_0_transceiver' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:573]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_transceiver' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:164]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_block_data_valid' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:431]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:80]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:123]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:133]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:143]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:153]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.vhd:70' bound to instance 'reset_wtd_timer' of component 'gig_ethernet_pcs_pma_0_reset_wtd_timer' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:438]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.vhd:81]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'reclock_encommaalign' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:462]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:79]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:108]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:119]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:130]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:141]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:152]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:79]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'reclock_txreset' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:471]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'reclock_rxreset' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:480]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_GTWIZARD' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.vhd:74' bound to instance 'gtwizard_inst' of component 'gig_ethernet_pcs_pma_0_GTWIZARD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:670]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.vhd:211]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:75' bound to instance 'U0' of component 'gig_ethernet_pcs_pma_0_GTWIZARD_init' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.vhd:359]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:218]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:74' bound to instance 'gtwizard_i' of component 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:515]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:208]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TXSYNC_OVRD_IN bound to: 1'b0 
	Parameter TXSYNC_MULTILANE_IN bound to: 1'b0 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:72' bound to instance 'gt0_GTWIZARD_i' of component 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:393]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:202]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 20'b00000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CFOK_CFG bound to: 44'b01001001000000000000000001000000111010000000 
	Parameter CFOK_CFG2 bound to: 7'b0100000 
	Parameter CFOK_CFG3 bound to: 7'b0100000 
	Parameter CFOK_CFG4 bound to: 1'b0 
	Parameter CFOK_CFG5 bound to: 4'b0000 
	Parameter CFOK_CFG6 bound to: 4'b0000 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_COMMON_SWING bound to: 1'b0 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 36 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 33 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0001010000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0010110101 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000010000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter LOOPBACK_CFG bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_LOOPBACK_CFG bound to: 1'b0 
	Parameter PMA_RSV bound to: 32'b00000000000000000000001100110011 
	Parameter PMA_RSV2 bound to: 32'b00000000000000000010000001000000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 4'b0000 
	Parameter PMA_RSV5 bound to: 1'b0 
	Parameter PMA_RSV6 bound to: 1'b0 
	Parameter PMA_RSV7 bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 8 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 84'b000000000000000000010000011111111110000100000110000000000001000001000001000000010000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b001001 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPMRESET_TIME bound to: 7'b0001111 
	Parameter RXLPM_BIAS_STARTUP_DISABLE bound to: 1'b0 
	Parameter RXLPM_CFG bound to: 4'b0110 
	Parameter RXLPM_CFG1 bound to: 1'b0 
	Parameter RXLPM_CM_CFG bound to: 1'b0 
	Parameter RXLPM_GC_CFG bound to: 9'b111100010 
	Parameter RXLPM_GC_CFG2 bound to: 3'b001 
	Parameter RXLPM_HF_CFG bound to: 14'b00001111110000 
	Parameter RXLPM_HF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_HF_CFG3 bound to: 4'b0000 
	Parameter RXLPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXLPM_INCM_CFG bound to: 1'b1 
	Parameter RXLPM_IPCM_CFG bound to: 1'b0 
	Parameter RXLPM_LF_CFG bound to: 18'b000000001111110000 
	Parameter RXLPM_LF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_OSINT_CFG bound to: 3'b100 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b110000000000000000000010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 3'b000 
	Parameter RXPI_CFG1 bound to: 1'b1 
	Parameter RXPI_CFG2 bound to: 1'b1 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_BIAS_CFG bound to: 16'b0000111100110011 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SATA_PLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOOB_CFG bound to: 1'b0 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GREY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtpe2_i' to cell 'GTPE2_CHANNEL' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:334]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:69' bound to instance 'gtrxreset_seq_i' of component 'gig_ethernet_pcs_pma_0_GTWIZARD_gtrxreset_seq' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:991]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:87]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'sync_gtrxreset_in' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:151]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rxpmaresetdone' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:159]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'sync_rst_sync' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:167]
INFO: [Synth 8-226] default block is never used [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:217]
INFO: [Synth 8-226] default block is never used [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:87]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.vhd:69' bound to instance 'rxpmarst_seq_i' of component 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:1084]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.vhd:88]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_RXPMARESETDONE' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.vhd:145]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'sync_rxpmareset_in' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.vhd:162]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync__parameterized2' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:79]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:108]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:119]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:130]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:141]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:152]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync__parameterized2' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:79]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'sync_rst_sync' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:208]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_PLL0_USED bound to: 1 - type: bool 
	Parameter RX_PLL0_USED bound to: 1 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:77' bound to instance 'gt0_txresetfsm_i' of component 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:666]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:124]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_run_phase_alignment_int' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:291]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_tx_fsm_reset_done_int' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:299]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_TXRESETDONE' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:316]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_time_out_wait_bypass' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:324]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_mmcm_lock_reclocked' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:332]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_PLL0LOCK' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:353]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:124]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_PLL0_USED bound to: 1 - type: bool 
	Parameter RX_PLL0_USED bound to: 1 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:77' bound to instance 'gt0_rxresetfsm_i' of component 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:705]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:129]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync1_rx' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:288]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync2_rx' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:299]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_pmaresetdone_fallingedge_detect' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:321]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rxpmaresetdone_1' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:329]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rxpmaresetdone_rx_s' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:336]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rxpmaresetdone' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:344]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_run_phase_alignment_int' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:456]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rx_fsm_reset_done_int' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:464]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_RXRESETDONE' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:481]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_time_out_wait_bypass' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:489]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_mmcm_lock_reclocked' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:497]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_data_valid' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:505]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_pll0lock' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_transceiver' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:164]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_block_tx_reset_done' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:671]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_block_rx_reset_done' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:678]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_block' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element pll0lock_prev_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:346]
WARNING: [Synth 8-6014] Unused sequential element pll1lock_prev_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:347]
WARNING: [Synth 8-6014] Unused sequential element pll0lock_ris_edge_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:367]
WARNING: [Synth 8-6014] Unused sequential element pll1lock_ris_edge_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:382]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:400]
WARNING: [Synth 8-6014] Unused sequential element pll0lock_prev_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element pll1lock_prev_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:520]
WARNING: [Synth 8-6014] Unused sequential element pll0lock_ris_edge_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:538]
WARNING: [Synth 8-6014] Unused sequential element pll1lock_ris_edge_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:553]
WARNING: [Synth 8-6014] Unused sequential element refclk_stable_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:586]
WARNING: [Synth 8-6014] Unused sequential element refclk_stable_count_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:585]
WARNING: [Synth 8-6014] Unused sequential element mmcm_reset_i_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:632]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:636]
WARNING: [Synth 8-7129] Port PLL0REFCLKLOST in module gig_ethernet_pcs_pma_0_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLL1REFCLKLOST in module gig_ethernet_pcs_pma_0_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLL1LOCK in module gig_ethernet_pcs_pma_0_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLL1REFCLKLOST in module gig_ethernet_pcs_pma_0_TX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLL1LOCK in module gig_ethernet_pcs_pma_0_TX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_rxusrclk_in in module gig_ethernet_pcs_pma_0_GTWIZARD_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_rxusrclk2_in in module gig_ethernet_pcs_pma_0_GTWIZARD_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtrefclk in module gig_ethernet_pcs_pma_0_transceiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXRUNDISP in module RX is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXBUFSTATUS[0] in module RX is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXBUFSTATUS[0] in module SYNCHRONISE is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXBUFSTATUS[0] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[15] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[11] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[10] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[7] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[5] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[4] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[3] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[2] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_ADV_ABILITY[1] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_NP_TX[15] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port MR_NP_TX[12] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[9] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[8] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[7] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[6] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[5] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[4] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[3] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[2] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[1] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_BASEX[0] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[9] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[8] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[7] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[6] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[5] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[4] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[3] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[2] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[1] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port LINK_TIMER_SGMII[0] in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port BASEX_OR_SGMII in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port RESET_DONE in module AUTO_NEG is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awready in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wready in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[1] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[0] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bvalid in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arready in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[31] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[30] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[29] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[28] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[27] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[26] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[25] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[24] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[23] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[22] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[21] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[20] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[19] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[18] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[17] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[16] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[15] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[14] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[13] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[12] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[11] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[10] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[9] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[8] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[7] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[6] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[5] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[4] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[3] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[2] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[1] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[0] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[1] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[0] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rvalid in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[15] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[14] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[13] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[12] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[11] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[10] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[9] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[8] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[7] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[6] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[5] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[4] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[3] in module MANAGEMENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_GT_NOMINAL_LATENCY[2] in module MANAGEMENT is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2481.598 ; gain = 546.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2499.492 ; gain = 564.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2499.492 ; gain = 564.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2511.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'U0'
Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gig_ethernet_pcs_pma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gig_ethernet_pcs_pma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.runs/gig_ethernet_pcs_pma_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.runs/gig_ethernet_pcs_pma_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2614.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 214 instances were transformed.
  FD => FDRE: 150 instances
  FDP => FDPE: 62 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2614.820 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.runs/gig_ethernet_pcs_pma_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'MDIO_INTERFACE'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SYNCHRONISE'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.TX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        idle_or_preamble |                      00000010000 |                             0000
          wait_for_start |                      00001000000 |                             0001
                opcode_1 |                      00000001000 |                             0010
                opcode_2 |                      00000000001 |                             0011
                ld_phyad |                      00000000010 |                             0100
                ld_regad |                      00000000100 |                             0101
                    ta_1 |                      10000000000 |                             0110
                    ta_2 |                      00010000000 |                             0111
                  data_1 |                      00100000000 |                             1000
                  data_2 |                      01000000000 |                             1001
                  data_3 |                      00000100000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'MDIO_INTERFACE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                    0000000000100 |                             0000
          comma_detect_1 |                    0010000000000 |                             0001
           aquire_sync_1 |                    0000000010000 |                             0010
          comma_detect_2 |                    0000000000001 |                             0011
           aquire_sync_2 |                    0000000000010 |                             0100
          comma_detect_3 |                    0000000001000 |                             0101
         sync_acquired_1 |                    1000000000000 |                             0110
         sync_acquired_2 |                    0001000000000 |                             0111
        sync_acquired_2a |                    0100000000000 |                             1000
         sync_acquired_3 |                    0000001000000 |                             1001
        sync_acquired_3a |                    0000100000000 |                             1010
         sync_acquired_4 |                    0000010000000 |                             1011
        sync_acquired_4a |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000010 |                              000
                  drp_rd |                         10000000 |                              001
            wait_rd_data |                         01000000 |                              010
                   wr_16 |                         00100000 |                              011
           wait_wr_done1 |                         00010000 |                              100
           wait_pmareset |                         00001000 |                              101
                   wr_20 |                         00000100 |                              110
           wait_wr_done2 |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000010000 |                             0000
                  drp_rd |                        000100000 |                             0001
            wait_rd_data |                        000001000 |                             0010
                   wr_16 |                        000000001 |                             0011
           wait_wr_done1 |                        000000010 |                             0100
           wait_pmareset |                        000000100 |                             0101
                   wr_20 |                        100000000 |                             0110
           wait_wr_done2 |                        001000000 |                             0111
       wait_rxpmarst_low |                        010000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
       wait_for_txoutclk |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_txusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
          reset_fsm_done |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
    verify_recclk_stable |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_rxusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
      monitor_data_valid |                             1001 |                             1001
                fsm_done |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               16 Bit    Registers := 18    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 282   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 17    
	   3 Input   16 Bit        Muxes := 2     
	  17 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 1     
	   9 Input   16 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 18    
	   3 Input   12 Bit        Muxes := 1     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 8     
	   8 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 14    
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 12    
	   4 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 103   
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 18    
	   5 Input    1 Bit        Muxes := 2     
	  15 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 4     
	   9 Input    1 Bit        Muxes := 5     
	  11 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_2_12.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_2_12.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg2) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg3) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg4) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg5) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg6) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync1) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync2) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync3) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync4) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync5) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync6) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync1) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync2) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync3) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync4) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync5) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[8]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[6]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[4]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[3]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[2]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg1) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg2) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg3) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg4) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg5) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg6) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg1) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg2) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg3) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg4) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg5) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg6) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_sync1_rx) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_sync2_rx) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                   | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gig_ethernet_pcs_pma_v16_2_12 | gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7] | 5      | 8     | NO           | NO                 | NO                | 8      | 0       | 
+------------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |CARRY4        |    51|
|2     |GTPE2_CHANNEL |     1|
|3     |LUT1          |    29|
|4     |LUT2          |    94|
|5     |LUT3          |   162|
|6     |LUT4          |   146|
|7     |LUT5          |   135|
|8     |LUT6          |   168|
|9     |MUXF7         |     1|
|10    |SRL16         |     2|
|11    |SRL16E        |     8|
|12    |FD            |   120|
|13    |FDCE          |    46|
|14    |FDP           |    48|
|15    |FDPE          |     5|
|16    |FDRE          |   781|
|17    |FDSE          |    50|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2614.820 ; gain = 679.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 375 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 2614.820 ; gain = 564.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2614.820 ; gain = 679.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2614.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2614.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 170 instances were transformed.
  FD => FDRE: 120 instances
  FDP => FDPE: 48 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: 7c7b3398
INFO: [Common 17-83] Releasing license: Synthesis
185 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2614.820 ; gain = 1120.660
INFO: [Common 17-1381] The checkpoint 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.runs/gig_ethernet_pcs_pma_0_synth_1/gig_ethernet_pcs_pma_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP gig_ethernet_pcs_pma_0, cache-ID = 71b5e5886b336901
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.runs/gig_ethernet_pcs_pma_0_synth_1/gig_ethernet_pcs_pma_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gig_ethernet_pcs_pma_0_utilization_synth.rpt -pb gig_ethernet_pcs_pma_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 20 09:55:09 2023...
