Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 19 19:06:27 2018
| Host         : ice-x230 running 64-bit AOSC OS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: iwKey (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: iwSw[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mDisplayDriver/mClockDivider/orNewClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/mPc/orPc_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/rInstruction_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/rInstruction_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/rInstruction_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/rInstruction_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/rInstruction_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/rInstruction_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/rInstruction_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/rInstruction_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/rInstruction_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mIceRiscRV/mMainControlUnit/rInstruction_reg[6]/Q (HIGH)

 There are 5217 register/latch pins with no clock driven by root clock pin: mKeyDebouncer/orKeyOut_reg_C/Q (HIGH)

 There are 5217 register/latch pins with no clock driven by root clock pin: mKeyDebouncer/orKeyOut_reg_LDC/Q (HIGH)

 There are 5217 register/latch pins with no clock driven by root clock pin: mKeyDebouncer/orKeyOut_reg_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11561 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.297        0.000                      0                   99        0.215        0.000                      0                   99        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk100M  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M             5.297        0.000                      0                   99        0.215        0.000                      0                   99        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :            0  Failing Endpoints,  Worst Slack        5.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.076ns (23.001%)  route 3.602ns (76.999%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.619     5.140    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  mDisplayDriver/mClockDivider/rCounter_reg[6]/Q
                         net (fo=2, routed)           1.000     6.596    mDisplayDriver/mClockDivider/rCounter[6]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.720 r  mDisplayDriver/mClockDivider/orNewClk_i_7/O
                         net (fo=2, routed)           0.274     6.994    mDisplayDriver/mClockDivider/orNewClk_i_7_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.118 r  mDisplayDriver/mClockDivider/rCounter[31]_i_6/O
                         net (fo=1, routed)           0.289     7.408    mDisplayDriver/mClockDivider/rCounter[31]_i_6_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  mDisplayDriver/mClockDivider/rCounter[31]_i_5/O
                         net (fo=1, routed)           0.459     7.990    mDisplayDriver/mClockDivider/rCounter[31]_i_5_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.114 r  mDisplayDriver/mClockDivider/rCounter[31]_i_2/O
                         net (fo=32, routed)          1.580     9.694    mDisplayDriver/mClockDivider/rCounter[31]_i_2_n_0
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.818 r  mDisplayDriver/mClockDivider/rCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.818    mDisplayDriver/mClockDivider/rCounter_0[2]
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.504    14.845    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.031    15.115    mDisplayDriver/mClockDivider/rCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.106ns (23.491%)  route 3.602ns (76.509%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.619     5.140    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  mDisplayDriver/mClockDivider/rCounter_reg[6]/Q
                         net (fo=2, routed)           1.000     6.596    mDisplayDriver/mClockDivider/rCounter[6]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.720 r  mDisplayDriver/mClockDivider/orNewClk_i_7/O
                         net (fo=2, routed)           0.274     6.994    mDisplayDriver/mClockDivider/orNewClk_i_7_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.118 r  mDisplayDriver/mClockDivider/rCounter[31]_i_6/O
                         net (fo=1, routed)           0.289     7.408    mDisplayDriver/mClockDivider/rCounter[31]_i_6_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  mDisplayDriver/mClockDivider/rCounter[31]_i_5/O
                         net (fo=1, routed)           0.459     7.990    mDisplayDriver/mClockDivider/rCounter[31]_i_5_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.114 r  mDisplayDriver/mClockDivider/rCounter[31]_i_2/O
                         net (fo=32, routed)          1.580     9.694    mDisplayDriver/mClockDivider/rCounter[31]_i_2_n_0
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.154     9.848 r  mDisplayDriver/mClockDivider/rCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.848    mDisplayDriver/mClockDivider/rCounter_0[3]
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.504    14.845    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.075    15.159    mDisplayDriver/mClockDivider/rCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 mKeyDebouncer/rCountHigh_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mKeyDebouncer/orKeyOut_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.952ns (21.866%)  route 3.402ns (78.134%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.633     5.154    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  mKeyDebouncer/rCountHigh_reg[19]/Q
                         net (fo=2, routed)           0.679     6.289    mKeyDebouncer/rCountHigh_reg[19]
    SLICE_X1Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.413 f  mKeyDebouncer/i__i_14/O
                         net (fo=1, routed)           0.634     7.048    mKeyDebouncer/i__i_14_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  mKeyDebouncer/i__i_8/O
                         net (fo=1, routed)           0.807     7.979    mKeyDebouncer/i__i_8_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  mKeyDebouncer/i__i_3/O
                         net (fo=1, routed)           0.789     8.892    mKeyDebouncer/i__i_3_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.016 r  mKeyDebouncer/orKeyOut_reg/i_/O
                         net (fo=2, routed)           0.492     9.508    mKeyDebouncer/orKeyOut_reg/i__n_0
    SLICE_X3Y21          FDCE                                         r  mKeyDebouncer/orKeyOut_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.507    14.848    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  mKeyDebouncer/orKeyOut_reg_C/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)       -0.067    15.020    mKeyDebouncer/orKeyOut_reg_C
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.076ns (25.047%)  route 3.220ns (74.953%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.619     5.140    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  mDisplayDriver/mClockDivider/rCounter_reg[6]/Q
                         net (fo=2, routed)           1.000     6.596    mDisplayDriver/mClockDivider/rCounter[6]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.720 r  mDisplayDriver/mClockDivider/orNewClk_i_7/O
                         net (fo=2, routed)           0.274     6.994    mDisplayDriver/mClockDivider/orNewClk_i_7_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.118 r  mDisplayDriver/mClockDivider/rCounter[31]_i_6/O
                         net (fo=1, routed)           0.289     7.408    mDisplayDriver/mClockDivider/rCounter[31]_i_6_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  mDisplayDriver/mClockDivider/rCounter[31]_i_5/O
                         net (fo=1, routed)           0.459     7.990    mDisplayDriver/mClockDivider/rCounter[31]_i_5_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.114 r  mDisplayDriver/mClockDivider/rCounter[31]_i_2/O
                         net (fo=32, routed)          1.198     9.312    mDisplayDriver/mClockDivider/rCounter[31]_i_2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.436 r  mDisplayDriver/mClockDivider/rCounter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.436    mDisplayDriver/mClockDivider/rCounter_0[8]
    SLICE_X62Y24         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.502    14.843    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.029    15.097    mDisplayDriver/mClockDivider/rCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.102ns (25.498%)  route 3.220ns (74.502%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.619     5.140    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  mDisplayDriver/mClockDivider/rCounter_reg[6]/Q
                         net (fo=2, routed)           1.000     6.596    mDisplayDriver/mClockDivider/rCounter[6]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.720 r  mDisplayDriver/mClockDivider/orNewClk_i_7/O
                         net (fo=2, routed)           0.274     6.994    mDisplayDriver/mClockDivider/orNewClk_i_7_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.118 r  mDisplayDriver/mClockDivider/rCounter[31]_i_6/O
                         net (fo=1, routed)           0.289     7.408    mDisplayDriver/mClockDivider/rCounter[31]_i_6_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  mDisplayDriver/mClockDivider/rCounter[31]_i_5/O
                         net (fo=1, routed)           0.459     7.990    mDisplayDriver/mClockDivider/rCounter[31]_i_5_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.114 r  mDisplayDriver/mClockDivider/rCounter[31]_i_2/O
                         net (fo=32, routed)          1.198     9.312    mDisplayDriver/mClockDivider/rCounter[31]_i_2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.150     9.462 r  mDisplayDriver/mClockDivider/rCounter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.462    mDisplayDriver/mClockDivider/rCounter_0[9]
    SLICE_X62Y24         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.502    14.843    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.075    15.143    mDisplayDriver/mClockDivider/rCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.076ns (25.157%)  route 3.201ns (74.843%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.619     5.140    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  mDisplayDriver/mClockDivider/rCounter_reg[6]/Q
                         net (fo=2, routed)           1.000     6.596    mDisplayDriver/mClockDivider/rCounter[6]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.720 r  mDisplayDriver/mClockDivider/orNewClk_i_7/O
                         net (fo=2, routed)           0.274     6.994    mDisplayDriver/mClockDivider/orNewClk_i_7_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.118 r  mDisplayDriver/mClockDivider/rCounter[31]_i_6/O
                         net (fo=1, routed)           0.289     7.408    mDisplayDriver/mClockDivider/rCounter[31]_i_6_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  mDisplayDriver/mClockDivider/rCounter[31]_i_5/O
                         net (fo=1, routed)           0.459     7.990    mDisplayDriver/mClockDivider/rCounter[31]_i_5_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.114 r  mDisplayDriver/mClockDivider/rCounter[31]_i_2/O
                         net (fo=32, routed)          1.179     9.293    mDisplayDriver/mClockDivider/rCounter[31]_i_2_n_0
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.417 r  mDisplayDriver/mClockDivider/rCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.417    mDisplayDriver/mClockDivider/rCounter_0[1]
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.504    14.845    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.031    15.115    mDisplayDriver/mClockDivider/rCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.076ns (25.181%)  route 3.197ns (74.819%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.619     5.140    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  mDisplayDriver/mClockDivider/rCounter_reg[6]/Q
                         net (fo=2, routed)           1.000     6.596    mDisplayDriver/mClockDivider/rCounter[6]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.720 r  mDisplayDriver/mClockDivider/orNewClk_i_7/O
                         net (fo=2, routed)           0.274     6.994    mDisplayDriver/mClockDivider/orNewClk_i_7_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.118 r  mDisplayDriver/mClockDivider/rCounter[31]_i_6/O
                         net (fo=1, routed)           0.289     7.408    mDisplayDriver/mClockDivider/rCounter[31]_i_6_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  mDisplayDriver/mClockDivider/rCounter[31]_i_5/O
                         net (fo=1, routed)           0.459     7.990    mDisplayDriver/mClockDivider/rCounter[31]_i_5_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.114 r  mDisplayDriver/mClockDivider/rCounter[31]_i_2/O
                         net (fo=32, routed)          1.175     9.289    mDisplayDriver/mClockDivider/rCounter[31]_i_2_n_0
    SLICE_X61Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.413 r  mDisplayDriver/mClockDivider/rCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.413    mDisplayDriver/mClockDivider/rCounter[0]_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.504    14.845    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.029    15.113    mDisplayDriver/mClockDivider/rCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.071ns (25.070%)  route 3.201ns (74.930%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.619     5.140    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  mDisplayDriver/mClockDivider/rCounter_reg[6]/Q
                         net (fo=2, routed)           1.000     6.596    mDisplayDriver/mClockDivider/rCounter[6]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.720 r  mDisplayDriver/mClockDivider/orNewClk_i_7/O
                         net (fo=2, routed)           0.274     6.994    mDisplayDriver/mClockDivider/orNewClk_i_7_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.118 r  mDisplayDriver/mClockDivider/rCounter[31]_i_6/O
                         net (fo=1, routed)           0.289     7.408    mDisplayDriver/mClockDivider/rCounter[31]_i_6_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  mDisplayDriver/mClockDivider/rCounter[31]_i_5/O
                         net (fo=1, routed)           0.459     7.990    mDisplayDriver/mClockDivider/rCounter[31]_i_5_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.114 r  mDisplayDriver/mClockDivider/rCounter[31]_i_2/O
                         net (fo=32, routed)          1.179     9.293    mDisplayDriver/mClockDivider/rCounter[31]_i_2_n_0
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.119     9.412 r  mDisplayDriver/mClockDivider/rCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.412    mDisplayDriver/mClockDivider/rCounter_0[5]
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.504    14.845    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[5]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.075    15.159    mDisplayDriver/mClockDivider/rCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.070ns (25.075%)  route 3.197ns (74.925%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.619     5.140    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  mDisplayDriver/mClockDivider/rCounter_reg[6]/Q
                         net (fo=2, routed)           1.000     6.596    mDisplayDriver/mClockDivider/rCounter[6]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.720 r  mDisplayDriver/mClockDivider/orNewClk_i_7/O
                         net (fo=2, routed)           0.274     6.994    mDisplayDriver/mClockDivider/orNewClk_i_7_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.118 r  mDisplayDriver/mClockDivider/rCounter[31]_i_6/O
                         net (fo=1, routed)           0.289     7.408    mDisplayDriver/mClockDivider/rCounter[31]_i_6_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  mDisplayDriver/mClockDivider/rCounter[31]_i_5/O
                         net (fo=1, routed)           0.459     7.990    mDisplayDriver/mClockDivider/rCounter[31]_i_5_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.114 r  mDisplayDriver/mClockDivider/rCounter[31]_i_2/O
                         net (fo=32, routed)          1.175     9.289    mDisplayDriver/mClockDivider/rCounter[31]_i_2_n_0
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.118     9.407 r  mDisplayDriver/mClockDivider/rCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.407    mDisplayDriver/mClockDivider/rCounter_0[4]
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.504    14.845    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[4]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.075    15.159    mDisplayDriver/mClockDivider/rCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 1.076ns (25.796%)  route 3.095ns (74.204%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.619     5.140    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  mDisplayDriver/mClockDivider/rCounter_reg[6]/Q
                         net (fo=2, routed)           1.000     6.596    mDisplayDriver/mClockDivider/rCounter[6]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.720 r  mDisplayDriver/mClockDivider/orNewClk_i_7/O
                         net (fo=2, routed)           0.274     6.994    mDisplayDriver/mClockDivider/orNewClk_i_7_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.118 r  mDisplayDriver/mClockDivider/rCounter[31]_i_6/O
                         net (fo=1, routed)           0.289     7.408    mDisplayDriver/mClockDivider/rCounter[31]_i_6_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  mDisplayDriver/mClockDivider/rCounter[31]_i_5/O
                         net (fo=1, routed)           0.459     7.990    mDisplayDriver/mClockDivider/rCounter[31]_i_5_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.114 r  mDisplayDriver/mClockDivider/rCounter[31]_i_2/O
                         net (fo=32, routed)          1.073     9.188    mDisplayDriver/mClockDivider/rCounter[31]_i_2_n_0
    SLICE_X61Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.312 r  mDisplayDriver/mClockDivider/rCounter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.312    mDisplayDriver/mClockDivider/rCounter_0[15]
    SLICE_X61Y25         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.501    14.842    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[15]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.031    15.098    mDisplayDriver/mClockDivider/rCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mDisplayDriver/mClockDivider/orNewClk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/orNewClk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.582     1.465    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  mDisplayDriver/mClockDivider/orNewClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  mDisplayDriver/mClockDivider/orNewClk_reg/Q
                         net (fo=3, routed)           0.120     1.726    mDisplayDriver/mClockDivider/CLK
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  mDisplayDriver/mClockDivider/orNewClk_i_1/O
                         net (fo=1, routed)           0.000     1.771    mDisplayDriver/mClockDivider/orNewClk_i_1_n_0
    SLICE_X61Y26         FDCE                                         r  mDisplayDriver/mClockDivider/orNewClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.849     1.976    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  mDisplayDriver/mClockDivider/orNewClk_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.091     1.556    mDisplayDriver/mClockDivider/orNewClk_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.584     1.467    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  mDisplayDriver/mClockDivider/rCounter_reg[0]/Q
                         net (fo=4, routed)           0.179     1.787    mDisplayDriver/mClockDivider/rCounter[0]
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  mDisplayDriver/mClockDivider/rCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    mDisplayDriver/mClockDivider/rCounter[0]_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     1.978    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[0]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.091     1.558    mDisplayDriver/mClockDivider/rCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 mKeyDebouncer/orKeyOut_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mKeyDebouncer/orKeyOut_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.583     1.466    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X4Y21          FDPE                                         r  mKeyDebouncer/orKeyOut_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  mKeyDebouncer/orKeyOut_reg_P/Q
                         net (fo=2, routed)           0.186     1.793    mKeyDebouncer/orKeyOut_reg_P_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  mKeyDebouncer/orKeyOut_reg/i_/O
                         net (fo=2, routed)           0.000     1.838    mKeyDebouncer/orKeyOut_reg/i__n_0
    SLICE_X4Y21          FDPE                                         r  mKeyDebouncer/orKeyOut_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.852     1.979    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X4Y21          FDPE                                         r  mKeyDebouncer/orKeyOut_reg_P/C
                         clock pessimism             -0.513     1.466    
    SLICE_X4Y21          FDPE (Hold_fdpe_C_D)         0.091     1.557    mKeyDebouncer/orKeyOut_reg_P
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 mKeyDebouncer/rCountLow_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mKeyDebouncer/rCountLow_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591     1.474    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  mKeyDebouncer/rCountLow_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  mKeyDebouncer/rCountLow_reg[3]/Q
                         net (fo=2, routed)           0.172     1.787    mKeyDebouncer/rCountLow_reg[3]
    SLICE_X4Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  mKeyDebouncer/rCountLow[0]_i_3/O
                         net (fo=1, routed)           0.000     1.832    mKeyDebouncer/rCountLow[0]_i_3_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  mKeyDebouncer/rCountLow_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    mKeyDebouncer/rCountLow_reg[0]_i_1_n_4
    SLICE_X4Y11          FDCE                                         r  mKeyDebouncer/rCountLow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.862     1.989    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  mKeyDebouncer/rCountLow_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.105     1.579    mKeyDebouncer/rCountLow_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 mKeyDebouncer/rCountHigh_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mKeyDebouncer/rCountHigh_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.592     1.475    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  mKeyDebouncer/rCountHigh_reg[11]/Q
                         net (fo=2, routed)           0.172     1.788    mKeyDebouncer/rCountHigh_reg[11]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  mKeyDebouncer/rCountHigh[8]_i_2/O
                         net (fo=1, routed)           0.000     1.833    mKeyDebouncer/rCountHigh[8]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  mKeyDebouncer/rCountHigh_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    mKeyDebouncer/rCountHigh_reg[8]_i_1_n_4
    SLICE_X0Y12          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.862     1.989    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    mKeyDebouncer/rCountHigh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 mKeyDebouncer/rCountLow_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mKeyDebouncer/rCountLow_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  mKeyDebouncer/rCountLow_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  mKeyDebouncer/rCountLow_reg[19]/Q
                         net (fo=2, routed)           0.172     1.785    mKeyDebouncer/rCountLow_reg[19]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  mKeyDebouncer/rCountLow[16]_i_2/O
                         net (fo=1, routed)           0.000     1.830    mKeyDebouncer/rCountLow[16]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  mKeyDebouncer/rCountLow_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    mKeyDebouncer/rCountLow_reg[16]_i_1_n_4
    SLICE_X4Y15          FDCE                                         r  mKeyDebouncer/rCountLow_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.985    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  mKeyDebouncer/rCountLow_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.105     1.577    mKeyDebouncer/rCountLow_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 mKeyDebouncer/rCountLow_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mKeyDebouncer/rCountLow_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.470    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  mKeyDebouncer/rCountLow_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  mKeyDebouncer/rCountLow_reg[27]/Q
                         net (fo=2, routed)           0.172     1.783    mKeyDebouncer/rCountLow_reg[27]
    SLICE_X4Y17          LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  mKeyDebouncer/rCountLow[24]_i_2/O
                         net (fo=1, routed)           0.000     1.828    mKeyDebouncer/rCountLow[24]_i_2_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.891 r  mKeyDebouncer/rCountLow_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    mKeyDebouncer/rCountLow_reg[24]_i_1_n_4
    SLICE_X4Y17          FDCE                                         r  mKeyDebouncer/rCountLow_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.983    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  mKeyDebouncer/rCountLow_reg[27]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X4Y17          FDCE (Hold_fdce_C_D)         0.105     1.575    mKeyDebouncer/rCountLow_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 mKeyDebouncer/rCountHigh_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mKeyDebouncer/rCountHigh_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591     1.474    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  mKeyDebouncer/rCountHigh_reg[15]/Q
                         net (fo=2, routed)           0.172     1.787    mKeyDebouncer/rCountHigh_reg[15]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  mKeyDebouncer/rCountHigh[12]_i_2/O
                         net (fo=1, routed)           0.000     1.832    mKeyDebouncer/rCountHigh[12]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  mKeyDebouncer/rCountHigh_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    mKeyDebouncer/rCountHigh_reg[12]_i_1_n_4
    SLICE_X0Y13          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     1.988    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    mKeyDebouncer/rCountHigh_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 mKeyDebouncer/rCountHigh_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mKeyDebouncer/rCountHigh_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591     1.474    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  mKeyDebouncer/rCountHigh_reg[19]/Q
                         net (fo=2, routed)           0.172     1.787    mKeyDebouncer/rCountHigh_reg[19]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  mKeyDebouncer/rCountHigh[16]_i_2/O
                         net (fo=1, routed)           0.000     1.832    mKeyDebouncer/rCountHigh[16]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  mKeyDebouncer/rCountHigh_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    mKeyDebouncer/rCountHigh_reg[16]_i_1_n_4
    SLICE_X0Y14          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     1.988    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    mKeyDebouncer/rCountHigh_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 mKeyDebouncer/rCountHigh_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mKeyDebouncer/rCountHigh_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.473    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mKeyDebouncer/rCountHigh_reg[27]/Q
                         net (fo=2, routed)           0.172     1.786    mKeyDebouncer/rCountHigh_reg[27]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  mKeyDebouncer/rCountHigh[24]_i_2/O
                         net (fo=1, routed)           0.000     1.831    mKeyDebouncer/rCountHigh[24]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  mKeyDebouncer/rCountHigh_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    mKeyDebouncer/rCountHigh_reg[24]_i_1_n_4
    SLICE_X0Y16          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.986    mKeyDebouncer/iwClk100M_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  mKeyDebouncer/rCountHigh_reg[27]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    mKeyDebouncer/rCountHigh_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iwClk100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  iwClk100M_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   mDisplayDriver/mClockDivider/orNewClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    mKeyDebouncer/rCountLow_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    mKeyDebouncer/rCountLow_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    mKeyDebouncer/rCountLow_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    mKeyDebouncer/rCountLow_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    mKeyDebouncer/rCountLow_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    mKeyDebouncer/rCountLow_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    mKeyDebouncer/rCountLow_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    mKeyDebouncer/rCountLow_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   mDisplayDriver/mClockDivider/orNewClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    mKeyDebouncer/rCountLow_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    mKeyDebouncer/rCountLow_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    mKeyDebouncer/rCountLow_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    mKeyDebouncer/rCountLow_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    mKeyDebouncer/rCountLow_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    mKeyDebouncer/rCountLow_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    mKeyDebouncer/rCountLow_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    mKeyDebouncer/rCountLow_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    mKeyDebouncer/rCountLow_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   mDisplayDriver/mClockDivider/orNewClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    mKeyDebouncer/rCountLow_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    mKeyDebouncer/rCountLow_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   mDisplayDriver/mClockDivider/rCounter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   mDisplayDriver/mClockDivider/rCounter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   mDisplayDriver/mClockDivider/rCounter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   mDisplayDriver/mClockDivider/rCounter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   mDisplayDriver/mClockDivider/rCounter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   mDisplayDriver/mClockDivider/rCounter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   mDisplayDriver/mClockDivider/rCounter_reg[12]/C



