<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Ordna\Downloads\FPGA_GOWIN\Semaforo\impl\gwsynthesis\Semaforo.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Ordna\Downloads\FPGA_GOWIN\Semaforo\src\Semmaforo.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Ordna\Downloads\FPGA_GOWIN\Semaforo\src\Semaforo.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov  1 13:40:33 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>97</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>90</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>37</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">67.106(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-156.675</td>
<td>37</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.902</td>
<td>limite_24_s0/Q</td>
<td>conta_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.502</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.902</td>
<td>limite_24_s0/Q</td>
<td>conta_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.502</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.897</td>
<td>limite_24_s0/Q</td>
<td>conta_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.497</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.865</td>
<td>limite_24_s0/Q</td>
<td>conta_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.465</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.812</td>
<td>limite_24_s0/Q</td>
<td>conta_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.807</td>
<td>limite_24_s0/Q</td>
<td>conta_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.407</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.806</td>
<td>limite_24_s0/Q</td>
<td>conta_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.406</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.795</td>
<td>limite_24_s0/Q</td>
<td>conta_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.395</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.795</td>
<td>limite_24_s0/Q</td>
<td>conta_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.395</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.795</td>
<td>limite_24_s0/Q</td>
<td>conta_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.395</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.789</td>
<td>limite_24_s0/Q</td>
<td>conta_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.389</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.789</td>
<td>limite_24_s0/Q</td>
<td>conta_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.389</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.758</td>
<td>limite_24_s0/Q</td>
<td>conta_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.358</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.758</td>
<td>limite_24_s0/Q</td>
<td>conta_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.358</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.728</td>
<td>limite_24_s0/Q</td>
<td>conta_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.328</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.722</td>
<td>limite_24_s0/Q</td>
<td>conta_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.322</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.641</td>
<td>limite_24_s0/Q</td>
<td>conta_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.641</td>
<td>limite_24_s0/Q</td>
<td>conta_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.625</td>
<td>limite_24_s0/Q</td>
<td>conta_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.370</td>
<td>limite_24_s0/Q</td>
<td>conta_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.352</td>
<td>limite_24_s0/Q</td>
<td>conta_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.952</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.348</td>
<td>limite_24_s0/Q</td>
<td>conta_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.338</td>
<td>limite_24_s0/Q</td>
<td>conta_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.322</td>
<td>limite_24_s0/Q</td>
<td>conta_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.100</td>
<td>limite_24_s0/Q</td>
<td>conta_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.700</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>conta_0_s0/Q</td>
<td>conta_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>conta_8_s0/Q</td>
<td>conta_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>conta_15_s0/Q</td>
<td>conta_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>conta_28_s0/Q</td>
<td>conta_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>conta_25_s0/Q</td>
<td>conta_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.892</td>
<td>estado_actual_1_s0/Q</td>
<td>estado_actual_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>7</td>
<td>0.892</td>
<td>conta_5_s0/Q</td>
<td>conta_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>8</td>
<td>0.892</td>
<td>conta_10_s0/Q</td>
<td>conta_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>9</td>
<td>0.892</td>
<td>conta_11_s0/Q</td>
<td>conta_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>10</td>
<td>0.892</td>
<td>conta_18_s0/Q</td>
<td>conta_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>11</td>
<td>0.892</td>
<td>conta_23_s0/Q</td>
<td>conta_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>12</td>
<td>0.893</td>
<td>conta_21_s0/Q</td>
<td>conta_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>13</td>
<td>0.947</td>
<td>conta_11_s0/Q</td>
<td>conta_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.947</td>
</tr>
<tr>
<td>14</td>
<td>0.949</td>
<td>conta_9_s0/Q</td>
<td>conta_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.949</td>
</tr>
<tr>
<td>15</td>
<td>1.060</td>
<td>conta_2_s0/Q</td>
<td>conta_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>16</td>
<td>1.060</td>
<td>conta_14_s0/Q</td>
<td>conta_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>17</td>
<td>1.060</td>
<td>conta_17_s0/Q</td>
<td>conta_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>18</td>
<td>1.061</td>
<td>conta_4_s0/Q</td>
<td>conta_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>19</td>
<td>1.061</td>
<td>conta_16_s0/Q</td>
<td>conta_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>20</td>
<td>1.061</td>
<td>conta_22_s0/Q</td>
<td>conta_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>21</td>
<td>1.061</td>
<td>conta_27_s0/Q</td>
<td>conta_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>22</td>
<td>1.062</td>
<td>conta_1_s0/Q</td>
<td>conta_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>23</td>
<td>1.062</td>
<td>conta_6_s0/Q</td>
<td>conta_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>24</td>
<td>1.062</td>
<td>conta_7_s0/Q</td>
<td>conta_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>25</td>
<td>1.062</td>
<td>conta_13_s0/Q</td>
<td>conta_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.612</td>
<td>2.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>conta_28_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.612</td>
<td>2.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>conta_27_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.612</td>
<td>2.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>conta_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.612</td>
<td>2.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>conta_21_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.612</td>
<td>2.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>conta_13_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.612</td>
<td>2.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.612</td>
<td>2.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>limite_25_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.612</td>
<td>2.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>conta_14_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.612</td>
<td>2.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>limite_28_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.612</td>
<td>2.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>conta_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.943</td>
<td>1.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>n78_s2/I2</td>
</tr>
<tr>
<td>18.975</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>18.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" font-weight:bold;">conta_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>conta_14_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>conta_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.690, 46.133%; route: 7.353, 50.707%; tC2Q: 0.458, 3.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.943</td>
<td>1.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>n67_s3/I0</td>
</tr>
<tr>
<td>18.975</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">n67_s3/F</td>
</tr>
<tr>
<td>18.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">conta_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>conta_25_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>conta_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.690, 46.133%; route: 7.353, 50.707%; tC2Q: 0.458, 3.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.939</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>n77_s2/I0</td>
</tr>
<tr>
<td>18.971</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">n77_s2/F</td>
</tr>
<tr>
<td>18.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">conta_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>conta_15_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>conta_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.690, 46.147%; route: 7.349, 50.691%; tC2Q: 0.458, 3.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>18.117</td>
<td>1.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>18.939</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>18.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" font-weight:bold;">conta_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>conta_16_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>conta_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.480, 44.798%; route: 7.527, 52.034%; tC2Q: 0.458, 3.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>n74_s2/I0</td>
</tr>
<tr>
<td>18.886</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">n74_s2/F</td>
</tr>
<tr>
<td>18.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" font-weight:bold;">conta_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>conta_18_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>conta_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.757, 46.885%; route: 7.197, 49.935%; tC2Q: 0.458, 3.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.781</td>
<td>1.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>n66_s2/I2</td>
</tr>
<tr>
<td>18.880</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">n66_s2/F</td>
</tr>
<tr>
<td>18.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" font-weight:bold;">conta_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>conta_26_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>conta_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.757, 46.902%; route: 7.191, 49.917%; tC2Q: 0.458, 3.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.781</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>n68_s2/I2</td>
</tr>
<tr>
<td>18.880</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n68_s2/F</td>
</tr>
<tr>
<td>18.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" font-weight:bold;">conta_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>conta_24_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>conta_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.757, 46.905%; route: 7.190, 49.913%; tC2Q: 0.458, 3.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.770</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>n91_s2/I0</td>
</tr>
<tr>
<td>18.869</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">n91_s2/F</td>
</tr>
<tr>
<td>18.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" font-weight:bold;">conta_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>conta_1_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>conta_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.757, 46.939%; route: 7.180, 49.877%; tC2Q: 0.458, 3.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.770</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>18.869</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>18.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">conta_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>conta_20_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>conta_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.757, 46.939%; route: 7.180, 49.877%; tC2Q: 0.458, 3.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.770</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>n69_s2/I0</td>
</tr>
<tr>
<td>18.869</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">n69_s2/F</td>
</tr>
<tr>
<td>18.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" font-weight:bold;">conta_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>conta_23_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>conta_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.757, 46.939%; route: 7.180, 49.877%; tC2Q: 0.458, 3.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.764</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>n82_s2/I0</td>
</tr>
<tr>
<td>18.863</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">n82_s2/F</td>
</tr>
<tr>
<td>18.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" font-weight:bold;">conta_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>conta_10_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>conta_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.757, 46.959%; route: 7.174, 49.856%; tC2Q: 0.458, 3.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.764</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>n79_s2/I0</td>
</tr>
<tr>
<td>18.863</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">n79_s2/F</td>
</tr>
<tr>
<td>18.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">conta_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>conta_13_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>conta_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.757, 46.959%; route: 7.174, 49.856%; tC2Q: 0.458, 3.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.800</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>n89_s2/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n89_s2/F</td>
</tr>
<tr>
<td>18.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">conta_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>conta_3_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>conta_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.690, 46.593%; route: 7.210, 50.215%; tC2Q: 0.458, 3.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.800</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>n80_s2/I2</td>
</tr>
<tr>
<td>18.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n80_s2/F</td>
</tr>
<tr>
<td>18.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">conta_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>conta_12_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>conta_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.690, 46.593%; route: 7.210, 50.215%; tC2Q: 0.458, 3.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.770</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>n64_s2/I2</td>
</tr>
<tr>
<td>18.802</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">n64_s2/F</td>
</tr>
<tr>
<td>18.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">conta_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>conta_28_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>conta_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.690, 46.691%; route: 7.180, 50.111%; tC2Q: 0.458, 3.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.764</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>n83_s2/I2</td>
</tr>
<tr>
<td>18.796</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n83_s2/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">conta_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>conta_9_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>conta_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.690, 46.711%; route: 7.174, 50.089%; tC2Q: 0.458, 3.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.615</td>
<td>1.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>n86_s2/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">n86_s2/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" font-weight:bold;">conta_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>conta_6_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>conta_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.757, 47.449%; route: 7.025, 49.332%; tC2Q: 0.458, 3.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.615</td>
<td>1.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>n84_s3/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n84_s3/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">conta_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>conta_8_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>conta_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.757, 47.449%; route: 7.025, 49.332%; tC2Q: 0.458, 3.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.600</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>n81_s2/I0</td>
</tr>
<tr>
<td>18.699</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">n81_s2/F</td>
</tr>
<tr>
<td>18.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" font-weight:bold;">conta_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>conta_11_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>conta_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.757, 47.501%; route: 7.010, 49.277%; tC2Q: 0.458, 3.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.622</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>n90_s2/I2</td>
</tr>
<tr>
<td>18.444</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>18.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">conta_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>conta_2_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>conta_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.480, 46.384%; route: 7.032, 50.335%; tC2Q: 0.458, 3.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.800</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>n70_s2/I2</td>
</tr>
<tr>
<td>18.426</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n70_s2/F</td>
</tr>
<tr>
<td>18.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" font-weight:bold;">conta_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>conta_22_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>conta_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.284, 45.039%; route: 7.210, 51.676%; tC2Q: 0.458, 3.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.600</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>n75_s2/I2</td>
</tr>
<tr>
<td>18.422</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>18.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">conta_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>conta_17_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>conta_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.480, 46.458%; route: 7.010, 50.256%; tC2Q: 0.458, 3.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.786</td>
<td>1.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>n65_s2/I0</td>
</tr>
<tr>
<td>18.412</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">n65_s2/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">conta_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>conta_27_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>conta_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.284, 45.085%; route: 7.196, 51.627%; tC2Q: 0.458, 3.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.770</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>n71_s2/I2</td>
</tr>
<tr>
<td>18.396</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>18.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">conta_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>conta_21_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>conta_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.284, 45.136%; route: 7.180, 51.572%; tC2Q: 0.458, 3.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>limite_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>limite_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">limite_24_s0/Q</td>
</tr>
<tr>
<td>6.402</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n7_s101/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n7_s101/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>n7_s99/I3</td>
</tr>
<tr>
<td>8.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">n7_s99/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>n7_s96/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">n7_s96/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n7_s94/I0</td>
</tr>
<tr>
<td>10.658</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n7_s94/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>n7_s78/I0</td>
</tr>
<tr>
<td>12.437</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n7_s78/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>n7_s79/CIN</td>
</tr>
<tr>
<td>12.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n7_s79/COUT</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>n7_s80/CIN</td>
</tr>
<tr>
<td>12.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n7_s80/COUT</td>
</tr>
<tr>
<td>12.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>n7_s81/CIN</td>
</tr>
<tr>
<td>12.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n7_s81/COUT</td>
</tr>
<tr>
<td>12.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>n7_s82/CIN</td>
</tr>
<tr>
<td>12.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n7_s82/COUT</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>n7_s83/CIN</td>
</tr>
<tr>
<td>12.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n7_s83/COUT</td>
</tr>
<tr>
<td>12.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>n7_s84/CIN</td>
</tr>
<tr>
<td>12.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n7_s84/COUT</td>
</tr>
<tr>
<td>14.163</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n7_s95/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n7_s95/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n7_s102/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n7_s102/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>n88_s2/I0</td>
</tr>
<tr>
<td>18.174</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">n88_s2/F</td>
</tr>
<tr>
<td>18.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">conta_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>conta_4_s0/CLK</td>
</tr>
<tr>
<td>14.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>conta_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.690, 48.831%; route: 6.552, 47.823%; tC2Q: 0.458, 3.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>conta_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">conta_0_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>n92_s3/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">n92_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">conta_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>conta_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>conta_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>conta_8_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">conta_8_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>n84_s3/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n84_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">conta_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>conta_8_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>conta_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>conta_15_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">conta_15_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>n77_s2/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">n77_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">conta_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>conta_15_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>conta_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>conta_28_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">conta_28_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>n64_s2/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">n64_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">conta_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>conta_28_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>conta_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>conta_25_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">conta_25_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>n67_s3/I1</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">n67_s3/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">conta_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>conta_25_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>conta_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>estado_actual_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>estado_actual_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>estado_actual_1_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">estado_actual_1_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>n32_s6/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">n32_s6/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">estado_actual_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>estado_actual_1_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>estado_actual_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>conta_5_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">conta_5_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>n87_s2/I3</td>
</tr>
<tr>
<td>4.203</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">n87_s2/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">conta_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>conta_5_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>conta_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>conta_10_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C20[2][A]</td>
<td style=" font-weight:bold;">conta_10_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>n82_s2/I2</td>
</tr>
<tr>
<td>4.203</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">n82_s2/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" font-weight:bold;">conta_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>conta_10_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>conta_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>conta_11_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C22[2][A]</td>
<td style=" font-weight:bold;">conta_11_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>n81_s2/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">n81_s2/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" font-weight:bold;">conta_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>conta_11_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>conta_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>conta_18_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C18[2][A]</td>
<td style=" font-weight:bold;">conta_18_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>n74_s2/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">n74_s2/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" font-weight:bold;">conta_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>conta_18_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>conta_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>conta_23_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C19[2][A]</td>
<td style=" font-weight:bold;">conta_23_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>n69_s2/I1</td>
</tr>
<tr>
<td>4.203</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">n69_s2/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" font-weight:bold;">conta_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>conta_23_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>conta_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>conta_21_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">conta_21_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>n71_s2/I3</td>
</tr>
<tr>
<td>4.204</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>4.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">conta_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>conta_21_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>conta_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>conta_11_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C22[2][A]</td>
<td style=" font-weight:bold;">conta_11_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>n80_s2/I0</td>
</tr>
<tr>
<td>4.258</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n80_s2/F</td>
</tr>
<tr>
<td>4.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">conta_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>conta_12_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>conta_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.289%; route: 0.242, 25.507%; tC2Q: 0.333, 35.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>conta_9_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">conta_9_s0/Q</td>
</tr>
<tr>
<td>3.888</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>n83_s2/I3</td>
</tr>
<tr>
<td>4.260</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n83_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">conta_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>conta_9_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>conta_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.194%; route: 0.244, 25.685%; tC2Q: 0.333, 35.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>conta_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">conta_2_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>n90_s2/I3</td>
</tr>
<tr>
<td>4.371</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>4.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">conta_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>conta_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>conta_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>conta_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C17[0][B]</td>
<td style=" font-weight:bold;">conta_14_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>n78_s2/I3</td>
</tr>
<tr>
<td>4.371</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>4.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" font-weight:bold;">conta_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>conta_14_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>conta_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>conta_17_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">conta_17_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>n75_s2/I3</td>
</tr>
<tr>
<td>4.371</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>4.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">conta_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>conta_17_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>conta_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>conta_4_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">conta_4_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>n88_s2/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">n88_s2/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">conta_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>conta_4_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>conta_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>conta_16_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C19[0][B]</td>
<td style=" font-weight:bold;">conta_16_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>n76_s2/I2</td>
</tr>
<tr>
<td>4.372</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" font-weight:bold;">conta_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>conta_16_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>conta_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>conta_22_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C22[1][B]</td>
<td style=" font-weight:bold;">conta_22_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>n70_s2/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n70_s2/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" font-weight:bold;">conta_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>conta_22_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>conta_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>conta_27_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">conta_27_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>n65_s2/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">n65_s2/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">conta_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>conta_27_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>conta_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>conta_1_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C22[2][B]</td>
<td style=" font-weight:bold;">conta_1_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>n91_s2/I1</td>
</tr>
<tr>
<td>4.373</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">n91_s2/F</td>
</tr>
<tr>
<td>4.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" font-weight:bold;">conta_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>conta_1_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>conta_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.381%; route: 0.002, 0.222%; tC2Q: 0.333, 31.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>conta_6_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C24[2][B]</td>
<td style=" font-weight:bold;">conta_6_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>n86_s2/I1</td>
</tr>
<tr>
<td>4.373</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">n86_s2/F</td>
</tr>
<tr>
<td>4.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" font-weight:bold;">conta_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>conta_6_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>conta_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.381%; route: 0.002, 0.222%; tC2Q: 0.333, 31.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>conta_7_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td style=" font-weight:bold;">conta_7_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>n85_s2/I3</td>
</tr>
<tr>
<td>4.373</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">n85_s2/F</td>
</tr>
<tr>
<td>4.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" font-weight:bold;">conta_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>conta_7_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>conta_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.381%; route: 0.002, 0.222%; tC2Q: 0.333, 31.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>conta_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>conta_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>conta_13_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">conta_13_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>n79_s2/I1</td>
</tr>
<tr>
<td>4.373</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">n79_s2/F</td>
</tr>
<tr>
<td>4.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">conta_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>conta_13_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>conta_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.381%; route: 0.002, 0.222%; tC2Q: 0.333, 31.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>conta_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>conta_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>conta_28_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>conta_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>conta_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>conta_27_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>conta_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>conta_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>conta_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>conta_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>conta_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>conta_21_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>conta_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>conta_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>conta_13_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>limite_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>limite_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>limite_24_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>limite_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>limite_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>limite_25_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>conta_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>conta_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>conta_14_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>limite_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>limite_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>limite_28_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>conta_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>conta_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>conta_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>37</td>
<td>clk_d</td>
<td>-4.902</td>
<td>0.262</td>
</tr>
<tr>
<td>35</td>
<td>n7_144</td>
<td>-4.902</td>
<td>2.696</td>
</tr>
<tr>
<td>11</td>
<td>n75_8</td>
<td>0.606</td>
<td>0.848</td>
</tr>
<tr>
<td>7</td>
<td>n87_8</td>
<td>0.606</td>
<td>1.474</td>
</tr>
<tr>
<td>7</td>
<td>limite[25]</td>
<td>-4.778</td>
<td>4.870</td>
</tr>
<tr>
<td>7</td>
<td>estado_actual[0]</td>
<td>6.552</td>
<td>1.964</td>
</tr>
<tr>
<td>6</td>
<td>limite[19]</td>
<td>-3.371</td>
<td>4.054</td>
</tr>
<tr>
<td>6</td>
<td>limite[28]</td>
<td>-3.039</td>
<td>1.473</td>
</tr>
<tr>
<td>6</td>
<td>conta[13]</td>
<td>-2.464</td>
<td>1.307</td>
</tr>
<tr>
<td>6</td>
<td>conta[17]</td>
<td>-2.620</td>
<td>1.781</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C18</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 10 -waveform {0 5} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
