###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 21:46:52 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   crcfifo2_empty                 (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo2/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.729
= Slack Time                    1.421
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                  |        |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^     |        | 0.000 |       |   0.000 |    1.421 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v       | INVX8  | 0.000 | 0.000 |   0.000 |    1.421 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^       | INVX8  | 0.000 | 0.000 |   0.000 |    1.421 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v       | INVX8  | 0.000 | 0.000 |   0.000 |    1.421 | 
     | FECTS_clks_clk___L4_I23     | A v -> Y ^       | INVX8  | 0.000 | 0.000 |   0.000 |    1.421 | 
     | \crcfifo2/depth_left_reg[0] | CLK ^ -> Q ^     | DFFSR  | 0.026 | 0.140 |   0.140 |    1.561 | 
     | U414                        | A ^ -> Y ^       | BUFX2  | 0.120 | 0.108 |   0.248 |    1.669 | 
     | U361                        | B ^ -> Y ^       | OR2X1  | 0.067 | 0.090 |   0.338 |    1.759 | 
     | U262                        | A ^ -> Y ^       | OR2X1  | 0.161 | 0.134 |   0.473 |    1.893 | 
     | U381                        | A ^ -> Y v       | INVX1  | 0.083 | 0.113 |   0.585 |    2.006 | 
     | U334                        | A v -> Y v       | AND2X1 | 0.145 | 0.140 |   0.725 |    2.146 | 
     |                             | crcfifo2_empty v |        | 0.145 | 0.004 |   0.729 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   crcfifo2_full                  (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo2/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.698
= Slack Time                    1.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc       |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |                 |       |       |       |  Time   |   Time   | 
     |-----------------------------+-----------------+-------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^    |       | 0.000 |       |   0.000 |    1.452 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v      | INVX8 | 0.000 | 0.000 |   0.000 |    1.452 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^      | INVX8 | 0.000 | 0.000 |   0.000 |    1.452 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v      | INVX8 | 0.000 | 0.000 |   0.000 |    1.452 | 
     | FECTS_clks_clk___L4_I23     | A v -> Y ^      | INVX8 | 0.000 | 0.000 |   0.000 |    1.452 | 
     | \crcfifo2/depth_left_reg[0] | CLK ^ -> Q ^    | DFFSR | 0.026 | 0.140 |   0.140 |    1.592 | 
     | U414                        | A ^ -> Y ^      | BUFX2 | 0.120 | 0.108 |   0.248 |    1.700 | 
     | U361                        | B ^ -> Y ^      | OR2X1 | 0.067 | 0.090 |   0.338 |    1.790 | 
     | U262                        | A ^ -> Y ^      | OR2X1 | 0.161 | 0.134 |   0.472 |    1.924 | 
     | U347                        | B ^ -> Y ^      | OR2X1 | 0.090 | 0.106 |   0.578 |    2.030 | 
     | U346                        | A ^ -> Y v      | INVX1 | 0.122 | 0.116 |   0.694 |    2.146 | 
     |                             | crcfifo2_full v |       | 0.122 | 0.004 |   0.698 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   crcfifo1_full                  (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo1/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.674
= Slack Time                    1.476
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc       |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |                 |       |       |       |  Time   |   Time   | 
     |-----------------------------+-----------------+-------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^    |       | 0.000 |       |   0.000 |    1.476 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v      | INVX8 | 0.000 | 0.000 |   0.000 |    1.476 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^      | INVX8 | 0.000 | 0.000 |   0.000 |    1.476 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v      | INVX8 | 0.000 | 0.000 |   0.000 |    1.476 | 
     | FECTS_clks_clk___L4_I20     | A v -> Y ^      | INVX8 | 0.000 | 0.000 |   0.000 |    1.476 | 
     | \crcfifo1/depth_left_reg[0] | CLK ^ -> Q ^    | DFFSR | 0.026 | 0.140 |   0.140 |    1.616 | 
     | U415                        | A ^ -> Y ^      | BUFX2 | 0.136 | 0.115 |   0.255 |    1.731 | 
     | U359                        | B ^ -> Y ^      | OR2X1 | 0.060 | 0.087 |   0.342 |    1.818 | 
     | U260                        | A ^ -> Y ^      | OR2X1 | 0.133 | 0.115 |   0.457 |    1.933 | 
     | U349                        | B ^ -> Y ^      | OR2X1 | 0.110 | 0.117 |   0.574 |    2.050 | 
     | U348                        | A ^ -> Y v      | INVX1 | 0.086 | 0.099 |   0.673 |    2.148 | 
     |                             | crcfifo1_full v |       | 0.086 | 0.002 |   0.674 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   crcfifo1_empty                 (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo1/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.666
= Slack Time                    1.484
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                  |        |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^     |        | 0.000 |       |   0.000 |    1.484 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v       | INVX8  | 0.000 | 0.000 |   0.000 |    1.484 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^       | INVX8  | 0.000 | 0.000 |   0.000 |    1.484 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v       | INVX8  | 0.000 | 0.000 |   0.000 |    1.484 | 
     | FECTS_clks_clk___L4_I20     | A v -> Y ^       | INVX8  | 0.000 | 0.000 |   0.000 |    1.484 | 
     | \crcfifo1/depth_left_reg[0] | CLK ^ -> Q ^     | DFFSR  | 0.026 | 0.140 |   0.140 |    1.624 | 
     | U415                        | A ^ -> Y ^       | BUFX2  | 0.136 | 0.115 |   0.255 |    1.739 | 
     | U359                        | B ^ -> Y ^       | OR2X1  | 0.060 | 0.087 |   0.342 |    1.826 | 
     | U260                        | A ^ -> Y ^       | OR2X1  | 0.133 | 0.115 |   0.457 |    1.941 | 
     | U380                        | A ^ -> Y v       | INVX1  | 0.075 | 0.098 |   0.555 |    2.039 | 
     | U332                        | A v -> Y v       | AND2X1 | 0.105 | 0.109 |   0.664 |    2.148 | 
     |                             | crcfifo1_empty v |        | 0.105 | 0.002 |   0.666 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   crcfifo0_empty                 (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo0/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.659
= Slack Time                    1.491
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                  |        |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^     |        | 0.000 |       |   0.000 |    1.491 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v       | INVX8  | 0.000 | 0.000 |   0.000 |    1.491 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^       | INVX8  | 0.000 | 0.000 |   0.000 |    1.491 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v       | INVX8  | 0.000 | 0.000 |   0.000 |    1.491 | 
     | FECTS_clks_clk___L4_I23     | A v -> Y ^       | INVX8  | 0.000 | 0.000 |   0.000 |    1.491 | 
     | \crcfifo0/depth_left_reg[0] | CLK ^ -> Q ^     | DFFSR  | 0.023 | 0.138 |   0.138 |    1.629 | 
     | U413                        | A ^ -> Y ^       | BUFX2  | 0.093 | 0.090 |   0.228 |    1.719 | 
     | U363                        | B ^ -> Y ^       | OR2X1  | 0.060 | 0.081 |   0.309 |    1.800 | 
     | U264                        | A ^ -> Y ^       | OR2X1  | 0.169 | 0.139 |   0.448 |    1.939 | 
     | U382                        | A ^ -> Y v       | INVX1  | 0.064 | 0.104 |   0.552 |    2.043 | 
     | U336                        | A v -> Y v       | AND2X1 | 0.102 | 0.105 |   0.657 |    2.148 | 
     |                             | crcfifo0_empty v |        | 0.102 | 0.002 |   0.659 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   crcfifo0_full                  (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo0/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.633
= Slack Time                    1.517
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc       |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |                 |       |       |       |  Time   |   Time   | 
     |-----------------------------+-----------------+-------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^    |       | 0.000 |       |   0.000 |    1.517 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v      | INVX8 | 0.000 | 0.000 |   0.000 |    1.517 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^      | INVX8 | 0.000 | 0.000 |   0.000 |    1.517 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v      | INVX8 | 0.000 | 0.000 |   0.000 |    1.517 | 
     | FECTS_clks_clk___L4_I23     | A v -> Y ^      | INVX8 | 0.000 | 0.000 |   0.000 |    1.517 | 
     | \crcfifo0/depth_left_reg[0] | CLK ^ -> Q ^    | DFFSR | 0.023 | 0.138 |   0.138 |    1.655 | 
     | U413                        | A ^ -> Y ^      | BUFX2 | 0.093 | 0.090 |   0.228 |    1.745 | 
     | U363                        | B ^ -> Y ^      | OR2X1 | 0.060 | 0.081 |   0.309 |    1.826 | 
     | U264                        | A ^ -> Y ^      | OR2X1 | 0.169 | 0.139 |   0.448 |    1.966 | 
     | U345                        | B ^ -> Y ^      | OR2X1 | 0.083 | 0.101 |   0.549 |    2.066 | 
     | U344                        | A ^ -> Y v      | INVX1 | 0.075 | 0.082 |   0.632 |    2.149 | 
     |                             | crcfifo0_full v |       | 0.075 | 0.001 |   0.633 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [30] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[30] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.456
= Slack Time                    1.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.694 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.694 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.694 | 
     | FECTS_clks_clk___L3_I7  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.694 | 
     | FECTS_clks_clk___L4_I32 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.694 | 
     | crcpkt1/\crc_reg[30]    | CLK ^ -> Q ^                 | DFFSR | 0.035 | 0.146 |   0.146 |    1.840 | 
     | crcpkt1/U1387           | A ^ -> Y ^                   | BUFX2 | 0.434 | 0.253 |   0.399 |    2.093 | 
     |                         | \memif_crcf1.f0_wdata [30] ^ |       | 0.434 | 0.057 |   0.456 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [24] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[24] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.451
= Slack Time                    1.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.699 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.699 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.699 | 
     | FECTS_clks_clk___L3_I5  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.699 | 
     | FECTS_clks_clk___L4_I26 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.699 | 
     | crcpkt1/\crc_reg[24]    | CLK ^ -> Q ^                 | DFFSR | 0.016 | 0.134 |   0.134 |    1.833 | 
     | crcpkt1/U1398           | A ^ -> Y ^                   | BUFX2 | 0.447 | 0.291 |   0.425 |    2.124 | 
     |                         | \memif_crcf1.f0_wdata [24] ^ |       | 0.447 | 0.026 |   0.451 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[1] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.444
= Slack Time                    1.706
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                             |       |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.706 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.706 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.706 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.706 | 
     | FECTS_clks_clk___L4_I1 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.706 | 
     | crcpkt2/\crc_reg[1]    | CLK ^ -> Q ^                | DFFSR | 0.065 | 0.166 |   0.166 |    1.872 | 
     | crcpkt2/U1411          | A ^ -> Y ^                  | BUFX2 | 0.393 | 0.235 |   0.401 |    2.107 | 
     |                        | \memif_crcf2.f0_wdata [1] ^ |       | 0.393 | 0.043 |   0.444 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [29] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[29] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.442
= Slack Time                    1.708
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.708 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.708 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.708 | 
     | FECTS_clks_clk___L3_I7  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.708 | 
     | FECTS_clks_clk___L4_I35 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.708 | 
     | crcpkt1/\crc_reg[29]    | CLK ^ -> Q ^                 | DFFSR | 0.089 | 0.182 |   0.182 |    1.890 | 
     | crcpkt1/U1388           | A ^ -> Y ^                   | BUFX2 | 0.356 | 0.222 |   0.404 |    2.112 | 
     |                         | \memif_crcf1.f0_wdata [29] ^ |       | 0.356 | 0.038 |   0.442 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [20] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[20] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.430
= Slack Time                    1.720
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.720 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.720 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.720 | 
     | FECTS_clks_clk___L3_I5  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.720 | 
     | FECTS_clks_clk___L4_I25 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.720 | 
     | crcpkt0/\crc_reg[20]    | CLK ^ -> Q ^                 | DFFSR | 0.043 | 0.152 |   0.152 |    1.871 | 
     | crcpkt0/U1368           | A ^ -> Y ^                   | BUFX2 | 0.363 | 0.234 |   0.386 |    2.105 | 
     |                         | \memif_crcf0.f0_wdata [20] ^ |       | 0.376 | 0.045 |   0.430 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [14] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[14] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.418
= Slack Time                    1.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.732 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.732 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.732 | 
     | FECTS_clks_clk___L3_I2  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.732 | 
     | FECTS_clks_clk___L4_I11 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.732 | 
     | crcpkt1/\crc_reg[14]    | CLK ^ -> Q ^                 | DFFSR | 0.024 | 0.139 |   0.139 |    1.872 | 
     | crcpkt1/U1389           | A ^ -> Y ^                   | BUFX2 | 0.355 | 0.228 |   0.368 |    2.100 | 
     |                         | \memif_crcf1.f0_wdata [14] ^ |       | 0.376 | 0.050 |   0.418 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [28] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[28] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.416
= Slack Time                    1.734
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.734 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.734 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.734 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.734 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.734 | 
     | crcpkt1/\crc_reg[28]   | CLK ^ -> Q ^                 | DFFSR | 0.031 | 0.143 |   0.143 |    1.878 | 
     | crcpkt1/U1390          | A ^ -> Y ^                   | BUFX2 | 0.354 | 0.231 |   0.374 |    2.108 | 
     |                        | \memif_crcf1.f0_wdata [28] ^ |       | 0.366 | 0.042 |   0.416 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [21] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[21] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.413
= Slack Time                    1.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.737 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.737 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.737 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.737 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.737 | 
     | crcpkt1/\crc_reg[21]   | CLK ^ -> Q ^                 | DFFSR | 0.016 | 0.134 |   0.134 |    1.870 | 
     | crcpkt1/U1399          | A ^ -> Y ^                   | BUFX2 | 0.360 | 0.236 |   0.370 |    2.106 | 
     |                        | \memif_crcf1.f0_wdata [21] ^ |       | 0.379 | 0.044 |   0.413 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [14] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[14] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.400
= Slack Time                    1.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.750 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.750 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.750 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.750 | 
     | FECTS_clks_clk___L4_I21 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.750 | 
     | crcpkt0/\crc_reg[14]    | CLK ^ -> Q ^                 | DFFSR | 0.017 | 0.134 |   0.135 |    1.884 | 
     | crcpkt0/U1340           | A ^ -> Y ^                   | BUFX2 | 0.363 | 0.224 |   0.359 |    2.109 | 
     |                         | \memif_crcf0.f0_wdata [14] ^ |       | 0.363 | 0.041 |   0.400 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [6] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[6] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.386
= Slack Time                    1.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.764 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.764 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.764 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.764 | 
     | FECTS_clks_clk___L4_I19 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.764 | 
     | crcpkt0/\crc_reg[6]     | CLK ^ -> Q ^                | DFFSR | 0.030 | 0.143 |   0.143 |    1.907 | 
     | crcpkt0/U1363           | A ^ -> Y ^                  | BUFX2 | 0.331 | 0.214 |   0.356 |    2.121 | 
     |                         | \memif_crcf0.f0_wdata [6] ^ |       | 0.331 | 0.029 |   0.386 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[31] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.360
= Slack Time                    1.790
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.790 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.790 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.790 | 
     | FECTS_clks_clk___L3_I7  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.790 | 
     | FECTS_clks_clk___L4_I32 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.790 | 
     | crcpkt1/\crc_reg[31]    | CLK ^ -> Q ^                 | DFFSR | 0.020 | 0.137 |   0.137 |    1.926 | 
     | crcpkt1/U1416           | A ^ -> Y ^                   | BUFX2 | 0.304 | 0.194 |   0.331 |    2.121 | 
     |                         | \memif_crcf1.f0_wdata [31] ^ |       | 0.304 | 0.029 |   0.360 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [10] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[10] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.357
= Slack Time                    1.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.793 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.793 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.793 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.793 | 
     | FECTS_clks_clk___L4_I1 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.793 | 
     | crcpkt2/\crc_reg[10]   | CLK ^ -> Q ^                 | DFFSR | 0.020 | 0.137 |   0.137 |    1.930 | 
     | crcpkt2/U1409          | A ^ -> Y ^                   | BUFX2 | 0.267 | 0.191 |   0.327 |    2.121 | 
     |                        | \memif_crcf2.f0_wdata [10] ^ |       | 0.269 | 0.029 |   0.357 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [7] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[7] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.354
= Slack Time                    1.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.796 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.796 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.796 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.796 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.796 | 
     | crcpkt1/\crc_reg[7]     | CLK ^ -> Q ^                | DFFSR | 0.080 | 0.176 |   0.176 |    1.972 | 
     | crcpkt1/U1415           | A ^ -> Y ^                  | BUFX2 | 0.224 | 0.168 |   0.344 |    2.140 | 
     |                         | \memif_crcf1.f0_wdata [7] ^ |       | 0.224 | 0.010 |   0.354 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[31] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.351
= Slack Time                    1.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.799 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.799 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.799 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.799 | 
     | FECTS_clks_clk___L4_I21 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.799 | 
     | crcpkt0/\crc_reg[31]    | CLK ^ -> Q ^                 | DFFSR | 0.016 | 0.134 |   0.134 |    1.933 | 
     | crcpkt0/U1367           | A ^ -> Y ^                   | BUFX2 | 0.293 | 0.188 |   0.322 |    2.121 | 
     |                         | \memif_crcf0.f0_wdata [31] ^ |       | 0.293 | 0.029 |   0.351 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[22] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.351
= Slack Time                    1.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.799 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.799 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.799 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.799 | 
     | FECTS_clks_clk___L4_I15 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.799 | 
     | crcpkt1/\crc_reg[22]    | CLK ^ -> Q ^                 | DFFSR | 0.014 | 0.133 |   0.133 |    1.932 | 
     | crcpkt1/U1393           | A ^ -> Y ^                   | BUFX2 | 0.269 | 0.193 |   0.326 |    2.125 | 
     |                         | \memif_crcf1.f0_wdata [22] ^ |       | 0.269 | 0.025 |   0.351 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[22] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.350
= Slack Time                    1.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.800 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.800 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.800 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.800 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.800 | 
     | crcpkt2/\crc_reg[22]   | CLK ^ -> Q ^                 | DFFSR | 0.031 | 0.144 |   0.143 |    1.944 | 
     | crcpkt2/U1394          | A ^ -> Y ^                   | BUFX2 | 0.257 | 0.185 |   0.329 |    2.129 | 
     |                        | \memif_crcf2.f0_wdata [22] ^ |       | 0.257 | 0.021 |   0.350 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [27] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[27] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.346
= Slack Time                    1.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.804 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.804 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.804 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.804 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.804 | 
     | crcpkt1/\crc_reg[27]   | CLK ^ -> Q ^                 | DFFSR | 0.017 | 0.134 |   0.134 |    1.939 | 
     | crcpkt1/U1391          | A ^ -> Y ^                   | BUFX2 | 0.267 | 0.193 |   0.327 |    2.131 | 
     |                        | \memif_crcf1.f0_wdata [27] ^ |       | 0.267 | 0.019 |   0.346 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [23] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[23] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.345
= Slack Time                    1.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.805 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.805 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.805 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.805 | 
     | FECTS_clks_clk___L4_I1 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.805 | 
     | crcpkt2/\crc_reg[23]   | CLK ^ -> Q ^                 | DFFSR | 0.026 | 0.140 |   0.140 |    1.945 | 
     | crcpkt2/U1408          | A ^ -> Y ^                   | BUFX2 | 0.248 | 0.181 |   0.321 |    2.126 | 
     |                        | \memif_crcf2.f0_wdata [23] ^ |       | 0.249 | 0.024 |   0.345 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [26] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[26] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.345
= Slack Time                    1.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.805 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.805 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.805 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.805 | 
     | FECTS_clks_clk___L4_I21 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.805 | 
     | crcpkt0/\crc_reg[26]    | CLK ^ -> Q ^                 | DFFSR | 0.018 | 0.135 |   0.135 |    1.940 | 
     | crcpkt0/U1337           | A ^ -> Y ^                   | BUFX2 | 0.257 | 0.189 |   0.324 |    2.129 | 
     |                         | \memif_crcf0.f0_wdata [26] ^ |       | 0.257 | 0.021 |   0.345 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[9] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.343
= Slack Time                    1.807
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.807 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.807 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.807 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.807 | 
     | FECTS_clks_clk___L4_I21 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.807 | 
     | crcpkt0/\crc_reg[9]     | CLK ^ -> Q ^                | DFFSR | 0.015 | 0.133 |   0.133 |    1.941 | 
     | crcpkt0/U1346           | A ^ -> Y ^                  | BUFX2 | 0.255 | 0.184 |   0.317 |    2.125 | 
     |                         | \memif_crcf0.f0_wdata [9] ^ |       | 0.256 | 0.025 |   0.343 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[17] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.342
= Slack Time                    1.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.809 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.809 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.809 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.809 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.809 | 
     | crcpkt2/\crc_reg[17]   | CLK ^ -> Q ^                 | DFFSR | 0.018 | 0.135 |   0.135 |    1.943 | 
     | crcpkt2/U1403          | A ^ -> Y ^                   | BUFX2 | 0.252 | 0.185 |   0.320 |    2.129 | 
     |                        | \memif_crcf2.f0_wdata [17] ^ |       | 0.252 | 0.021 |   0.342 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [29] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[29] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.339
= Slack Time                    1.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.811 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.811 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.811 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.811 | 
     | FECTS_clks_clk___L4_I1 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.811 | 
     | crcpkt2/\crc_reg[29]   | CLK ^ -> Q ^                 | DFFSR | 0.016 | 0.134 |   0.134 |    1.945 | 
     | crcpkt2/U1389          | A ^ -> Y ^                   | BUFX2 | 0.249 | 0.180 |   0.313 |    2.125 | 
     |                        | \memif_crcf2.f0_wdata [29] ^ |       | 0.250 | 0.025 |   0.339 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [11] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[11] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.335
= Slack Time                    1.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.815 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.815 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.815 | 
     | FECTS_clks_clk___L3_I7  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.815 | 
     | FECTS_clks_clk___L4_I34 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.815 | 
     | crcpkt0/\crc_reg[11]    | CLK ^ -> Q ^                 | DFFSR | 0.019 | 0.136 |   0.136 |    1.951 | 
     | crcpkt0/U1345           | A ^ -> Y ^                   | BUFX2 | 0.246 | 0.176 |   0.312 |    2.126 | 
     |                         | \memif_crcf0.f0_wdata [11] ^ |       | 0.246 | 0.024 |   0.335 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [19] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[19] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.334
= Slack Time                    1.816
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.816 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.816 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.816 | 
     | FECTS_clks_clk___L3_I2  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.816 | 
     | FECTS_clks_clk___L4_I11 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.816 | 
     | crcpkt1/\crc_reg[19]    | CLK ^ -> Q ^                 | DFFSR | 0.023 | 0.138 |   0.138 |    1.954 | 
     | crcpkt1/U1403           | A ^ -> Y ^                   | BUFX2 | 0.237 | 0.172 |   0.310 |    2.126 | 
     |                         | \memif_crcf1.f0_wdata [19] ^ |       | 0.238 | 0.024 |   0.334 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [6] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[6] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.333
= Slack Time                    1.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.817 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.817 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.817 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.817 | 
     | FECTS_clks_clk___L4_I17 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.817 | 
     | crcpkt1/\crc_reg[6]     | CLK ^ -> Q ^                | DFFSR | 0.018 | 0.135 |   0.135 |    1.952 | 
     | crcpkt1/U1412           | A ^ -> Y ^                  | BUFX2 | 0.243 | 0.177 |   0.312 |    2.130 | 
     |                         | \memif_crcf1.f0_wdata [6] ^ |       | 0.243 | 0.021 |   0.333 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[2] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.330
= Slack Time                    1.820
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.820 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.820 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.820 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.820 | 
     | FECTS_clks_clk___L4_I21 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.820 | 
     | crcpkt0/\crc_reg[2]     | CLK ^ -> Q ^                | DFFSR | 0.016 | 0.134 |   0.134 |    1.954 | 
     | crcpkt0/U1343           | A ^ -> Y ^                  | BUFX2 | 0.242 | 0.181 |   0.315 |    2.135 | 
     |                         | \memif_crcf0.f0_wdata [2] ^ |       | 0.242 | 0.015 |   0.330 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[2] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.329
= Slack Time                    1.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                             |       |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.821 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.821 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.821 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.821 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.821 | 
     | crcpkt2/\crc_reg[2]    | CLK ^ -> Q ^                | DFFSR | 0.016 | 0.134 |   0.134 |    1.955 | 
     | crcpkt2/U1393          | A ^ -> Y ^                  | BUFX2 | 0.235 | 0.172 |   0.306 |    2.127 | 
     |                        | \memif_crcf2.f0_wdata [2] ^ |       | 0.236 | 0.023 |   0.329 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [5] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[5] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.325
= Slack Time                    1.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                             |       |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.825 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.825 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.825 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.825 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.825 | 
     | crcpkt2/\crc_reg[5]    | CLK ^ -> Q ^                | DFFSR | 0.015 | 0.133 |   0.133 |    1.958 | 
     | crcpkt2/U1406          | A ^ -> Y ^                  | BUFX2 | 0.231 | 0.171 |   0.304 |    2.129 | 
     |                        | \memif_crcf2.f0_wdata [5] ^ |       | 0.232 | 0.021 |   0.325 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [25] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[25] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.325
= Slack Time                    1.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.825 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.825 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.825 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.825 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.825 | 
     | crcpkt2/\crc_reg[25]   | CLK ^ -> Q ^                 | DFFSR | 0.030 | 0.143 |   0.143 |    1.968 | 
     | crcpkt2/U1398          | A ^ -> Y ^                   | BUFX2 | 0.223 | 0.166 |   0.308 |    2.134 | 
     |                        | \memif_crcf2.f0_wdata [25] ^ |       | 0.223 | 0.016 |   0.325 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [15] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[15] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.325
= Slack Time                    1.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.825 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.825 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.825 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.825 | 
     | FECTS_clks_clk___L4_I15 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.825 | 
     | crcpkt1/\crc_reg[15]    | CLK ^ -> Q ^                 | DFFSR | 0.023 | 0.138 |   0.138 |    1.964 | 
     | crcpkt1/U1411           | A ^ -> Y ^                   | BUFX2 | 0.227 | 0.168 |   0.307 |    2.132 | 
     |                         | \memif_crcf1.f0_wdata [15] ^ |       | 0.227 | 0.018 |   0.325 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [0] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[0] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.324
= Slack Time                    1.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                             |       |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.826 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.826 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.826 | 
     | FECTS_clks_clk___L3_I1 | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.826 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.826 | 
     | crcpkt2/\crc_reg[0]    | CLK ^ -> Q ^                | DFFSR | 0.020 | 0.137 |   0.137 |    1.963 | 
     | crcpkt2/U1401          | A ^ -> Y ^                  | BUFX2 | 0.245 | 0.179 |   0.315 |    2.141 | 
     |                        | \memif_crcf2.f0_wdata [0] ^ |       | 0.245 | 0.009 |   0.324 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[17] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.322
= Slack Time                    1.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.828 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.828 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.828 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.828 | 
     | FECTS_clks_clk___L4_I16 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.828 | 
     | crcpkt1/\crc_reg[17]    | CLK ^ -> Q ^                 | DFFSR | 0.052 | 0.158 |   0.158 |    1.986 | 
     | crcpkt1/U1402           | A ^ -> Y ^                   | BUFX2 | 0.194 | 0.151 |   0.309 |    2.137 | 
     |                         | \memif_crcf1.f0_wdata [17] ^ |       | 0.194 | 0.013 |   0.322 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[9] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.322
= Slack Time                    1.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                             |       |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.828 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.828 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.828 | 
     | FECTS_clks_clk___L3_I1 | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.828 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.828 | 
     | crcpkt2/\crc_reg[9]    | CLK ^ -> Q ^                | DFFSR | 0.029 | 0.142 |   0.142 |    1.971 | 
     | crcpkt2/U1396          | A ^ -> Y ^                  | BUFX2 | 0.219 | 0.163 |   0.305 |    2.134 | 
     |                        | \memif_crcf2.f0_wdata [9] ^ |       | 0.219 | 0.016 |   0.322 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[9] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.321
= Slack Time                    1.829
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.829 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.829 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.829 | 
     | FECTS_clks_clk___L3_I2  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.829 | 
     | FECTS_clks_clk___L4_I11 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.829 | 
     | crcpkt1/\crc_reg[9]     | CLK ^ -> Q ^                | DFFSR | 0.020 | 0.137 |   0.137 |    1.966 | 
     | crcpkt1/U1395           | A ^ -> Y ^                  | BUFX2 | 0.227 | 0.167 |   0.304 |    2.133 | 
     |                         | \memif_crcf1.f0_wdata [9] ^ |       | 0.227 | 0.017 |   0.321 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [24] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[24] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.319
= Slack Time                    1.831
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.831 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.831 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.831 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.831 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.831 | 
     | crcpkt2/\crc_reg[24]   | CLK ^ -> Q ^                 | DFFSR | 0.037 | 0.147 |   0.147 |    1.979 | 
     | crcpkt2/U1399          | A ^ -> Y ^                   | BUFX2 | 0.204 | 0.156 |   0.303 |    2.134 | 
     |                        | \memif_crcf2.f0_wdata [24] ^ |       | 0.204 | 0.016 |   0.319 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [5] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[5] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.319
= Slack Time                    1.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.832 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.832 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.832 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.832 | 
     | FECTS_clks_clk___L4_I22 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.832 | 
     | crcpkt0/\crc_reg[5]     | CLK ^ -> Q ^                | DFFSR | 0.045 | 0.153 |   0.153 |    1.984 | 
     | crcpkt0/U1356           | A ^ -> Y ^                  | BUFX2 | 0.198 | 0.154 |   0.307 |    2.139 | 
     |                         | \memif_crcf0.f0_wdata [5] ^ |       | 0.198 | 0.011 |   0.319 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [8] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[8] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.318
= Slack Time                    1.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.000 |       |   0.000 |    1.832 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.832 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.832 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.832 | 
     | FECTS_clks_clk___L4_I15 | A v -> Y ^                  | INVX8 | 0.000 | 0.000 |   0.000 |    1.832 | 
     | crcpkt1/\crc_reg[8]     | CLK ^ -> Q ^                | DFFSR | 0.034 | 0.146 |   0.145 |    1.978 | 
     | crcpkt1/U1404           | A ^ -> Y ^                  | BUFX2 | 0.209 | 0.155 |   0.300 |    2.133 | 
     |                         | \memif_crcf1.f0_wdata [8] ^ |       | 0.209 | 0.017 |   0.318 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[13] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.315
= Slack Time                    1.836
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.836 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.836 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.836 | 
     | FECTS_clks_clk___L3_I1 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.836 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.836 | 
     | crcpkt2/\crc_reg[13]   | CLK ^ -> Q ^                 | DFFSR | 0.033 | 0.145 |   0.145 |    1.980 | 
     | crcpkt2/U1402          | A ^ -> Y ^                   | BUFX2 | 0.209 | 0.162 |   0.307 |    2.142 | 
     |                        | \memif_crcf2.f0_wdata [13] ^ |       | 0.209 | 0.008 |   0.315 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [26] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[26] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.311
= Slack Time                    1.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.839 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.839 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.839 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.839 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.839 | 
     | crcpkt2/\crc_reg[26]   | CLK ^ -> Q ^                 | DFFSR | 0.019 | 0.136 |   0.136 |    1.975 | 
     | crcpkt2/U1387          | A ^ -> Y ^                   | BUFX2 | 0.216 | 0.165 |   0.301 |    2.140 | 
     |                        | \memif_crcf2.f0_wdata [26] ^ |       | 0.216 | 0.010 |   0.311 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [21] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[21] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.306
= Slack Time                    1.844
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.844 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.844 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.844 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.844 | 
     | FECTS_clks_clk___L4_I22 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.844 | 
     | crcpkt0/\crc_reg[21]    | CLK ^ -> Q ^                 | DFFSR | 0.026 | 0.141 |   0.141 |    1.985 | 
     | crcpkt0/U1350           | A ^ -> Y ^                   | BUFX2 | 0.198 | 0.153 |   0.293 |    2.137 | 
     |                         | \memif_crcf0.f0_wdata [21] ^ |       | 0.198 | 0.013 |   0.306 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [24] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[24] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.306
= Slack Time                    1.845
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.844 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.844 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.844 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.844 | 
     | FECTS_clks_clk___L4_I22 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.844 | 
     | crcpkt0/\crc_reg[24]    | CLK ^ -> Q ^                 | DFFSR | 0.022 | 0.138 |   0.137 |    1.982 | 
     | crcpkt0/U1349           | A ^ -> Y ^                   | BUFX2 | 0.201 | 0.154 |   0.292 |    2.136 | 
     |                         | \memif_crcf0.f0_wdata [24] ^ |       | 0.201 | 0.014 |   0.306 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [20] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[20] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.305
= Slack Time                    1.845
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.845 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.845 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.845 | 
     | FECTS_clks_clk___L3_I1 | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.845 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.845 | 
     | crcpkt2/\crc_reg[20]   | CLK ^ -> Q ^                 | DFFSR | 0.015 | 0.133 |   0.133 |    1.978 | 
     | crcpkt2/U1418          | A ^ -> Y ^                   | BUFX2 | 0.216 | 0.161 |   0.294 |    2.139 | 
     |                        | \memif_crcf2.f0_wdata [20] ^ |       | 0.216 | 0.011 |   0.305 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [23] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[23] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.304
= Slack Time                    1.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.846 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.846 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.846 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.846 | 
     | FECTS_clks_clk___L4_I16 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.846 | 
     | crcpkt1/\crc_reg[23]    | CLK ^ -> Q ^                 | DFFSR | 0.023 | 0.138 |   0.138 |    1.984 | 
     | crcpkt1/U1407           | A ^ -> Y ^                   | BUFX2 | 0.213 | 0.161 |   0.299 |    2.145 | 
     |                         | \memif_crcf1.f0_wdata [23] ^ |       | 0.213 | 0.005 |   0.304 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [12] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[12] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.303
= Slack Time                    1.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.000 |       |   0.000 |    1.847 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.847 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.847 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.847 | 
     | FECTS_clks_clk___L4_I16 | A v -> Y ^                   | INVX8 | 0.000 | 0.000 |   0.000 |    1.847 | 
     | crcpkt1/\crc_reg[12]    | CLK ^ -> Q ^                 | DFFSR | 0.023 | 0.138 |   0.138 |    1.985 | 
     | crcpkt1/U1409           | A ^ -> Y ^                   | BUFX2 | 0.210 | 0.160 |   0.298 |    2.145 | 
     |                         | \memif_crcf1.f0_wdata [12] ^ |       | 0.210 | 0.005 |   0.303 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 

