\hypertarget{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider}{}\section{R\+C\+C\+Ex P\+L\+L\+S\+A\+IP Clock Divider}
\label{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider}\index{RCCEx PLLSAIP Clock Divider@{RCCEx PLLSAIP Clock Divider}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider_gaf32bded5c13110387b977fb25024d4cf}\label{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider_gaf32bded5c13110387b977fb25024d4cf}} 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+P\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00000000\+U)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider_ga176e48faeb322f27e6b9da22c8e2df1f}\label{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider_ga176e48faeb322f27e6b9da22c8e2df1f}} 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+P\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x00000001\+U)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider_ga4387724f1e8b5a239b0de3ad3f9beb38}\label{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider_ga4387724f1e8b5a239b0de3ad3f9beb38}} 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+P\+\_\+\+D\+I\+V6}~((uint32\+\_\+t)0x00000002\+U)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider_ga77e54744760b65a5422868294e45f302}\label{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider_ga77e54744760b65a5422868294e45f302}} 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+P\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x00000003\+U)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
