// Seed: 3847358776
module module_0 ();
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1
    , id_11,
    output tri1 id_2
    , id_12,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6#(1, 1 <= -1),
    input tri0 id_7,
    input wand id_8,
    input wire id_9
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  supply1 id_7;
  if (1) begin : LABEL_0
    task id_8;
      input [1 : -1] id_9;
    endtask
    assign id_4[-1 : (-1/1'b0)] = 1 || id_8[-1] || 1;
    wire id_10;
  end else begin : LABEL_1
    wire id_11;
  end
  logic id_12;
  assign id_7 = -1;
  logic [-1 'd0 : (  -1  )] id_13;
  ;
endmodule
