# TCL File Generated by Component Editor 21.1
# Fri Apr 29 18:53:00 BST 2022
# DO NOT MODIFY


# 
# fluteCore "fluteCore" v1.0
#  2022.04.29.18:53:00
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module fluteCore
# 
set_module_property DESCRIPTION ""
set_module_property NAME fluteCore
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME fluteCore
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL mkCore_Synth
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file mkCore_Synth.v VERILOG PATH "C:/Users/nudy1/Desktop/Quartus Verilog/mkCore_Synth.v" TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock CLK clk Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset ""
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 cpu_reset_server_request_put beginbursttransfer Input 1
add_interface_port avalon_slave_0 EN_cpu_reset_server_request_put beginbursttransfer Input 1
add_interface_port avalon_slave_0 RDY_cpu_reset_server_request_put writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 EN_cpu_reset_server_response_get beginbursttransfer Input 1
add_interface_port avalon_slave_0 cpu_reset_server_response_get writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 RDY_cpu_reset_server_response_get writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 dma_server_awvalid beginbursttransfer Input 1
add_interface_port avalon_slave_0 dma_server_awid writebyteenable_n Input 6
add_interface_port avalon_slave_0 dma_server_awaddr writebyteenable_n Input 64
add_interface_port avalon_slave_0 dma_server_awlen writebyteenable_n Input 8
add_interface_port avalon_slave_0 dma_server_awsize writebyteenable_n Input 3
add_interface_port avalon_slave_0 dma_server_awburst writebyteenable_n Input 2
add_interface_port avalon_slave_0 dma_server_awlock beginbursttransfer Input 1
add_interface_port avalon_slave_0 dma_server_awcache writebyteenable_n Input 4
add_interface_port avalon_slave_0 dma_server_awprot writebyteenable_n Input 3
add_interface_port avalon_slave_0 dma_server_awqos writebyteenable_n Input 4
add_interface_port avalon_slave_0 dma_server_awregion writebyteenable_n Input 4
add_interface_port avalon_slave_0 dma_server_awready writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 dma_server_wvalid beginbursttransfer Input 1
add_interface_port avalon_slave_0 dma_server_wdata byteenable_n Input 512
add_interface_port avalon_slave_0 dma_server_wstrb writebyteenable_n Input 64
add_interface_port avalon_slave_0 dma_server_wlast beginbursttransfer Input 1
add_interface_port avalon_slave_0 dma_server_wready writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 dma_server_bid readdata Output 6
add_interface_port avalon_slave_0 dma_server_bresp readdata Output 2
add_interface_port avalon_slave_0 dma_server_bvalid writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 dma_server_bready beginbursttransfer Input 1
add_interface_port avalon_slave_0 dma_server_arvalid beginbursttransfer Input 1
add_interface_port avalon_slave_0 dma_server_arid writebyteenable_n Input 6
add_interface_port avalon_slave_0 dma_server_araddr writebyteenable_n Input 64
add_interface_port avalon_slave_0 dma_server_arlen writebyteenable_n Input 8
add_interface_port avalon_slave_0 dma_server_arsize writebyteenable_n Input 3
add_interface_port avalon_slave_0 dma_server_arburst writebyteenable_n Input 2
add_interface_port avalon_slave_0 dma_server_arlock beginbursttransfer Input 1
add_interface_port avalon_slave_0 dma_server_arcache writebyteenable_n Input 4
add_interface_port avalon_slave_0 dma_server_arprot writebyteenable_n Input 3
add_interface_port avalon_slave_0 dma_server_arqos writebyteenable_n Input 4
add_interface_port avalon_slave_0 dma_server_arregion writebyteenable_n Input 4
add_interface_port avalon_slave_0 dma_server_arready writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 dma_server_rid readdata Output 6
add_interface_port avalon_slave_0 dma_server_rdata readdata Output 512
add_interface_port avalon_slave_0 dma_server_rresp readdata Output 2
add_interface_port avalon_slave_0 dma_server_rlast writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 dma_server_rvalid writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 dma_server_rready beginbursttransfer Input 1
add_interface_port avalon_slave_0 nmi_req_set_not_clear beginbursttransfer Input 1
add_interface_port avalon_slave_0 EN_nmi_req beginbursttransfer Input 1
add_interface_port avalon_slave_0 RDY_nmi_req writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 dm_dmi_read_addr_dm_addr writebyteenable_n Input 7
add_interface_port avalon_slave_0 RDY_dm_dmi_read_addr writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 dm_dmi_read_data readdata Output 32
add_interface_port avalon_slave_0 RDY_dm_dmi_read_data writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 dm_dmi_write_dm_addr writebyteenable_n Input 7
add_interface_port avalon_slave_0 dm_dmi_write_dm_word writebyteenable_n Input 32
add_interface_port avalon_slave_0 RDY_dm_dmi_write writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 EN_ndm_reset_client_request_get beginbursttransfer Input 1
add_interface_port avalon_slave_0 ndm_reset_client_request_get writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 RDY_ndm_reset_client_request_get writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 ndm_reset_client_response_put beginbursttransfer Input 1
add_interface_port avalon_slave_0 EN_ndm_reset_client_response_put beginbursttransfer Input 1
add_interface_port avalon_slave_0 RDY_ndm_reset_client_response_put writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 set_verbosity_verbosity writebyteenable_n Input 4
add_interface_port avalon_slave_0 set_verbosity_logdelay writebyteenable_n Input 64
add_interface_port avalon_slave_0 EN_set_verbosity beginbursttransfer Input 1
add_interface_port avalon_slave_0 RDY_set_verbosity writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 EN_ma_ddr4_ready beginbursttransfer Input 1
add_interface_port avalon_slave_0 RDY_ma_ddr4_ready writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 mv_status readdata Output 8
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point en_dm_dmi
# 
add_interface en_dm_dmi avalon end
set_interface_property en_dm_dmi addressUnits WORDS
set_interface_property en_dm_dmi associatedClock clock
set_interface_property en_dm_dmi associatedReset ""
set_interface_property en_dm_dmi bitsPerSymbol 8
set_interface_property en_dm_dmi burstOnBurstBoundariesOnly false
set_interface_property en_dm_dmi burstcountUnits WORDS
set_interface_property en_dm_dmi explicitAddressSpan 0
set_interface_property en_dm_dmi holdTime 0
set_interface_property en_dm_dmi linewrapBursts false
set_interface_property en_dm_dmi maximumPendingReadTransactions 0
set_interface_property en_dm_dmi maximumPendingWriteTransactions 0
set_interface_property en_dm_dmi readLatency 0
set_interface_property en_dm_dmi readWaitTime 1
set_interface_property en_dm_dmi setupTime 0
set_interface_property en_dm_dmi timingUnits Cycles
set_interface_property en_dm_dmi writeWaitTime 0
set_interface_property en_dm_dmi ENABLED true
set_interface_property en_dm_dmi EXPORT_OF ""
set_interface_property en_dm_dmi PORT_NAME_MAP ""
set_interface_property en_dm_dmi CMSIS_SVD_VARIABLES ""
set_interface_property en_dm_dmi SVD_ADDRESS_GROUP ""

add_interface_port en_dm_dmi EN_dm_dmi_read_addr read Input 1
add_interface_port en_dm_dmi EN_dm_dmi_read_data read Input 1
add_interface_port en_dm_dmi EN_dm_dmi_write write Input 1
set_interface_assignment en_dm_dmi embeddedsw.configuration.isFlash 0
set_interface_assignment en_dm_dmi embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment en_dm_dmi embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment en_dm_dmi embeddedsw.configuration.isPrintableDevice 0


# 
# connection point core_mem_master
# 
add_interface core_mem_master axi4 start
set_interface_property core_mem_master associatedClock clock
set_interface_property core_mem_master associatedReset ""
set_interface_property core_mem_master readIssuingCapability 1
set_interface_property core_mem_master writeIssuingCapability 1
set_interface_property core_mem_master combinedIssuingCapability 1
set_interface_property core_mem_master ENABLED true
set_interface_property core_mem_master EXPORT_OF ""
set_interface_property core_mem_master PORT_NAME_MAP ""
set_interface_property core_mem_master CMSIS_SVD_VARIABLES ""
set_interface_property core_mem_master SVD_ADDRESS_GROUP ""

add_interface_port core_mem_master core_mem_master_araddr readdata Output 64
add_interface_port core_mem_master core_mem_master_arburst readdata Output 2
add_interface_port core_mem_master core_mem_master_arcache readdata Output 4
add_interface_port core_mem_master core_mem_master_arid readdata Output 6
add_interface_port core_mem_master core_mem_master_arlen readdata Output 8
add_interface_port core_mem_master core_mem_master_arlock writeresponsevalid_n Output 1
add_interface_port core_mem_master core_mem_master_arprot readdata Output 3
add_interface_port core_mem_master core_mem_master_arqos readdata Output 4
add_interface_port core_mem_master core_mem_master_arready beginbursttransfer Input 1
add_interface_port core_mem_master core_mem_master_arregion readdata Output 4
add_interface_port core_mem_master core_mem_master_arsize readdata Output 3
add_interface_port core_mem_master core_mem_master_arvalid writeresponsevalid_n Output 1
add_interface_port core_mem_master core_mem_master_awaddr readdata Output 64
add_interface_port core_mem_master core_mem_master_awburst readdata Output 2
add_interface_port core_mem_master core_mem_master_awcache readdata Output 4
add_interface_port core_mem_master core_mem_master_awid readdata Output 6
add_interface_port core_mem_master core_mem_master_awlen readdata Output 8
add_interface_port core_mem_master core_mem_master_awlock writeresponsevalid_n Output 1
add_interface_port core_mem_master core_mem_master_awprot readdata Output 3
add_interface_port core_mem_master core_mem_master_awqos readdata Output 4
add_interface_port core_mem_master core_mem_master_awready beginbursttransfer Input 1
add_interface_port core_mem_master core_mem_master_awregion readdata Output 4
add_interface_port core_mem_master core_mem_master_awsize readdata Output 3
add_interface_port core_mem_master core_mem_master_awvalid writeresponsevalid_n Output 1
add_interface_port core_mem_master core_mem_master_bid writebyteenable_n Input 6
add_interface_port core_mem_master core_mem_master_bready writeresponsevalid_n Output 1
add_interface_port core_mem_master core_mem_master_bresp writebyteenable_n Input 2
add_interface_port core_mem_master core_mem_master_bvalid beginbursttransfer Input 1
add_interface_port core_mem_master core_mem_master_rdata writebyteenable_n Input 64
add_interface_port core_mem_master core_mem_master_rid writebyteenable_n Input 6
add_interface_port core_mem_master core_mem_master_rlast beginbursttransfer Input 1
add_interface_port core_mem_master core_mem_master_rready writeresponsevalid_n Output 1
add_interface_port core_mem_master core_mem_master_rresp writebyteenable_n Input 2
add_interface_port core_mem_master core_mem_master_rvalid beginbursttransfer Input 1
add_interface_port core_mem_master core_mem_master_wdata readdata Output 64
add_interface_port core_mem_master core_mem_master_wlast writeresponsevalid_n Output 1
add_interface_port core_mem_master core_mem_master_wready beginbursttransfer Input 1
add_interface_port core_mem_master core_mem_master_wstrb readdata Output 8
add_interface_port core_mem_master core_mem_master_wvalid writeresponsevalid_n Output 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink RST_N reset_n Input 1


# 
# connection point cpu_imem_master
# 
add_interface cpu_imem_master axi4 start
set_interface_property cpu_imem_master associatedClock clock
set_interface_property cpu_imem_master associatedReset reset_sink
set_interface_property cpu_imem_master readIssuingCapability 1
set_interface_property cpu_imem_master writeIssuingCapability 1
set_interface_property cpu_imem_master combinedIssuingCapability 1
set_interface_property cpu_imem_master ENABLED true
set_interface_property cpu_imem_master EXPORT_OF ""
set_interface_property cpu_imem_master PORT_NAME_MAP ""
set_interface_property cpu_imem_master CMSIS_SVD_VARIABLES ""
set_interface_property cpu_imem_master SVD_ADDRESS_GROUP ""

add_interface_port cpu_imem_master cpu_imem_master_araddr araddr Output 64
add_interface_port cpu_imem_master cpu_imem_master_arburst arburst Output 2
add_interface_port cpu_imem_master cpu_imem_master_arcache arcache Output 4
add_interface_port cpu_imem_master cpu_imem_master_arid arid Output 5
add_interface_port cpu_imem_master cpu_imem_master_arlen arlen Output 8
add_interface_port cpu_imem_master cpu_imem_master_arlock arlock Output 1
add_interface_port cpu_imem_master cpu_imem_master_arprot arprot Output 3
add_interface_port cpu_imem_master cpu_imem_master_arqos arqos Output 4
add_interface_port cpu_imem_master cpu_imem_master_arready arready Input 1
add_interface_port cpu_imem_master cpu_imem_master_arregion arregion Output 4
add_interface_port cpu_imem_master cpu_imem_master_arsize arsize Output 3
add_interface_port cpu_imem_master cpu_imem_master_arvalid arvalid Output 1
add_interface_port cpu_imem_master cpu_imem_master_awaddr awaddr Output 64
add_interface_port cpu_imem_master cpu_imem_master_awburst awburst Output 2
add_interface_port cpu_imem_master cpu_imem_master_awcache awcache Output 4
add_interface_port cpu_imem_master cpu_imem_master_awid awid Output 5
add_interface_port cpu_imem_master cpu_imem_master_awlen awlen Output 8
add_interface_port cpu_imem_master cpu_imem_master_awlock awlock Output 1
add_interface_port cpu_imem_master cpu_imem_master_awprot awprot Output 3
add_interface_port cpu_imem_master cpu_imem_master_awqos awqos Output 4
add_interface_port cpu_imem_master cpu_imem_master_awready awready Input 1
add_interface_port cpu_imem_master cpu_imem_master_awregion arregion Output 4
add_interface_port cpu_imem_master cpu_imem_master_awsize arsize Output 3
add_interface_port cpu_imem_master cpu_imem_master_awvalid awvalid Output 1
add_interface_port cpu_imem_master cpu_imem_master_bid bid Input 5
add_interface_port cpu_imem_master cpu_imem_master_bready bready Output 1
add_interface_port cpu_imem_master cpu_imem_master_bresp bresp Input 2
add_interface_port cpu_imem_master cpu_imem_master_bvalid bvalid Input 1
add_interface_port cpu_imem_master cpu_imem_master_rdata rdata Input 64
add_interface_port cpu_imem_master cpu_imem_master_rid rid Input 5
add_interface_port cpu_imem_master cpu_imem_master_rlast rlast Input 1
add_interface_port cpu_imem_master cpu_imem_master_rready rready Output 1
add_interface_port cpu_imem_master cpu_imem_master_rresp rresp Input 2
add_interface_port cpu_imem_master cpu_imem_master_rvalid rvalid Input 1
add_interface_port cpu_imem_master cpu_imem_master_wdata wdata Output 64
add_interface_port cpu_imem_master cpu_imem_master_wlast wlast Output 1
add_interface_port cpu_imem_master cpu_imem_master_wready wready Input 1
add_interface_port cpu_imem_master cpu_imem_master_wstrb wstrb Output 8
add_interface_port cpu_imem_master cpu_imem_master_wvalid wvalid Output 1

