# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/MS Sem 2/ECE 469 HDL/Project 1/Part 1/alu.sv}
