|Equalizer
clk => clk.IN6
RST_n => RST_n.IN1
LED[0] <= <GND>
LED[1] <= <GND>
LED[2] <= <GND>
LED[3] <= <GND>
LED[4] <= <GND>
LED[5] <= <GND>
LED[6] <= <GND>
LED[7] <= <GND>
ADC_SS_n <= slide_intf:islide.SS_n
ADC_MOSI <= slide_intf:islide.MOSI
ADC_SCLK <= slide_intf:islide.SCLK
ADC_MISO => ADC_MISO.IN1
I2S_data => I2S_data.IN1
I2S_ws => I2S_ws.IN1
I2S_sclk => I2S_sclk.IN1
cmd_n <= BT_intf:iBT.cmd_n
sht_dwn <= sht_dwn~reg0.DB_MAX_OUTPUT_PORT_TYPE
lft_PDM <= spkr_drv:ispkr.lft_PDM
rght_PDM <= spkr_drv:ispkr.rght_PDM
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
Flt_n => count_shtdwn.OUTPUTSELECT
next_n => next_n.IN1
prev_n => prev_n.IN1
RX => RX.IN1
TX <= BT_intf:iBT.TX


|Equalizer|rst_synch:irst
clk => rst_n~reg0.CLK
clk => interm.CLK
RST_n => rst_n~reg0.ACLR
RST_n => interm.ACLR
rst_n <= rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|slide_intf:islide
clk => clk.IN1
rst_n => rst_n.IN1
MISO => MISO.IN1
SS_n <= A2D_intf:iA2D_intf.SS_n
SCLK <= A2D_intf:iA2D_intf.SCLK
MOSI <= A2D_intf:iA2D_intf.MOSI
POT_LP[0] <= POT_LP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_LP[1] <= POT_LP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_LP[2] <= POT_LP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_LP[3] <= POT_LP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_LP[4] <= POT_LP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_LP[5] <= POT_LP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_LP[6] <= POT_LP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_LP[7] <= POT_LP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_LP[8] <= POT_LP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_LP[9] <= POT_LP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_LP[10] <= POT_LP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_LP[11] <= POT_LP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B1[0] <= POT_B1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B1[1] <= POT_B1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B1[2] <= POT_B1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B1[3] <= POT_B1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B1[4] <= POT_B1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B1[5] <= POT_B1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B1[6] <= POT_B1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B1[7] <= POT_B1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B1[8] <= POT_B1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B1[9] <= POT_B1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B1[10] <= POT_B1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B1[11] <= POT_B1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B2[0] <= POT_B2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B2[1] <= POT_B2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B2[2] <= POT_B2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B2[3] <= POT_B2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B2[4] <= POT_B2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B2[5] <= POT_B2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B2[6] <= POT_B2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B2[7] <= POT_B2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B2[8] <= POT_B2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B2[9] <= POT_B2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B2[10] <= POT_B2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B2[11] <= POT_B2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B3[0] <= POT_B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B3[1] <= POT_B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B3[2] <= POT_B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B3[3] <= POT_B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B3[4] <= POT_B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B3[5] <= POT_B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B3[6] <= POT_B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B3[7] <= POT_B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B3[8] <= POT_B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B3[9] <= POT_B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B3[10] <= POT_B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_B3[11] <= POT_B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_HP[0] <= POT_HP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_HP[1] <= POT_HP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_HP[2] <= POT_HP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_HP[3] <= POT_HP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_HP[4] <= POT_HP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_HP[5] <= POT_HP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_HP[6] <= POT_HP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_HP[7] <= POT_HP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_HP[8] <= POT_HP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_HP[9] <= POT_HP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_HP[10] <= POT_HP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POT_HP[11] <= POT_HP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VOLUME[0] <= VOLUME[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VOLUME[1] <= VOLUME[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VOLUME[2] <= VOLUME[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VOLUME[3] <= VOLUME[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VOLUME[4] <= VOLUME[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VOLUME[5] <= VOLUME[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VOLUME[6] <= VOLUME[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VOLUME[7] <= VOLUME[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VOLUME[8] <= VOLUME[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VOLUME[9] <= VOLUME[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VOLUME[10] <= VOLUME[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VOLUME[11] <= VOLUME[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|slide_intf:islide|A2D_intf:iA2D_intf
clk => clk.IN1
rst_n => rst_n.IN1
strt_cnv => cnv_cmplt.OUTPUTSELECT
strt_cnv => Selector0.IN3
strt_cnv => Selector2.IN3
strt_cnv => Selector1.IN1
chnnl[0] => cmd[11].IN1
chnnl[1] => cmd[12].IN1
chnnl[2] => cmd[13].IN1
MISO => MISO.IN1
cnv_cmplt <= cnv_cmplt~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= SPI_mstr:SPI_mstr.rd_data
res[1] <= SPI_mstr:SPI_mstr.rd_data
res[2] <= SPI_mstr:SPI_mstr.rd_data
res[3] <= SPI_mstr:SPI_mstr.rd_data
res[4] <= SPI_mstr:SPI_mstr.rd_data
res[5] <= SPI_mstr:SPI_mstr.rd_data
res[6] <= SPI_mstr:SPI_mstr.rd_data
res[7] <= SPI_mstr:SPI_mstr.rd_data
res[8] <= SPI_mstr:SPI_mstr.rd_data
res[9] <= SPI_mstr:SPI_mstr.rd_data
res[10] <= SPI_mstr:SPI_mstr.rd_data
res[11] <= SPI_mstr:SPI_mstr.rd_data
SS_n <= SPI_mstr:SPI_mstr.SS_n
SCLK <= SPI_mstr:SPI_mstr.SCLK
MOSI <= SPI_mstr:SPI_mstr.MOSI


|Equalizer|slide_intf:islide|A2D_intf:iA2D_intf|SPI_mstr:SPI_mstr
clk => done~reg0.CLK
clk => rd_data[0]~reg0.CLK
clk => rd_data[1]~reg0.CLK
clk => rd_data[2]~reg0.CLK
clk => rd_data[3]~reg0.CLK
clk => rd_data[4]~reg0.CLK
clk => rd_data[5]~reg0.CLK
clk => rd_data[6]~reg0.CLK
clk => rd_data[7]~reg0.CLK
clk => rd_data[8]~reg0.CLK
clk => rd_data[9]~reg0.CLK
clk => rd_data[10]~reg0.CLK
clk => rd_data[11]~reg0.CLK
clk => rd_data[12]~reg0.CLK
clk => rd_data[13]~reg0.CLK
clk => rd_data[14]~reg0.CLK
clk => rd_data[15]~reg0.CLK
clk => SS_n~reg0.CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => shift_reg[10].CLK
clk => shift_reg[11].CLK
clk => shift_reg[12].CLK
clk => shift_reg[13].CLK
clk => shift_reg[14].CLK
clk => shift_reg[15].CLK
clk => SCLK_div[0].CLK
clk => SCLK_div[1].CLK
clk => SCLK_div[2].CLK
clk => SCLK_div[3].CLK
clk => bitcountout[0].CLK
clk => bitcountout[1].CLK
clk => bitcountout[2].CLK
clk => bitcountout[3].CLK
clk => bitcountout[4].CLK
clk => state~1.DATAIN
rst_n => SS_n~reg0.PRESET
rst_n => SCLK_div[0].PRESET
rst_n => SCLK_div[1].PRESET
rst_n => SCLK_div[2].ACLR
rst_n => SCLK_div[3].PRESET
rst_n => shift_reg[0].ACLR
rst_n => shift_reg[1].ACLR
rst_n => shift_reg[2].ACLR
rst_n => shift_reg[3].ACLR
rst_n => shift_reg[4].ACLR
rst_n => shift_reg[5].ACLR
rst_n => shift_reg[6].ACLR
rst_n => shift_reg[7].ACLR
rst_n => shift_reg[8].ACLR
rst_n => shift_reg[9].ACLR
rst_n => shift_reg[10].ACLR
rst_n => shift_reg[11].ACLR
rst_n => shift_reg[12].ACLR
rst_n => shift_reg[13].ACLR
rst_n => shift_reg[14].ACLR
rst_n => shift_reg[15].ACLR
rst_n => bitcountout[0].ACLR
rst_n => bitcountout[1].ACLR
rst_n => bitcountout[2].ACLR
rst_n => bitcountout[3].ACLR
rst_n => bitcountout[4].ACLR
rst_n => state~3.DATAIN
rst_n => done~reg0.ENA
rst_n => rd_data[15]~reg0.ENA
rst_n => rd_data[14]~reg0.ENA
rst_n => rd_data[13]~reg0.ENA
rst_n => rd_data[12]~reg0.ENA
rst_n => rd_data[11]~reg0.ENA
rst_n => rd_data[10]~reg0.ENA
rst_n => rd_data[9]~reg0.ENA
rst_n => rd_data[8]~reg0.ENA
rst_n => rd_data[7]~reg0.ENA
rst_n => rd_data[6]~reg0.ENA
rst_n => rd_data[5]~reg0.ENA
rst_n => rd_data[4]~reg0.ENA
rst_n => rd_data[3]~reg0.ENA
rst_n => rd_data[2]~reg0.ENA
rst_n => rd_data[1]~reg0.ENA
rst_n => rd_data[0]~reg0.ENA
SS_n <= SS_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK_div[3].DB_MAX_OUTPUT_PORT_TYPE
MOSI <= shift_reg[15].DB_MAX_OUTPUT_PORT_TYPE
MISO => shift_reg.DATAB
wrt => init.DATAB
wrt => Selector1.IN2
wrt => ld_SCLK.DATAB
wrt => Selector0.IN1
wt_data[0] => shift_reg.DATAB
wt_data[1] => shift_reg.DATAB
wt_data[2] => shift_reg.DATAB
wt_data[3] => shift_reg.DATAB
wt_data[4] => shift_reg.DATAB
wt_data[5] => shift_reg.DATAB
wt_data[6] => shift_reg.DATAB
wt_data[7] => shift_reg.DATAB
wt_data[8] => shift_reg.DATAB
wt_data[9] => shift_reg.DATAB
wt_data[10] => shift_reg.DATAB
wt_data[11] => shift_reg.DATAB
wt_data[12] => shift_reg.DATAB
wt_data[13] => shift_reg.DATAB
wt_data[14] => shift_reg.DATAB
wt_data[15] => shift_reg.DATAB
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|BT_intf:iBT
clk => clk.IN3
rst_n => rst_n.IN3
next_n => next_n.IN1
prev_n => prev_n.IN1
cmd_n <= cmd_n.DB_MAX_OUTPUT_PORT_TYPE
TX <= snd_cmd:SC.TX
RX => RX.IN1


|Equalizer|BT_intf:iBT|PB_rise:BUT1
PB => ff1.DATAIN
clk => ff3.CLK
clk => ff2.CLK
clk => ff1.CLK
rst_n => ff3.ACLR
rst_n => ff2.ACLR
rst_n => ff1.ACLR
rise <= rise.DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|BT_intf:iBT|PB_rise:BUT2
PB => ff1.DATAIN
clk => ff3.CLK
clk => ff2.CLK
clk => ff1.CLK
rst_n => ff3.ACLR
rst_n => ff2.ACLR
rst_n => ff1.ACLR
rise <= rise.DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|BT_intf:iBT|snd_cmd:SC
clk => clk.IN2
rst_n => rst_n.IN1
cmd_start[0] => addr.DATAB
cmd_start[0] => Add1.IN6
cmd_start[1] => addr.DATAB
cmd_start[1] => Add1.IN5
cmd_start[2] => addr.DATAB
cmd_start[2] => Add1.IN4
cmd_start[3] => addr.DATAB
cmd_start[3] => Add1.IN3
cmd_start[4] => addr.DATAB
cmd_start[4] => Add1.IN2
send => addr.OUTPUTSELECT
send => addr.OUTPUTSELECT
send => addr.OUTPUTSELECT
send => addr.OUTPUTSELECT
send => addr.OUTPUTSELECT
send => nxt_state.WAIT1.DATAB
send => Selector0.IN1
send => sum[4].ENA
send => sum[3].ENA
send => sum[2].ENA
send => sum[1].ENA
send => sum[0].ENA
cmd_len[0] => Add1.IN10
cmd_len[1] => Add1.IN9
cmd_len[2] => Add1.IN8
cmd_len[3] => Add1.IN7
resp_rcvd <= resp_rcvd.DB_MAX_OUTPUT_PORT_TYPE
RX => RX.IN1
TX <= UART:iUART.TX


|Equalizer|BT_intf:iBT|snd_cmd:SC|UART:iUART
clk => B002.CLK
clk => B001.CLK
clk => A004.CLK
clk => A001[0].CLK
clk => A001[1].CLK
clk => A001[2].CLK
clk => A001[3].CLK
clk => A001[4].CLK
clk => A001[5].CLK
clk => A001[6].CLK
clk => A001[7].CLK
clk => A001[8].CLK
clk => A003[0].CLK
clk => A003[1].CLK
clk => A003[2].CLK
clk => A003[3].CLK
clk => A003[4].CLK
clk => A003[5].CLK
clk => A003[6].CLK
clk => A003[7].CLK
clk => A003[8].CLK
clk => A002[0].CLK
clk => A002[1].CLK
clk => A002[2].CLK
clk => A002[3].CLK
clk => state.CLK
clk => tx_done~reg0.CLK
clk => A007[0].CLK
clk => A007[1].CLK
clk => A007[2].CLK
clk => A007[3].CLK
clk => A007[4].CLK
clk => A007[5].CLK
clk => A007[6].CLK
clk => A007[7].CLK
clk => A007[8].CLK
clk => A009[0].CLK
clk => A009[1].CLK
clk => A009[2].CLK
clk => A009[3].CLK
clk => A009[4].CLK
clk => A009[5].CLK
clk => A009[6].CLK
clk => A009[7].CLK
clk => A009[8].CLK
clk => A008[0].CLK
clk => A008[1].CLK
clk => A008[2].CLK
clk => A008[3].CLK
clk => A005.CLK
rst_n => A007[0].PRESET
rst_n => A007[1].PRESET
rst_n => A007[2].PRESET
rst_n => A007[3].PRESET
rst_n => A007[4].PRESET
rst_n => A007[5].PRESET
rst_n => A007[6].PRESET
rst_n => A007[7].PRESET
rst_n => A007[8].PRESET
rst_n => A004.ACLR
rst_n => tx_done~reg0.ACLR
rst_n => A005.ACLR
rst_n => A008[0].ACLR
rst_n => A008[1].ACLR
rst_n => A008[2].ACLR
rst_n => A008[3].ACLR
rst_n => A009[0].ACLR
rst_n => A009[1].PRESET
rst_n => A009[2].ACLR
rst_n => A009[3].ACLR
rst_n => A009[4].PRESET
rst_n => A009[5].PRESET
rst_n => A009[6].ACLR
rst_n => A009[7].PRESET
rst_n => A009[8].PRESET
rst_n => state.ACLR
rst_n => A002[0].ACLR
rst_n => A002[1].ACLR
rst_n => A002[2].ACLR
rst_n => A002[3].ACLR
rst_n => A003[0].PRESET
rst_n => A003[1].ACLR
rst_n => A003[2].ACLR
rst_n => A003[3].PRESET
rst_n => A003[4].PRESET
rst_n => A003[5].ACLR
rst_n => A003[6].PRESET
rst_n => A003[7].PRESET
rst_n => A003[8].ACLR
rst_n => B002.PRESET
rst_n => B001.PRESET
RX => B001.DATAIN
TX <= A007[0].DB_MAX_OUTPUT_PORT_TYPE
rx_rdy <= A004.DB_MAX_OUTPUT_PORT_TYPE
clr_rx_rdy => always10.IN1
rx_data[0] <= A001[0].DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= A001[1].DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= A001[2].DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= A001[3].DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= A001[4].DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= A001[5].DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= A001[6].DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= A001[7].DB_MAX_OUTPUT_PORT_TYPE
trmt => tx_done.OUTPUTSELECT
trmt => A006.DATAA
trmt => A010.DATAA
tx_data[0] => A007.DATAB
tx_data[1] => A007.DATAB
tx_data[2] => A007.DATAB
tx_data[3] => A007.DATAB
tx_data[4] => A007.DATAB
tx_data[5] => A007.DATAB
tx_data[6] => A007.DATAB
tx_data[7] => A007.DATAB
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|BT_intf:iBT|snd_cmd:SC|cmdROM:icmdROM
clk => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
dout[0] <= <GND>
dout[1] <= <GND>
dout[2] <= <GND>
dout[3] <= <GND>
dout[4] <= <GND>
dout[5] <= <GND>
dout[6] <= <GND>
dout[7] <= <GND>


|Equalizer|I2S_Slave:iSlave
clk => shft_reg[0].CLK
clk => shft_reg[1].CLK
clk => shft_reg[2].CLK
clk => shft_reg[3].CLK
clk => shft_reg[4].CLK
clk => shft_reg[5].CLK
clk => shft_reg[6].CLK
clk => shft_reg[7].CLK
clk => shft_reg[8].CLK
clk => shft_reg[9].CLK
clk => shft_reg[10].CLK
clk => shft_reg[11].CLK
clk => shft_reg[12].CLK
clk => shft_reg[13].CLK
clk => shft_reg[14].CLK
clk => shft_reg[15].CLK
clk => shft_reg[16].CLK
clk => shft_reg[17].CLK
clk => shft_reg[18].CLK
clk => shft_reg[19].CLK
clk => shft_reg[20].CLK
clk => shft_reg[21].CLK
clk => shft_reg[22].CLK
clk => shft_reg[23].CLK
clk => shft_reg[24].CLK
clk => shft_reg[25].CLK
clk => shft_reg[26].CLK
clk => shft_reg[27].CLK
clk => shft_reg[28].CLK
clk => shft_reg[29].CLK
clk => shft_reg[30].CLK
clk => shft_reg[31].CLK
clk => shft_reg[32].CLK
clk => shft_reg[33].CLK
clk => shft_reg[34].CLK
clk => shft_reg[35].CLK
clk => shft_reg[36].CLK
clk => shft_reg[37].CLK
clk => shft_reg[38].CLK
clk => shft_reg[39].CLK
clk => shft_reg[40].CLK
clk => shft_reg[41].CLK
clk => shft_reg[42].CLK
clk => shft_reg[43].CLK
clk => shft_reg[44].CLK
clk => shft_reg[45].CLK
clk => shft_reg[46].CLK
clk => shft_reg[47].CLK
clk => bit_cntr[0].CLK
clk => bit_cntr[1].CLK
clk => bit_cntr[2].CLK
clk => bit_cntr[3].CLK
clk => bit_cntr[4].CLK
clk => ws_itm3.CLK
clk => ws_itm2.CLK
clk => ws_itm1.CLK
clk => sclk_itm3.CLK
clk => sclk_itm2.CLK
clk => sclk_itm1.CLK
clk => state~1.DATAIN
rst_n => shft_reg[0].ACLR
rst_n => shft_reg[1].ACLR
rst_n => shft_reg[2].ACLR
rst_n => shft_reg[3].ACLR
rst_n => shft_reg[4].ACLR
rst_n => shft_reg[5].ACLR
rst_n => shft_reg[6].ACLR
rst_n => shft_reg[7].ACLR
rst_n => shft_reg[8].ACLR
rst_n => shft_reg[9].ACLR
rst_n => shft_reg[10].ACLR
rst_n => shft_reg[11].ACLR
rst_n => shft_reg[12].ACLR
rst_n => shft_reg[13].ACLR
rst_n => shft_reg[14].ACLR
rst_n => shft_reg[15].ACLR
rst_n => shft_reg[16].ACLR
rst_n => shft_reg[17].ACLR
rst_n => shft_reg[18].ACLR
rst_n => shft_reg[19].ACLR
rst_n => shft_reg[20].ACLR
rst_n => shft_reg[21].ACLR
rst_n => shft_reg[22].ACLR
rst_n => shft_reg[23].ACLR
rst_n => shft_reg[24].ACLR
rst_n => shft_reg[25].ACLR
rst_n => shft_reg[26].ACLR
rst_n => shft_reg[27].ACLR
rst_n => shft_reg[28].ACLR
rst_n => shft_reg[29].ACLR
rst_n => shft_reg[30].ACLR
rst_n => shft_reg[31].ACLR
rst_n => shft_reg[32].ACLR
rst_n => shft_reg[33].ACLR
rst_n => shft_reg[34].ACLR
rst_n => shft_reg[35].ACLR
rst_n => shft_reg[36].ACLR
rst_n => shft_reg[37].ACLR
rst_n => shft_reg[38].ACLR
rst_n => shft_reg[39].ACLR
rst_n => shft_reg[40].ACLR
rst_n => shft_reg[41].ACLR
rst_n => shft_reg[42].ACLR
rst_n => shft_reg[43].ACLR
rst_n => shft_reg[44].ACLR
rst_n => shft_reg[45].ACLR
rst_n => shft_reg[46].ACLR
rst_n => shft_reg[47].ACLR
rst_n => sclk_itm3.ACLR
rst_n => sclk_itm2.ACLR
rst_n => sclk_itm1.ACLR
rst_n => ws_itm3.PRESET
rst_n => ws_itm2.PRESET
rst_n => ws_itm1.PRESET
rst_n => bit_cntr[0].ACLR
rst_n => bit_cntr[1].ACLR
rst_n => bit_cntr[2].ACLR
rst_n => bit_cntr[3].ACLR
rst_n => bit_cntr[4].ACLR
rst_n => state~3.DATAIN
I2S_sclk => sclk_itm1.DATAIN
I2S_ws => always5.IN1
I2S_ws => ws_itm1.DATAIN
I2S_ws => always5.IN1
I2S_data => shft_reg[0].DATAIN
lft_chnnl[0] <= shft_reg[24].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[1] <= shft_reg[25].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[2] <= shft_reg[26].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[3] <= shft_reg[27].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[4] <= shft_reg[28].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[5] <= shft_reg[29].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[6] <= shft_reg[30].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[7] <= shft_reg[31].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[8] <= shft_reg[32].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[9] <= shft_reg[33].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[10] <= shft_reg[34].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[11] <= shft_reg[35].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[12] <= shft_reg[36].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[13] <= shft_reg[37].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[14] <= shft_reg[38].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[15] <= shft_reg[39].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[16] <= shft_reg[40].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[17] <= shft_reg[41].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[18] <= shft_reg[42].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[19] <= shft_reg[43].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[20] <= shft_reg[44].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[21] <= shft_reg[45].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[22] <= shft_reg[46].DB_MAX_OUTPUT_PORT_TYPE
lft_chnnl[23] <= shft_reg[47].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[0] <= shft_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[1] <= shft_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[2] <= shft_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[3] <= shft_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[4] <= shft_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[5] <= shft_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[6] <= shft_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[7] <= shft_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[8] <= shft_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[9] <= shft_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[10] <= shft_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[11] <= shft_reg[11].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[12] <= shft_reg[12].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[13] <= shft_reg[13].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[14] <= shft_reg[14].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[15] <= shft_reg[15].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[16] <= shft_reg[16].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[17] <= shft_reg[17].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[18] <= shft_reg[18].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[19] <= shft_reg[19].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[20] <= shft_reg[20].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[21] <= shft_reg[21].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[22] <= shft_reg[22].DB_MAX_OUTPUT_PORT_TYPE
rght_chnnl[23] <= shft_reg[23].DB_MAX_OUTPUT_PORT_TYPE
vld <= vld.DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|EQ_Engine:iEQ
clk => clk.IN17
rst_n => rst_n.IN17
aud_in_lft[0] => ~NO_FANOUT~
aud_in_lft[1] => ~NO_FANOUT~
aud_in_lft[2] => ~NO_FANOUT~
aud_in_lft[3] => ~NO_FANOUT~
aud_in_lft[4] => ~NO_FANOUT~
aud_in_lft[5] => ~NO_FANOUT~
aud_in_lft[6] => ~NO_FANOUT~
aud_in_lft[7] => ~NO_FANOUT~
aud_in_lft[8] => lft_smpl[0].IN2
aud_in_lft[9] => lft_smpl[1].IN2
aud_in_lft[10] => lft_smpl[2].IN2
aud_in_lft[11] => lft_smpl[3].IN2
aud_in_lft[12] => lft_smpl[4].IN2
aud_in_lft[13] => lft_smpl[5].IN2
aud_in_lft[14] => lft_smpl[6].IN2
aud_in_lft[15] => lft_smpl[7].IN2
aud_in_lft[16] => lft_smpl[8].IN2
aud_in_lft[17] => lft_smpl[9].IN2
aud_in_lft[18] => lft_smpl[10].IN2
aud_in_lft[19] => lft_smpl[11].IN2
aud_in_lft[20] => lft_smpl[12].IN2
aud_in_lft[21] => lft_smpl[13].IN2
aud_in_lft[22] => lft_smpl[14].IN2
aud_in_lft[23] => lft_smpl[15].IN2
aud_in_rght[0] => ~NO_FANOUT~
aud_in_rght[1] => ~NO_FANOUT~
aud_in_rght[2] => ~NO_FANOUT~
aud_in_rght[3] => ~NO_FANOUT~
aud_in_rght[4] => ~NO_FANOUT~
aud_in_rght[5] => ~NO_FANOUT~
aud_in_rght[6] => ~NO_FANOUT~
aud_in_rght[7] => ~NO_FANOUT~
aud_in_rght[8] => rght_smpl[0].IN2
aud_in_rght[9] => rght_smpl[1].IN2
aud_in_rght[10] => rght_smpl[2].IN2
aud_in_rght[11] => rght_smpl[3].IN2
aud_in_rght[12] => rght_smpl[4].IN2
aud_in_rght[13] => rght_smpl[5].IN2
aud_in_rght[14] => rght_smpl[6].IN2
aud_in_rght[15] => rght_smpl[7].IN2
aud_in_rght[16] => rght_smpl[8].IN2
aud_in_rght[17] => rght_smpl[9].IN2
aud_in_rght[18] => rght_smpl[10].IN2
aud_in_rght[19] => rght_smpl[11].IN2
aud_in_rght[20] => rght_smpl[12].IN2
aud_in_rght[21] => rght_smpl[13].IN2
aud_in_rght[22] => rght_smpl[14].IN2
aud_in_rght[23] => rght_smpl[15].IN2
vld => vld.IN1
POT_LP[0] => POT_LP[0].IN2
POT_LP[1] => POT_LP[1].IN2
POT_LP[2] => POT_LP[2].IN2
POT_LP[3] => POT_LP[3].IN2
POT_LP[4] => POT_LP[4].IN2
POT_LP[5] => POT_LP[5].IN2
POT_LP[6] => POT_LP[6].IN2
POT_LP[7] => POT_LP[7].IN2
POT_LP[8] => POT_LP[8].IN2
POT_LP[9] => POT_LP[9].IN2
POT_LP[10] => POT_LP[10].IN2
POT_LP[11] => POT_LP[11].IN2
POT_B1[0] => POT_B1[0].IN2
POT_B1[1] => POT_B1[1].IN2
POT_B1[2] => POT_B1[2].IN2
POT_B1[3] => POT_B1[3].IN2
POT_B1[4] => POT_B1[4].IN2
POT_B1[5] => POT_B1[5].IN2
POT_B1[6] => POT_B1[6].IN2
POT_B1[7] => POT_B1[7].IN2
POT_B1[8] => POT_B1[8].IN2
POT_B1[9] => POT_B1[9].IN2
POT_B1[10] => POT_B1[10].IN2
POT_B1[11] => POT_B1[11].IN2
POT_B2[0] => POT_B2[0].IN2
POT_B2[1] => POT_B2[1].IN2
POT_B2[2] => POT_B2[2].IN2
POT_B2[3] => POT_B2[3].IN2
POT_B2[4] => POT_B2[4].IN2
POT_B2[5] => POT_B2[5].IN2
POT_B2[6] => POT_B2[6].IN2
POT_B2[7] => POT_B2[7].IN2
POT_B2[8] => POT_B2[8].IN2
POT_B2[9] => POT_B2[9].IN2
POT_B2[10] => POT_B2[10].IN2
POT_B2[11] => POT_B2[11].IN2
POT_B3[0] => POT_B3[0].IN2
POT_B3[1] => POT_B3[1].IN2
POT_B3[2] => POT_B3[2].IN2
POT_B3[3] => POT_B3[3].IN2
POT_B3[4] => POT_B3[4].IN2
POT_B3[5] => POT_B3[5].IN2
POT_B3[6] => POT_B3[6].IN2
POT_B3[7] => POT_B3[7].IN2
POT_B3[8] => POT_B3[8].IN2
POT_B3[9] => POT_B3[9].IN2
POT_B3[10] => POT_B3[10].IN2
POT_B3[11] => POT_B3[11].IN2
POT_HP[0] => POT_HP[0].IN2
POT_HP[1] => POT_HP[1].IN2
POT_HP[2] => POT_HP[2].IN2
POT_HP[3] => POT_HP[3].IN2
POT_HP[4] => POT_HP[4].IN2
POT_HP[5] => POT_HP[5].IN2
POT_HP[6] => POT_HP[6].IN2
POT_HP[7] => POT_HP[7].IN2
POT_HP[8] => POT_HP[8].IN2
POT_HP[9] => POT_HP[9].IN2
POT_HP[10] => POT_HP[10].IN2
POT_HP[11] => POT_HP[11].IN2
VOL_POT[0] => Mult0.IN28
VOL_POT[0] => Mult1.IN28
VOL_POT[1] => Mult0.IN27
VOL_POT[1] => Mult1.IN27
VOL_POT[2] => Mult0.IN26
VOL_POT[2] => Mult1.IN26
VOL_POT[3] => Mult0.IN25
VOL_POT[3] => Mult1.IN25
VOL_POT[4] => Mult0.IN24
VOL_POT[4] => Mult1.IN24
VOL_POT[5] => Mult0.IN23
VOL_POT[5] => Mult1.IN23
VOL_POT[6] => Mult0.IN22
VOL_POT[6] => Mult1.IN22
VOL_POT[7] => Mult0.IN21
VOL_POT[7] => Mult1.IN21
VOL_POT[8] => Mult0.IN20
VOL_POT[8] => Mult1.IN20
VOL_POT[9] => Mult0.IN19
VOL_POT[9] => Mult1.IN19
VOL_POT[10] => Mult0.IN18
VOL_POT[10] => Mult1.IN18
VOL_POT[11] => Mult0.IN17
VOL_POT[11] => Mult1.IN17
aud_out_lft[0] <= prod_flopped1[12].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[1] <= prod_flopped1[13].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[2] <= prod_flopped1[14].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[3] <= prod_flopped1[15].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[4] <= prod_flopped1[16].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[5] <= prod_flopped1[17].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[6] <= prod_flopped1[18].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[7] <= prod_flopped1[19].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[8] <= prod_flopped1[20].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[9] <= prod_flopped1[21].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[10] <= prod_flopped1[22].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[11] <= prod_flopped1[23].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[12] <= prod_flopped1[24].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[13] <= prod_flopped1[25].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[14] <= prod_flopped1[26].DB_MAX_OUTPUT_PORT_TYPE
aud_out_lft[15] <= prod_flopped1[27].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[0] <= prod_flopped2[12].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[1] <= prod_flopped2[13].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[2] <= prod_flopped2[14].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[3] <= prod_flopped2[15].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[4] <= prod_flopped2[16].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[5] <= prod_flopped2[17].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[6] <= prod_flopped2[18].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[7] <= prod_flopped2[19].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[8] <= prod_flopped2[20].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[9] <= prod_flopped2[21].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[10] <= prod_flopped2[22].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[11] <= prod_flopped2[23].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[12] <= prod_flopped2[24].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[13] <= prod_flopped2[25].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[14] <= prod_flopped2[26].DB_MAX_OUTPUT_PORT_TYPE
aud_out_rght[15] <= prod_flopped2[27].DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|EQ_Engine:iEQ|high_freq_queue:ihigh_freq
clk => clk.IN2
rst_n => read_ptr[0].ACLR
rst_n => read_ptr[1].ACLR
rst_n => read_ptr[2].ACLR
rst_n => read_ptr[3].ACLR
rst_n => read_ptr[4].ACLR
rst_n => read_ptr[5].ACLR
rst_n => read_ptr[6].ACLR
rst_n => read_ptr[7].ACLR
rst_n => read_ptr[8].ACLR
rst_n => read_ptr[9].ACLR
rst_n => read_ptr[10].ACLR
rst_n => new_ptr[0].ACLR
rst_n => new_ptr[1].ACLR
rst_n => new_ptr[2].ACLR
rst_n => new_ptr[3].ACLR
rst_n => new_ptr[4].ACLR
rst_n => new_ptr[5].ACLR
rst_n => new_ptr[6].ACLR
rst_n => new_ptr[7].ACLR
rst_n => new_ptr[8].ACLR
rst_n => new_ptr[9].ACLR
rst_n => new_ptr[10].ACLR
rst_n => old_ptr[0].ACLR
rst_n => old_ptr[1].ACLR
rst_n => old_ptr[2].ACLR
rst_n => old_ptr[3].ACLR
rst_n => old_ptr[4].ACLR
rst_n => old_ptr[5].ACLR
rst_n => old_ptr[6].ACLR
rst_n => old_ptr[7].ACLR
rst_n => old_ptr[8].ACLR
rst_n => old_ptr[9].ACLR
rst_n => old_ptr[10].ACLR
rst_n => queuefull.ACLR
rst_n => state~3.DATAIN
wrt_smpl => wrt_smpl.IN2
lft_smpl[0] => lft_smpl[0].IN1
lft_smpl[1] => lft_smpl[1].IN1
lft_smpl[2] => lft_smpl[2].IN1
lft_smpl[3] => lft_smpl[3].IN1
lft_smpl[4] => lft_smpl[4].IN1
lft_smpl[5] => lft_smpl[5].IN1
lft_smpl[6] => lft_smpl[6].IN1
lft_smpl[7] => lft_smpl[7].IN1
lft_smpl[8] => lft_smpl[8].IN1
lft_smpl[9] => lft_smpl[9].IN1
lft_smpl[10] => lft_smpl[10].IN1
lft_smpl[11] => lft_smpl[11].IN1
lft_smpl[12] => lft_smpl[12].IN1
lft_smpl[13] => lft_smpl[13].IN1
lft_smpl[14] => lft_smpl[14].IN1
lft_smpl[15] => lft_smpl[15].IN1
rght_smpl[0] => rght_smpl[0].IN1
rght_smpl[1] => rght_smpl[1].IN1
rght_smpl[2] => rght_smpl[2].IN1
rght_smpl[3] => rght_smpl[3].IN1
rght_smpl[4] => rght_smpl[4].IN1
rght_smpl[5] => rght_smpl[5].IN1
rght_smpl[6] => rght_smpl[6].IN1
rght_smpl[7] => rght_smpl[7].IN1
rght_smpl[8] => rght_smpl[8].IN1
rght_smpl[9] => rght_smpl[9].IN1
rght_smpl[10] => rght_smpl[10].IN1
rght_smpl[11] => rght_smpl[11].IN1
rght_smpl[12] => rght_smpl[12].IN1
rght_smpl[13] => rght_smpl[13].IN1
rght_smpl[14] => rght_smpl[14].IN1
rght_smpl[15] => rght_smpl[15].IN1
sequencing <= sequencing.DB_MAX_OUTPUT_PORT_TYPE
lft_out[0] <= dualPort1536x16:lMem.rdata
lft_out[1] <= dualPort1536x16:lMem.rdata
lft_out[2] <= dualPort1536x16:lMem.rdata
lft_out[3] <= dualPort1536x16:lMem.rdata
lft_out[4] <= dualPort1536x16:lMem.rdata
lft_out[5] <= dualPort1536x16:lMem.rdata
lft_out[6] <= dualPort1536x16:lMem.rdata
lft_out[7] <= dualPort1536x16:lMem.rdata
lft_out[8] <= dualPort1536x16:lMem.rdata
lft_out[9] <= dualPort1536x16:lMem.rdata
lft_out[10] <= dualPort1536x16:lMem.rdata
lft_out[11] <= dualPort1536x16:lMem.rdata
lft_out[12] <= dualPort1536x16:lMem.rdata
lft_out[13] <= dualPort1536x16:lMem.rdata
lft_out[14] <= dualPort1536x16:lMem.rdata
lft_out[15] <= dualPort1536x16:lMem.rdata
rght_out[0] <= dualPort1536x16:rMem.rdata
rght_out[1] <= dualPort1536x16:rMem.rdata
rght_out[2] <= dualPort1536x16:rMem.rdata
rght_out[3] <= dualPort1536x16:rMem.rdata
rght_out[4] <= dualPort1536x16:rMem.rdata
rght_out[5] <= dualPort1536x16:rMem.rdata
rght_out[6] <= dualPort1536x16:rMem.rdata
rght_out[7] <= dualPort1536x16:rMem.rdata
rght_out[8] <= dualPort1536x16:rMem.rdata
rght_out[9] <= dualPort1536x16:rMem.rdata
rght_out[10] <= dualPort1536x16:rMem.rdata
rght_out[11] <= dualPort1536x16:rMem.rdata
rght_out[12] <= dualPort1536x16:rMem.rdata
rght_out[13] <= dualPort1536x16:rMem.rdata
rght_out[14] <= dualPort1536x16:rMem.rdata
rght_out[15] <= dualPort1536x16:rMem.rdata


|Equalizer|EQ_Engine:iEQ|high_freq_queue:ihigh_freq|dualPort1536x16:lMem
clk => ~NO_FANOUT~
we => ~NO_FANOUT~
waddr[0] => ~NO_FANOUT~
waddr[1] => ~NO_FANOUT~
waddr[2] => ~NO_FANOUT~
waddr[3] => ~NO_FANOUT~
waddr[4] => ~NO_FANOUT~
waddr[5] => ~NO_FANOUT~
waddr[6] => ~NO_FANOUT~
waddr[7] => ~NO_FANOUT~
waddr[8] => ~NO_FANOUT~
waddr[9] => ~NO_FANOUT~
waddr[10] => ~NO_FANOUT~
raddr[0] => ~NO_FANOUT~
raddr[1] => ~NO_FANOUT~
raddr[2] => ~NO_FANOUT~
raddr[3] => ~NO_FANOUT~
raddr[4] => ~NO_FANOUT~
raddr[5] => ~NO_FANOUT~
raddr[6] => ~NO_FANOUT~
raddr[7] => ~NO_FANOUT~
raddr[8] => ~NO_FANOUT~
raddr[9] => ~NO_FANOUT~
raddr[10] => ~NO_FANOUT~
wdata[0] => ~NO_FANOUT~
wdata[1] => ~NO_FANOUT~
wdata[2] => ~NO_FANOUT~
wdata[3] => ~NO_FANOUT~
wdata[4] => ~NO_FANOUT~
wdata[5] => ~NO_FANOUT~
wdata[6] => ~NO_FANOUT~
wdata[7] => ~NO_FANOUT~
wdata[8] => ~NO_FANOUT~
wdata[9] => ~NO_FANOUT~
wdata[10] => ~NO_FANOUT~
wdata[11] => ~NO_FANOUT~
wdata[12] => ~NO_FANOUT~
wdata[13] => ~NO_FANOUT~
wdata[14] => ~NO_FANOUT~
wdata[15] => ~NO_FANOUT~
rdata[0] <= <GND>
rdata[1] <= <GND>
rdata[2] <= <GND>
rdata[3] <= <GND>
rdata[4] <= <GND>
rdata[5] <= <GND>
rdata[6] <= <GND>
rdata[7] <= <GND>
rdata[8] <= <GND>
rdata[9] <= <GND>
rdata[10] <= <GND>
rdata[11] <= <GND>
rdata[12] <= <GND>
rdata[13] <= <GND>
rdata[14] <= <GND>
rdata[15] <= <GND>


|Equalizer|EQ_Engine:iEQ|high_freq_queue:ihigh_freq|dualPort1536x16:rMem
clk => ~NO_FANOUT~
we => ~NO_FANOUT~
waddr[0] => ~NO_FANOUT~
waddr[1] => ~NO_FANOUT~
waddr[2] => ~NO_FANOUT~
waddr[3] => ~NO_FANOUT~
waddr[4] => ~NO_FANOUT~
waddr[5] => ~NO_FANOUT~
waddr[6] => ~NO_FANOUT~
waddr[7] => ~NO_FANOUT~
waddr[8] => ~NO_FANOUT~
waddr[9] => ~NO_FANOUT~
waddr[10] => ~NO_FANOUT~
raddr[0] => ~NO_FANOUT~
raddr[1] => ~NO_FANOUT~
raddr[2] => ~NO_FANOUT~
raddr[3] => ~NO_FANOUT~
raddr[4] => ~NO_FANOUT~
raddr[5] => ~NO_FANOUT~
raddr[6] => ~NO_FANOUT~
raddr[7] => ~NO_FANOUT~
raddr[8] => ~NO_FANOUT~
raddr[9] => ~NO_FANOUT~
raddr[10] => ~NO_FANOUT~
wdata[0] => ~NO_FANOUT~
wdata[1] => ~NO_FANOUT~
wdata[2] => ~NO_FANOUT~
wdata[3] => ~NO_FANOUT~
wdata[4] => ~NO_FANOUT~
wdata[5] => ~NO_FANOUT~
wdata[6] => ~NO_FANOUT~
wdata[7] => ~NO_FANOUT~
wdata[8] => ~NO_FANOUT~
wdata[9] => ~NO_FANOUT~
wdata[10] => ~NO_FANOUT~
wdata[11] => ~NO_FANOUT~
wdata[12] => ~NO_FANOUT~
wdata[13] => ~NO_FANOUT~
wdata[14] => ~NO_FANOUT~
wdata[15] => ~NO_FANOUT~
rdata[0] <= <GND>
rdata[1] <= <GND>
rdata[2] <= <GND>
rdata[3] <= <GND>
rdata[4] <= <GND>
rdata[5] <= <GND>
rdata[6] <= <GND>
rdata[7] <= <GND>
rdata[8] <= <GND>
rdata[9] <= <GND>
rdata[10] <= <GND>
rdata[11] <= <GND>
rdata[12] <= <GND>
rdata[13] <= <GND>
rdata[14] <= <GND>
rdata[15] <= <GND>


|Equalizer|EQ_Engine:iEQ|low_freq_queue:ilow_freq
clk => clk.IN2
rst_n => read_ptr[0].ACLR
rst_n => read_ptr[1].ACLR
rst_n => read_ptr[2].ACLR
rst_n => read_ptr[3].ACLR
rst_n => read_ptr[4].ACLR
rst_n => read_ptr[5].ACLR
rst_n => read_ptr[6].ACLR
rst_n => read_ptr[7].ACLR
rst_n => read_ptr[8].ACLR
rst_n => read_ptr[9].ACLR
rst_n => new_ptr[0].ACLR
rst_n => new_ptr[1].ACLR
rst_n => new_ptr[2].ACLR
rst_n => new_ptr[3].ACLR
rst_n => new_ptr[4].ACLR
rst_n => new_ptr[5].ACLR
rst_n => new_ptr[6].ACLR
rst_n => new_ptr[7].ACLR
rst_n => new_ptr[8].ACLR
rst_n => new_ptr[9].ACLR
rst_n => old_ptr[0].ACLR
rst_n => old_ptr[1].ACLR
rst_n => old_ptr[2].ACLR
rst_n => old_ptr[3].ACLR
rst_n => old_ptr[4].ACLR
rst_n => old_ptr[5].ACLR
rst_n => old_ptr[6].ACLR
rst_n => old_ptr[7].ACLR
rst_n => old_ptr[8].ACLR
rst_n => old_ptr[9].ACLR
rst_n => queuefull.ACLR
rst_n => state~3.DATAIN
wrt_smpl => wrt_smpl.IN2
lft_smpl[0] => lft_smpl[0].IN1
lft_smpl[1] => lft_smpl[1].IN1
lft_smpl[2] => lft_smpl[2].IN1
lft_smpl[3] => lft_smpl[3].IN1
lft_smpl[4] => lft_smpl[4].IN1
lft_smpl[5] => lft_smpl[5].IN1
lft_smpl[6] => lft_smpl[6].IN1
lft_smpl[7] => lft_smpl[7].IN1
lft_smpl[8] => lft_smpl[8].IN1
lft_smpl[9] => lft_smpl[9].IN1
lft_smpl[10] => lft_smpl[10].IN1
lft_smpl[11] => lft_smpl[11].IN1
lft_smpl[12] => lft_smpl[12].IN1
lft_smpl[13] => lft_smpl[13].IN1
lft_smpl[14] => lft_smpl[14].IN1
lft_smpl[15] => lft_smpl[15].IN1
rght_smpl[0] => rght_smpl[0].IN1
rght_smpl[1] => rght_smpl[1].IN1
rght_smpl[2] => rght_smpl[2].IN1
rght_smpl[3] => rght_smpl[3].IN1
rght_smpl[4] => rght_smpl[4].IN1
rght_smpl[5] => rght_smpl[5].IN1
rght_smpl[6] => rght_smpl[6].IN1
rght_smpl[7] => rght_smpl[7].IN1
rght_smpl[8] => rght_smpl[8].IN1
rght_smpl[9] => rght_smpl[9].IN1
rght_smpl[10] => rght_smpl[10].IN1
rght_smpl[11] => rght_smpl[11].IN1
rght_smpl[12] => rght_smpl[12].IN1
rght_smpl[13] => rght_smpl[13].IN1
rght_smpl[14] => rght_smpl[14].IN1
rght_smpl[15] => rght_smpl[15].IN1
sequencing <= sequencing.DB_MAX_OUTPUT_PORT_TYPE
lft_out[0] <= dualPort1024x16:lMem.rdata
lft_out[1] <= dualPort1024x16:lMem.rdata
lft_out[2] <= dualPort1024x16:lMem.rdata
lft_out[3] <= dualPort1024x16:lMem.rdata
lft_out[4] <= dualPort1024x16:lMem.rdata
lft_out[5] <= dualPort1024x16:lMem.rdata
lft_out[6] <= dualPort1024x16:lMem.rdata
lft_out[7] <= dualPort1024x16:lMem.rdata
lft_out[8] <= dualPort1024x16:lMem.rdata
lft_out[9] <= dualPort1024x16:lMem.rdata
lft_out[10] <= dualPort1024x16:lMem.rdata
lft_out[11] <= dualPort1024x16:lMem.rdata
lft_out[12] <= dualPort1024x16:lMem.rdata
lft_out[13] <= dualPort1024x16:lMem.rdata
lft_out[14] <= dualPort1024x16:lMem.rdata
lft_out[15] <= dualPort1024x16:lMem.rdata
rght_out[0] <= dualPort1024x16:rMem.rdata
rght_out[1] <= dualPort1024x16:rMem.rdata
rght_out[2] <= dualPort1024x16:rMem.rdata
rght_out[3] <= dualPort1024x16:rMem.rdata
rght_out[4] <= dualPort1024x16:rMem.rdata
rght_out[5] <= dualPort1024x16:rMem.rdata
rght_out[6] <= dualPort1024x16:rMem.rdata
rght_out[7] <= dualPort1024x16:rMem.rdata
rght_out[8] <= dualPort1024x16:rMem.rdata
rght_out[9] <= dualPort1024x16:rMem.rdata
rght_out[10] <= dualPort1024x16:rMem.rdata
rght_out[11] <= dualPort1024x16:rMem.rdata
rght_out[12] <= dualPort1024x16:rMem.rdata
rght_out[13] <= dualPort1024x16:rMem.rdata
rght_out[14] <= dualPort1024x16:rMem.rdata
rght_out[15] <= dualPort1024x16:rMem.rdata


|Equalizer|EQ_Engine:iEQ|low_freq_queue:ilow_freq|dualPort1024x16:lMem
clk => ~NO_FANOUT~
we => ~NO_FANOUT~
waddr[0] => ~NO_FANOUT~
waddr[1] => ~NO_FANOUT~
waddr[2] => ~NO_FANOUT~
waddr[3] => ~NO_FANOUT~
waddr[4] => ~NO_FANOUT~
waddr[5] => ~NO_FANOUT~
waddr[6] => ~NO_FANOUT~
waddr[7] => ~NO_FANOUT~
waddr[8] => ~NO_FANOUT~
waddr[9] => ~NO_FANOUT~
raddr[0] => ~NO_FANOUT~
raddr[1] => ~NO_FANOUT~
raddr[2] => ~NO_FANOUT~
raddr[3] => ~NO_FANOUT~
raddr[4] => ~NO_FANOUT~
raddr[5] => ~NO_FANOUT~
raddr[6] => ~NO_FANOUT~
raddr[7] => ~NO_FANOUT~
raddr[8] => ~NO_FANOUT~
raddr[9] => ~NO_FANOUT~
wdata[0] => ~NO_FANOUT~
wdata[1] => ~NO_FANOUT~
wdata[2] => ~NO_FANOUT~
wdata[3] => ~NO_FANOUT~
wdata[4] => ~NO_FANOUT~
wdata[5] => ~NO_FANOUT~
wdata[6] => ~NO_FANOUT~
wdata[7] => ~NO_FANOUT~
wdata[8] => ~NO_FANOUT~
wdata[9] => ~NO_FANOUT~
wdata[10] => ~NO_FANOUT~
wdata[11] => ~NO_FANOUT~
wdata[12] => ~NO_FANOUT~
wdata[13] => ~NO_FANOUT~
wdata[14] => ~NO_FANOUT~
wdata[15] => ~NO_FANOUT~
rdata[0] <= <GND>
rdata[1] <= <GND>
rdata[2] <= <GND>
rdata[3] <= <GND>
rdata[4] <= <GND>
rdata[5] <= <GND>
rdata[6] <= <GND>
rdata[7] <= <GND>
rdata[8] <= <GND>
rdata[9] <= <GND>
rdata[10] <= <GND>
rdata[11] <= <GND>
rdata[12] <= <GND>
rdata[13] <= <GND>
rdata[14] <= <GND>
rdata[15] <= <GND>


|Equalizer|EQ_Engine:iEQ|low_freq_queue:ilow_freq|dualPort1024x16:rMem
clk => ~NO_FANOUT~
we => ~NO_FANOUT~
waddr[0] => ~NO_FANOUT~
waddr[1] => ~NO_FANOUT~
waddr[2] => ~NO_FANOUT~
waddr[3] => ~NO_FANOUT~
waddr[4] => ~NO_FANOUT~
waddr[5] => ~NO_FANOUT~
waddr[6] => ~NO_FANOUT~
waddr[7] => ~NO_FANOUT~
waddr[8] => ~NO_FANOUT~
waddr[9] => ~NO_FANOUT~
raddr[0] => ~NO_FANOUT~
raddr[1] => ~NO_FANOUT~
raddr[2] => ~NO_FANOUT~
raddr[3] => ~NO_FANOUT~
raddr[4] => ~NO_FANOUT~
raddr[5] => ~NO_FANOUT~
raddr[6] => ~NO_FANOUT~
raddr[7] => ~NO_FANOUT~
raddr[8] => ~NO_FANOUT~
raddr[9] => ~NO_FANOUT~
wdata[0] => ~NO_FANOUT~
wdata[1] => ~NO_FANOUT~
wdata[2] => ~NO_FANOUT~
wdata[3] => ~NO_FANOUT~
wdata[4] => ~NO_FANOUT~
wdata[5] => ~NO_FANOUT~
wdata[6] => ~NO_FANOUT~
wdata[7] => ~NO_FANOUT~
wdata[8] => ~NO_FANOUT~
wdata[9] => ~NO_FANOUT~
wdata[10] => ~NO_FANOUT~
wdata[11] => ~NO_FANOUT~
wdata[12] => ~NO_FANOUT~
wdata[13] => ~NO_FANOUT~
wdata[14] => ~NO_FANOUT~
wdata[15] => ~NO_FANOUT~
rdata[0] <= <GND>
rdata[1] <= <GND>
rdata[2] <= <GND>
rdata[3] <= <GND>
rdata[4] <= <GND>
rdata[5] <= <GND>
rdata[6] <= <GND>
rdata[7] <= <GND>
rdata[8] <= <GND>
rdata[9] <= <GND>
rdata[10] <= <GND>
rdata[11] <= <GND>
rdata[12] <= <GND>
rdata[13] <= <GND>
rdata[14] <= <GND>
rdata[15] <= <GND>


|Equalizer|EQ_Engine:iEQ|FIR_LP:iFIR_LP
clk => clk.IN1
rst_n => rght_full_out[0].ACLR
rst_n => rght_full_out[1].ACLR
rst_n => rght_full_out[2].ACLR
rst_n => rght_full_out[3].ACLR
rst_n => rght_full_out[4].ACLR
rst_n => rght_full_out[5].ACLR
rst_n => rght_full_out[6].ACLR
rst_n => rght_full_out[7].ACLR
rst_n => rght_full_out[8].ACLR
rst_n => rght_full_out[9].ACLR
rst_n => rght_full_out[10].ACLR
rst_n => rght_full_out[11].ACLR
rst_n => rght_full_out[12].ACLR
rst_n => rght_full_out[13].ACLR
rst_n => rght_full_out[14].ACLR
rst_n => rght_full_out[15].ACLR
rst_n => rght_full_out[16].ACLR
rst_n => rght_full_out[17].ACLR
rst_n => rght_full_out[18].ACLR
rst_n => rght_full_out[19].ACLR
rst_n => rght_full_out[20].ACLR
rst_n => rght_full_out[21].ACLR
rst_n => rght_full_out[22].ACLR
rst_n => rght_full_out[23].ACLR
rst_n => rght_full_out[24].ACLR
rst_n => rght_full_out[25].ACLR
rst_n => rght_full_out[26].ACLR
rst_n => rght_full_out[27].ACLR
rst_n => rght_full_out[28].ACLR
rst_n => rght_full_out[29].ACLR
rst_n => rght_full_out[30].ACLR
rst_n => rght_full_out[31].ACLR
rst_n => lft_full_out[0].ACLR
rst_n => lft_full_out[1].ACLR
rst_n => lft_full_out[2].ACLR
rst_n => lft_full_out[3].ACLR
rst_n => lft_full_out[4].ACLR
rst_n => lft_full_out[5].ACLR
rst_n => lft_full_out[6].ACLR
rst_n => lft_full_out[7].ACLR
rst_n => lft_full_out[8].ACLR
rst_n => lft_full_out[9].ACLR
rst_n => lft_full_out[10].ACLR
rst_n => lft_full_out[11].ACLR
rst_n => lft_full_out[12].ACLR
rst_n => lft_full_out[13].ACLR
rst_n => lft_full_out[14].ACLR
rst_n => lft_full_out[15].ACLR
rst_n => lft_full_out[16].ACLR
rst_n => lft_full_out[17].ACLR
rst_n => lft_full_out[18].ACLR
rst_n => lft_full_out[19].ACLR
rst_n => lft_full_out[20].ACLR
rst_n => lft_full_out[21].ACLR
rst_n => lft_full_out[22].ACLR
rst_n => lft_full_out[23].ACLR
rst_n => lft_full_out[24].ACLR
rst_n => lft_full_out[25].ACLR
rst_n => lft_full_out[26].ACLR
rst_n => lft_full_out[27].ACLR
rst_n => lft_full_out[28].ACLR
rst_n => lft_full_out[29].ACLR
rst_n => lft_full_out[30].ACLR
rst_n => lft_full_out[31].ACLR
rst_n => ROM_addr_flop[0].ACLR
rst_n => ROM_addr_flop[1].ACLR
rst_n => ROM_addr_flop[2].ACLR
rst_n => ROM_addr_flop[3].ACLR
rst_n => ROM_addr_flop[4].ACLR
rst_n => ROM_addr_flop[5].ACLR
rst_n => ROM_addr_flop[6].ACLR
rst_n => ROM_addr_flop[7].ACLR
rst_n => ROM_addr_flop[8].ACLR
rst_n => ROM_addr_flop[9].ACLR
rst_n => state.ACLR
sequencing => rst_out.DATAB
sequencing => rst_addr.DATAA
sequencing => state.DATAIN
lft_in[0] => Mult0.IN15
lft_in[1] => Mult0.IN14
lft_in[2] => Mult0.IN13
lft_in[3] => Mult0.IN12
lft_in[4] => Mult0.IN11
lft_in[5] => Mult0.IN10
lft_in[6] => Mult0.IN9
lft_in[7] => Mult0.IN8
lft_in[8] => Mult0.IN7
lft_in[9] => Mult0.IN6
lft_in[10] => Mult0.IN5
lft_in[11] => Mult0.IN4
lft_in[12] => Mult0.IN3
lft_in[13] => Mult0.IN2
lft_in[14] => Mult0.IN1
lft_in[15] => Mult0.IN0
rght_in[0] => Mult1.IN15
rght_in[1] => Mult1.IN14
rght_in[2] => Mult1.IN13
rght_in[3] => Mult1.IN12
rght_in[4] => Mult1.IN11
rght_in[5] => Mult1.IN10
rght_in[6] => Mult1.IN9
rght_in[7] => Mult1.IN8
rght_in[8] => Mult1.IN7
rght_in[9] => Mult1.IN6
rght_in[10] => Mult1.IN5
rght_in[11] => Mult1.IN4
rght_in[12] => Mult1.IN3
rght_in[13] => Mult1.IN2
rght_in[14] => Mult1.IN1
rght_in[15] => Mult1.IN0
lft_out[0] <= lft_full_out[15].DB_MAX_OUTPUT_PORT_TYPE
lft_out[1] <= lft_full_out[16].DB_MAX_OUTPUT_PORT_TYPE
lft_out[2] <= lft_full_out[17].DB_MAX_OUTPUT_PORT_TYPE
lft_out[3] <= lft_full_out[18].DB_MAX_OUTPUT_PORT_TYPE
lft_out[4] <= lft_full_out[19].DB_MAX_OUTPUT_PORT_TYPE
lft_out[5] <= lft_full_out[20].DB_MAX_OUTPUT_PORT_TYPE
lft_out[6] <= lft_full_out[21].DB_MAX_OUTPUT_PORT_TYPE
lft_out[7] <= lft_full_out[22].DB_MAX_OUTPUT_PORT_TYPE
lft_out[8] <= lft_full_out[23].DB_MAX_OUTPUT_PORT_TYPE
lft_out[9] <= lft_full_out[24].DB_MAX_OUTPUT_PORT_TYPE
lft_out[10] <= lft_full_out[25].DB_MAX_OUTPUT_PORT_TYPE
lft_out[11] <= lft_full_out[26].DB_MAX_OUTPUT_PORT_TYPE
lft_out[12] <= lft_full_out[27].DB_MAX_OUTPUT_PORT_TYPE
lft_out[13] <= lft_full_out[28].DB_MAX_OUTPUT_PORT_TYPE
lft_out[14] <= lft_full_out[29].DB_MAX_OUTPUT_PORT_TYPE
lft_out[15] <= lft_full_out[30].DB_MAX_OUTPUT_PORT_TYPE
rght_out[0] <= rght_full_out[15].DB_MAX_OUTPUT_PORT_TYPE
rght_out[1] <= rght_full_out[16].DB_MAX_OUTPUT_PORT_TYPE
rght_out[2] <= rght_full_out[17].DB_MAX_OUTPUT_PORT_TYPE
rght_out[3] <= rght_full_out[18].DB_MAX_OUTPUT_PORT_TYPE
rght_out[4] <= rght_full_out[19].DB_MAX_OUTPUT_PORT_TYPE
rght_out[5] <= rght_full_out[20].DB_MAX_OUTPUT_PORT_TYPE
rght_out[6] <= rght_full_out[21].DB_MAX_OUTPUT_PORT_TYPE
rght_out[7] <= rght_full_out[22].DB_MAX_OUTPUT_PORT_TYPE
rght_out[8] <= rght_full_out[23].DB_MAX_OUTPUT_PORT_TYPE
rght_out[9] <= rght_full_out[24].DB_MAX_OUTPUT_PORT_TYPE
rght_out[10] <= rght_full_out[25].DB_MAX_OUTPUT_PORT_TYPE
rght_out[11] <= rght_full_out[26].DB_MAX_OUTPUT_PORT_TYPE
rght_out[12] <= rght_full_out[27].DB_MAX_OUTPUT_PORT_TYPE
rght_out[13] <= rght_full_out[28].DB_MAX_OUTPUT_PORT_TYPE
rght_out[14] <= rght_full_out[29].DB_MAX_OUTPUT_PORT_TYPE
rght_out[15] <= rght_full_out[30].DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|EQ_Engine:iEQ|FIR_LP:iFIR_LP|ROM_LP:romLP
clk => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
dout[0] <= <GND>
dout[1] <= <GND>
dout[2] <= <GND>
dout[3] <= <GND>
dout[4] <= <GND>
dout[5] <= <GND>
dout[6] <= <GND>
dout[7] <= <GND>
dout[8] <= <GND>
dout[9] <= <GND>
dout[10] <= <GND>
dout[11] <= <GND>
dout[12] <= <GND>
dout[13] <= <GND>
dout[14] <= <GND>
dout[15] <= <GND>


|Equalizer|EQ_Engine:iEQ|FIR_B1:iFIR_B1
clk => clk.IN1
rst_n => rght_full_out[0].ACLR
rst_n => rght_full_out[1].ACLR
rst_n => rght_full_out[2].ACLR
rst_n => rght_full_out[3].ACLR
rst_n => rght_full_out[4].ACLR
rst_n => rght_full_out[5].ACLR
rst_n => rght_full_out[6].ACLR
rst_n => rght_full_out[7].ACLR
rst_n => rght_full_out[8].ACLR
rst_n => rght_full_out[9].ACLR
rst_n => rght_full_out[10].ACLR
rst_n => rght_full_out[11].ACLR
rst_n => rght_full_out[12].ACLR
rst_n => rght_full_out[13].ACLR
rst_n => rght_full_out[14].ACLR
rst_n => rght_full_out[15].ACLR
rst_n => rght_full_out[16].ACLR
rst_n => rght_full_out[17].ACLR
rst_n => rght_full_out[18].ACLR
rst_n => rght_full_out[19].ACLR
rst_n => rght_full_out[20].ACLR
rst_n => rght_full_out[21].ACLR
rst_n => rght_full_out[22].ACLR
rst_n => rght_full_out[23].ACLR
rst_n => rght_full_out[24].ACLR
rst_n => rght_full_out[25].ACLR
rst_n => rght_full_out[26].ACLR
rst_n => rght_full_out[27].ACLR
rst_n => rght_full_out[28].ACLR
rst_n => rght_full_out[29].ACLR
rst_n => rght_full_out[30].ACLR
rst_n => rght_full_out[31].ACLR
rst_n => lft_full_out[0].ACLR
rst_n => lft_full_out[1].ACLR
rst_n => lft_full_out[2].ACLR
rst_n => lft_full_out[3].ACLR
rst_n => lft_full_out[4].ACLR
rst_n => lft_full_out[5].ACLR
rst_n => lft_full_out[6].ACLR
rst_n => lft_full_out[7].ACLR
rst_n => lft_full_out[8].ACLR
rst_n => lft_full_out[9].ACLR
rst_n => lft_full_out[10].ACLR
rst_n => lft_full_out[11].ACLR
rst_n => lft_full_out[12].ACLR
rst_n => lft_full_out[13].ACLR
rst_n => lft_full_out[14].ACLR
rst_n => lft_full_out[15].ACLR
rst_n => lft_full_out[16].ACLR
rst_n => lft_full_out[17].ACLR
rst_n => lft_full_out[18].ACLR
rst_n => lft_full_out[19].ACLR
rst_n => lft_full_out[20].ACLR
rst_n => lft_full_out[21].ACLR
rst_n => lft_full_out[22].ACLR
rst_n => lft_full_out[23].ACLR
rst_n => lft_full_out[24].ACLR
rst_n => lft_full_out[25].ACLR
rst_n => lft_full_out[26].ACLR
rst_n => lft_full_out[27].ACLR
rst_n => lft_full_out[28].ACLR
rst_n => lft_full_out[29].ACLR
rst_n => lft_full_out[30].ACLR
rst_n => lft_full_out[31].ACLR
rst_n => ROM_addr_flop[0].ACLR
rst_n => ROM_addr_flop[1].ACLR
rst_n => ROM_addr_flop[2].ACLR
rst_n => ROM_addr_flop[3].ACLR
rst_n => ROM_addr_flop[4].ACLR
rst_n => ROM_addr_flop[5].ACLR
rst_n => ROM_addr_flop[6].ACLR
rst_n => ROM_addr_flop[7].ACLR
rst_n => ROM_addr_flop[8].ACLR
rst_n => ROM_addr_flop[9].ACLR
rst_n => state.ACLR
sequencing => rst_out.DATAB
sequencing => rst_addr.DATAA
sequencing => state.DATAIN
lft_in[0] => Mult0.IN15
lft_in[1] => Mult0.IN14
lft_in[2] => Mult0.IN13
lft_in[3] => Mult0.IN12
lft_in[4] => Mult0.IN11
lft_in[5] => Mult0.IN10
lft_in[6] => Mult0.IN9
lft_in[7] => Mult0.IN8
lft_in[8] => Mult0.IN7
lft_in[9] => Mult0.IN6
lft_in[10] => Mult0.IN5
lft_in[11] => Mult0.IN4
lft_in[12] => Mult0.IN3
lft_in[13] => Mult0.IN2
lft_in[14] => Mult0.IN1
lft_in[15] => Mult0.IN0
rght_in[0] => Mult1.IN15
rght_in[1] => Mult1.IN14
rght_in[2] => Mult1.IN13
rght_in[3] => Mult1.IN12
rght_in[4] => Mult1.IN11
rght_in[5] => Mult1.IN10
rght_in[6] => Mult1.IN9
rght_in[7] => Mult1.IN8
rght_in[8] => Mult1.IN7
rght_in[9] => Mult1.IN6
rght_in[10] => Mult1.IN5
rght_in[11] => Mult1.IN4
rght_in[12] => Mult1.IN3
rght_in[13] => Mult1.IN2
rght_in[14] => Mult1.IN1
rght_in[15] => Mult1.IN0
lft_out[0] <= lft_full_out[15].DB_MAX_OUTPUT_PORT_TYPE
lft_out[1] <= lft_full_out[16].DB_MAX_OUTPUT_PORT_TYPE
lft_out[2] <= lft_full_out[17].DB_MAX_OUTPUT_PORT_TYPE
lft_out[3] <= lft_full_out[18].DB_MAX_OUTPUT_PORT_TYPE
lft_out[4] <= lft_full_out[19].DB_MAX_OUTPUT_PORT_TYPE
lft_out[5] <= lft_full_out[20].DB_MAX_OUTPUT_PORT_TYPE
lft_out[6] <= lft_full_out[21].DB_MAX_OUTPUT_PORT_TYPE
lft_out[7] <= lft_full_out[22].DB_MAX_OUTPUT_PORT_TYPE
lft_out[8] <= lft_full_out[23].DB_MAX_OUTPUT_PORT_TYPE
lft_out[9] <= lft_full_out[24].DB_MAX_OUTPUT_PORT_TYPE
lft_out[10] <= lft_full_out[25].DB_MAX_OUTPUT_PORT_TYPE
lft_out[11] <= lft_full_out[26].DB_MAX_OUTPUT_PORT_TYPE
lft_out[12] <= lft_full_out[27].DB_MAX_OUTPUT_PORT_TYPE
lft_out[13] <= lft_full_out[28].DB_MAX_OUTPUT_PORT_TYPE
lft_out[14] <= lft_full_out[29].DB_MAX_OUTPUT_PORT_TYPE
lft_out[15] <= lft_full_out[30].DB_MAX_OUTPUT_PORT_TYPE
rght_out[0] <= rght_full_out[15].DB_MAX_OUTPUT_PORT_TYPE
rght_out[1] <= rght_full_out[16].DB_MAX_OUTPUT_PORT_TYPE
rght_out[2] <= rght_full_out[17].DB_MAX_OUTPUT_PORT_TYPE
rght_out[3] <= rght_full_out[18].DB_MAX_OUTPUT_PORT_TYPE
rght_out[4] <= rght_full_out[19].DB_MAX_OUTPUT_PORT_TYPE
rght_out[5] <= rght_full_out[20].DB_MAX_OUTPUT_PORT_TYPE
rght_out[6] <= rght_full_out[21].DB_MAX_OUTPUT_PORT_TYPE
rght_out[7] <= rght_full_out[22].DB_MAX_OUTPUT_PORT_TYPE
rght_out[8] <= rght_full_out[23].DB_MAX_OUTPUT_PORT_TYPE
rght_out[9] <= rght_full_out[24].DB_MAX_OUTPUT_PORT_TYPE
rght_out[10] <= rght_full_out[25].DB_MAX_OUTPUT_PORT_TYPE
rght_out[11] <= rght_full_out[26].DB_MAX_OUTPUT_PORT_TYPE
rght_out[12] <= rght_full_out[27].DB_MAX_OUTPUT_PORT_TYPE
rght_out[13] <= rght_full_out[28].DB_MAX_OUTPUT_PORT_TYPE
rght_out[14] <= rght_full_out[29].DB_MAX_OUTPUT_PORT_TYPE
rght_out[15] <= rght_full_out[30].DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|EQ_Engine:iEQ|FIR_B1:iFIR_B1|ROM_B1:romB1
clk => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
dout[0] <= <GND>
dout[1] <= <GND>
dout[2] <= <GND>
dout[3] <= <GND>
dout[4] <= <GND>
dout[5] <= <GND>
dout[6] <= <GND>
dout[7] <= <GND>
dout[8] <= <GND>
dout[9] <= <GND>
dout[10] <= <GND>
dout[11] <= <GND>
dout[12] <= <GND>
dout[13] <= <GND>
dout[14] <= <GND>
dout[15] <= <GND>


|Equalizer|EQ_Engine:iEQ|FIR_B2:iFIR_B2
clk => clk.IN1
rst_n => rght_full_out[0].ACLR
rst_n => rght_full_out[1].ACLR
rst_n => rght_full_out[2].ACLR
rst_n => rght_full_out[3].ACLR
rst_n => rght_full_out[4].ACLR
rst_n => rght_full_out[5].ACLR
rst_n => rght_full_out[6].ACLR
rst_n => rght_full_out[7].ACLR
rst_n => rght_full_out[8].ACLR
rst_n => rght_full_out[9].ACLR
rst_n => rght_full_out[10].ACLR
rst_n => rght_full_out[11].ACLR
rst_n => rght_full_out[12].ACLR
rst_n => rght_full_out[13].ACLR
rst_n => rght_full_out[14].ACLR
rst_n => rght_full_out[15].ACLR
rst_n => rght_full_out[16].ACLR
rst_n => rght_full_out[17].ACLR
rst_n => rght_full_out[18].ACLR
rst_n => rght_full_out[19].ACLR
rst_n => rght_full_out[20].ACLR
rst_n => rght_full_out[21].ACLR
rst_n => rght_full_out[22].ACLR
rst_n => rght_full_out[23].ACLR
rst_n => rght_full_out[24].ACLR
rst_n => rght_full_out[25].ACLR
rst_n => rght_full_out[26].ACLR
rst_n => rght_full_out[27].ACLR
rst_n => rght_full_out[28].ACLR
rst_n => rght_full_out[29].ACLR
rst_n => rght_full_out[30].ACLR
rst_n => rght_full_out[31].ACLR
rst_n => lft_full_out[0].ACLR
rst_n => lft_full_out[1].ACLR
rst_n => lft_full_out[2].ACLR
rst_n => lft_full_out[3].ACLR
rst_n => lft_full_out[4].ACLR
rst_n => lft_full_out[5].ACLR
rst_n => lft_full_out[6].ACLR
rst_n => lft_full_out[7].ACLR
rst_n => lft_full_out[8].ACLR
rst_n => lft_full_out[9].ACLR
rst_n => lft_full_out[10].ACLR
rst_n => lft_full_out[11].ACLR
rst_n => lft_full_out[12].ACLR
rst_n => lft_full_out[13].ACLR
rst_n => lft_full_out[14].ACLR
rst_n => lft_full_out[15].ACLR
rst_n => lft_full_out[16].ACLR
rst_n => lft_full_out[17].ACLR
rst_n => lft_full_out[18].ACLR
rst_n => lft_full_out[19].ACLR
rst_n => lft_full_out[20].ACLR
rst_n => lft_full_out[21].ACLR
rst_n => lft_full_out[22].ACLR
rst_n => lft_full_out[23].ACLR
rst_n => lft_full_out[24].ACLR
rst_n => lft_full_out[25].ACLR
rst_n => lft_full_out[26].ACLR
rst_n => lft_full_out[27].ACLR
rst_n => lft_full_out[28].ACLR
rst_n => lft_full_out[29].ACLR
rst_n => lft_full_out[30].ACLR
rst_n => lft_full_out[31].ACLR
rst_n => ROM_addr_flop[0].ACLR
rst_n => ROM_addr_flop[1].ACLR
rst_n => ROM_addr_flop[2].ACLR
rst_n => ROM_addr_flop[3].ACLR
rst_n => ROM_addr_flop[4].ACLR
rst_n => ROM_addr_flop[5].ACLR
rst_n => ROM_addr_flop[6].ACLR
rst_n => ROM_addr_flop[7].ACLR
rst_n => ROM_addr_flop[8].ACLR
rst_n => ROM_addr_flop[9].ACLR
rst_n => state.ACLR
sequencing => rst_out.DATAB
sequencing => rst_addr.DATAA
sequencing => state.DATAIN
lft_in[0] => Mult0.IN15
lft_in[1] => Mult0.IN14
lft_in[2] => Mult0.IN13
lft_in[3] => Mult0.IN12
lft_in[4] => Mult0.IN11
lft_in[5] => Mult0.IN10
lft_in[6] => Mult0.IN9
lft_in[7] => Mult0.IN8
lft_in[8] => Mult0.IN7
lft_in[9] => Mult0.IN6
lft_in[10] => Mult0.IN5
lft_in[11] => Mult0.IN4
lft_in[12] => Mult0.IN3
lft_in[13] => Mult0.IN2
lft_in[14] => Mult0.IN1
lft_in[15] => Mult0.IN0
rght_in[0] => Mult1.IN15
rght_in[1] => Mult1.IN14
rght_in[2] => Mult1.IN13
rght_in[3] => Mult1.IN12
rght_in[4] => Mult1.IN11
rght_in[5] => Mult1.IN10
rght_in[6] => Mult1.IN9
rght_in[7] => Mult1.IN8
rght_in[8] => Mult1.IN7
rght_in[9] => Mult1.IN6
rght_in[10] => Mult1.IN5
rght_in[11] => Mult1.IN4
rght_in[12] => Mult1.IN3
rght_in[13] => Mult1.IN2
rght_in[14] => Mult1.IN1
rght_in[15] => Mult1.IN0
lft_out[0] <= lft_full_out[15].DB_MAX_OUTPUT_PORT_TYPE
lft_out[1] <= lft_full_out[16].DB_MAX_OUTPUT_PORT_TYPE
lft_out[2] <= lft_full_out[17].DB_MAX_OUTPUT_PORT_TYPE
lft_out[3] <= lft_full_out[18].DB_MAX_OUTPUT_PORT_TYPE
lft_out[4] <= lft_full_out[19].DB_MAX_OUTPUT_PORT_TYPE
lft_out[5] <= lft_full_out[20].DB_MAX_OUTPUT_PORT_TYPE
lft_out[6] <= lft_full_out[21].DB_MAX_OUTPUT_PORT_TYPE
lft_out[7] <= lft_full_out[22].DB_MAX_OUTPUT_PORT_TYPE
lft_out[8] <= lft_full_out[23].DB_MAX_OUTPUT_PORT_TYPE
lft_out[9] <= lft_full_out[24].DB_MAX_OUTPUT_PORT_TYPE
lft_out[10] <= lft_full_out[25].DB_MAX_OUTPUT_PORT_TYPE
lft_out[11] <= lft_full_out[26].DB_MAX_OUTPUT_PORT_TYPE
lft_out[12] <= lft_full_out[27].DB_MAX_OUTPUT_PORT_TYPE
lft_out[13] <= lft_full_out[28].DB_MAX_OUTPUT_PORT_TYPE
lft_out[14] <= lft_full_out[29].DB_MAX_OUTPUT_PORT_TYPE
lft_out[15] <= lft_full_out[30].DB_MAX_OUTPUT_PORT_TYPE
rght_out[0] <= rght_full_out[15].DB_MAX_OUTPUT_PORT_TYPE
rght_out[1] <= rght_full_out[16].DB_MAX_OUTPUT_PORT_TYPE
rght_out[2] <= rght_full_out[17].DB_MAX_OUTPUT_PORT_TYPE
rght_out[3] <= rght_full_out[18].DB_MAX_OUTPUT_PORT_TYPE
rght_out[4] <= rght_full_out[19].DB_MAX_OUTPUT_PORT_TYPE
rght_out[5] <= rght_full_out[20].DB_MAX_OUTPUT_PORT_TYPE
rght_out[6] <= rght_full_out[21].DB_MAX_OUTPUT_PORT_TYPE
rght_out[7] <= rght_full_out[22].DB_MAX_OUTPUT_PORT_TYPE
rght_out[8] <= rght_full_out[23].DB_MAX_OUTPUT_PORT_TYPE
rght_out[9] <= rght_full_out[24].DB_MAX_OUTPUT_PORT_TYPE
rght_out[10] <= rght_full_out[25].DB_MAX_OUTPUT_PORT_TYPE
rght_out[11] <= rght_full_out[26].DB_MAX_OUTPUT_PORT_TYPE
rght_out[12] <= rght_full_out[27].DB_MAX_OUTPUT_PORT_TYPE
rght_out[13] <= rght_full_out[28].DB_MAX_OUTPUT_PORT_TYPE
rght_out[14] <= rght_full_out[29].DB_MAX_OUTPUT_PORT_TYPE
rght_out[15] <= rght_full_out[30].DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|EQ_Engine:iEQ|FIR_B2:iFIR_B2|ROM_B2:romB2
clk => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
dout[0] <= <GND>
dout[1] <= <GND>
dout[2] <= <GND>
dout[3] <= <GND>
dout[4] <= <GND>
dout[5] <= <GND>
dout[6] <= <GND>
dout[7] <= <GND>
dout[8] <= <GND>
dout[9] <= <GND>
dout[10] <= <GND>
dout[11] <= <GND>
dout[12] <= <GND>
dout[13] <= <GND>
dout[14] <= <GND>
dout[15] <= <GND>


|Equalizer|EQ_Engine:iEQ|FIR_B3:iFIR_B3
clk => clk.IN1
rst_n => rght_full_out[0].ACLR
rst_n => rght_full_out[1].ACLR
rst_n => rght_full_out[2].ACLR
rst_n => rght_full_out[3].ACLR
rst_n => rght_full_out[4].ACLR
rst_n => rght_full_out[5].ACLR
rst_n => rght_full_out[6].ACLR
rst_n => rght_full_out[7].ACLR
rst_n => rght_full_out[8].ACLR
rst_n => rght_full_out[9].ACLR
rst_n => rght_full_out[10].ACLR
rst_n => rght_full_out[11].ACLR
rst_n => rght_full_out[12].ACLR
rst_n => rght_full_out[13].ACLR
rst_n => rght_full_out[14].ACLR
rst_n => rght_full_out[15].ACLR
rst_n => rght_full_out[16].ACLR
rst_n => rght_full_out[17].ACLR
rst_n => rght_full_out[18].ACLR
rst_n => rght_full_out[19].ACLR
rst_n => rght_full_out[20].ACLR
rst_n => rght_full_out[21].ACLR
rst_n => rght_full_out[22].ACLR
rst_n => rght_full_out[23].ACLR
rst_n => rght_full_out[24].ACLR
rst_n => rght_full_out[25].ACLR
rst_n => rght_full_out[26].ACLR
rst_n => rght_full_out[27].ACLR
rst_n => rght_full_out[28].ACLR
rst_n => rght_full_out[29].ACLR
rst_n => rght_full_out[30].ACLR
rst_n => rght_full_out[31].ACLR
rst_n => lft_full_out[0].ACLR
rst_n => lft_full_out[1].ACLR
rst_n => lft_full_out[2].ACLR
rst_n => lft_full_out[3].ACLR
rst_n => lft_full_out[4].ACLR
rst_n => lft_full_out[5].ACLR
rst_n => lft_full_out[6].ACLR
rst_n => lft_full_out[7].ACLR
rst_n => lft_full_out[8].ACLR
rst_n => lft_full_out[9].ACLR
rst_n => lft_full_out[10].ACLR
rst_n => lft_full_out[11].ACLR
rst_n => lft_full_out[12].ACLR
rst_n => lft_full_out[13].ACLR
rst_n => lft_full_out[14].ACLR
rst_n => lft_full_out[15].ACLR
rst_n => lft_full_out[16].ACLR
rst_n => lft_full_out[17].ACLR
rst_n => lft_full_out[18].ACLR
rst_n => lft_full_out[19].ACLR
rst_n => lft_full_out[20].ACLR
rst_n => lft_full_out[21].ACLR
rst_n => lft_full_out[22].ACLR
rst_n => lft_full_out[23].ACLR
rst_n => lft_full_out[24].ACLR
rst_n => lft_full_out[25].ACLR
rst_n => lft_full_out[26].ACLR
rst_n => lft_full_out[27].ACLR
rst_n => lft_full_out[28].ACLR
rst_n => lft_full_out[29].ACLR
rst_n => lft_full_out[30].ACLR
rst_n => lft_full_out[31].ACLR
rst_n => ROM_addr_flop[0].ACLR
rst_n => ROM_addr_flop[1].ACLR
rst_n => ROM_addr_flop[2].ACLR
rst_n => ROM_addr_flop[3].ACLR
rst_n => ROM_addr_flop[4].ACLR
rst_n => ROM_addr_flop[5].ACLR
rst_n => ROM_addr_flop[6].ACLR
rst_n => ROM_addr_flop[7].ACLR
rst_n => ROM_addr_flop[8].ACLR
rst_n => ROM_addr_flop[9].ACLR
rst_n => state.ACLR
sequencing => rst_out.DATAB
sequencing => rst_addr.DATAA
sequencing => state.DATAIN
lft_in[0] => Mult0.IN15
lft_in[1] => Mult0.IN14
lft_in[2] => Mult0.IN13
lft_in[3] => Mult0.IN12
lft_in[4] => Mult0.IN11
lft_in[5] => Mult0.IN10
lft_in[6] => Mult0.IN9
lft_in[7] => Mult0.IN8
lft_in[8] => Mult0.IN7
lft_in[9] => Mult0.IN6
lft_in[10] => Mult0.IN5
lft_in[11] => Mult0.IN4
lft_in[12] => Mult0.IN3
lft_in[13] => Mult0.IN2
lft_in[14] => Mult0.IN1
lft_in[15] => Mult0.IN0
rght_in[0] => Mult1.IN15
rght_in[1] => Mult1.IN14
rght_in[2] => Mult1.IN13
rght_in[3] => Mult1.IN12
rght_in[4] => Mult1.IN11
rght_in[5] => Mult1.IN10
rght_in[6] => Mult1.IN9
rght_in[7] => Mult1.IN8
rght_in[8] => Mult1.IN7
rght_in[9] => Mult1.IN6
rght_in[10] => Mult1.IN5
rght_in[11] => Mult1.IN4
rght_in[12] => Mult1.IN3
rght_in[13] => Mult1.IN2
rght_in[14] => Mult1.IN1
rght_in[15] => Mult1.IN0
lft_out[0] <= lft_full_out[15].DB_MAX_OUTPUT_PORT_TYPE
lft_out[1] <= lft_full_out[16].DB_MAX_OUTPUT_PORT_TYPE
lft_out[2] <= lft_full_out[17].DB_MAX_OUTPUT_PORT_TYPE
lft_out[3] <= lft_full_out[18].DB_MAX_OUTPUT_PORT_TYPE
lft_out[4] <= lft_full_out[19].DB_MAX_OUTPUT_PORT_TYPE
lft_out[5] <= lft_full_out[20].DB_MAX_OUTPUT_PORT_TYPE
lft_out[6] <= lft_full_out[21].DB_MAX_OUTPUT_PORT_TYPE
lft_out[7] <= lft_full_out[22].DB_MAX_OUTPUT_PORT_TYPE
lft_out[8] <= lft_full_out[23].DB_MAX_OUTPUT_PORT_TYPE
lft_out[9] <= lft_full_out[24].DB_MAX_OUTPUT_PORT_TYPE
lft_out[10] <= lft_full_out[25].DB_MAX_OUTPUT_PORT_TYPE
lft_out[11] <= lft_full_out[26].DB_MAX_OUTPUT_PORT_TYPE
lft_out[12] <= lft_full_out[27].DB_MAX_OUTPUT_PORT_TYPE
lft_out[13] <= lft_full_out[28].DB_MAX_OUTPUT_PORT_TYPE
lft_out[14] <= lft_full_out[29].DB_MAX_OUTPUT_PORT_TYPE
lft_out[15] <= lft_full_out[30].DB_MAX_OUTPUT_PORT_TYPE
rght_out[0] <= rght_full_out[15].DB_MAX_OUTPUT_PORT_TYPE
rght_out[1] <= rght_full_out[16].DB_MAX_OUTPUT_PORT_TYPE
rght_out[2] <= rght_full_out[17].DB_MAX_OUTPUT_PORT_TYPE
rght_out[3] <= rght_full_out[18].DB_MAX_OUTPUT_PORT_TYPE
rght_out[4] <= rght_full_out[19].DB_MAX_OUTPUT_PORT_TYPE
rght_out[5] <= rght_full_out[20].DB_MAX_OUTPUT_PORT_TYPE
rght_out[6] <= rght_full_out[21].DB_MAX_OUTPUT_PORT_TYPE
rght_out[7] <= rght_full_out[22].DB_MAX_OUTPUT_PORT_TYPE
rght_out[8] <= rght_full_out[23].DB_MAX_OUTPUT_PORT_TYPE
rght_out[9] <= rght_full_out[24].DB_MAX_OUTPUT_PORT_TYPE
rght_out[10] <= rght_full_out[25].DB_MAX_OUTPUT_PORT_TYPE
rght_out[11] <= rght_full_out[26].DB_MAX_OUTPUT_PORT_TYPE
rght_out[12] <= rght_full_out[27].DB_MAX_OUTPUT_PORT_TYPE
rght_out[13] <= rght_full_out[28].DB_MAX_OUTPUT_PORT_TYPE
rght_out[14] <= rght_full_out[29].DB_MAX_OUTPUT_PORT_TYPE
rght_out[15] <= rght_full_out[30].DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|EQ_Engine:iEQ|FIR_B3:iFIR_B3|ROM_B3:romB3
clk => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
dout[0] <= <GND>
dout[1] <= <GND>
dout[2] <= <GND>
dout[3] <= <GND>
dout[4] <= <GND>
dout[5] <= <GND>
dout[6] <= <GND>
dout[7] <= <GND>
dout[8] <= <GND>
dout[9] <= <GND>
dout[10] <= <GND>
dout[11] <= <GND>
dout[12] <= <GND>
dout[13] <= <GND>
dout[14] <= <GND>
dout[15] <= <GND>


|Equalizer|EQ_Engine:iEQ|FIR_HP:iFIR_HP
clk => clk.IN1
rst_n => rght_full_out[0].ACLR
rst_n => rght_full_out[1].ACLR
rst_n => rght_full_out[2].ACLR
rst_n => rght_full_out[3].ACLR
rst_n => rght_full_out[4].ACLR
rst_n => rght_full_out[5].ACLR
rst_n => rght_full_out[6].ACLR
rst_n => rght_full_out[7].ACLR
rst_n => rght_full_out[8].ACLR
rst_n => rght_full_out[9].ACLR
rst_n => rght_full_out[10].ACLR
rst_n => rght_full_out[11].ACLR
rst_n => rght_full_out[12].ACLR
rst_n => rght_full_out[13].ACLR
rst_n => rght_full_out[14].ACLR
rst_n => rght_full_out[15].ACLR
rst_n => rght_full_out[16].ACLR
rst_n => rght_full_out[17].ACLR
rst_n => rght_full_out[18].ACLR
rst_n => rght_full_out[19].ACLR
rst_n => rght_full_out[20].ACLR
rst_n => rght_full_out[21].ACLR
rst_n => rght_full_out[22].ACLR
rst_n => rght_full_out[23].ACLR
rst_n => rght_full_out[24].ACLR
rst_n => rght_full_out[25].ACLR
rst_n => rght_full_out[26].ACLR
rst_n => rght_full_out[27].ACLR
rst_n => rght_full_out[28].ACLR
rst_n => rght_full_out[29].ACLR
rst_n => rght_full_out[30].ACLR
rst_n => rght_full_out[31].ACLR
rst_n => lft_full_out[0].ACLR
rst_n => lft_full_out[1].ACLR
rst_n => lft_full_out[2].ACLR
rst_n => lft_full_out[3].ACLR
rst_n => lft_full_out[4].ACLR
rst_n => lft_full_out[5].ACLR
rst_n => lft_full_out[6].ACLR
rst_n => lft_full_out[7].ACLR
rst_n => lft_full_out[8].ACLR
rst_n => lft_full_out[9].ACLR
rst_n => lft_full_out[10].ACLR
rst_n => lft_full_out[11].ACLR
rst_n => lft_full_out[12].ACLR
rst_n => lft_full_out[13].ACLR
rst_n => lft_full_out[14].ACLR
rst_n => lft_full_out[15].ACLR
rst_n => lft_full_out[16].ACLR
rst_n => lft_full_out[17].ACLR
rst_n => lft_full_out[18].ACLR
rst_n => lft_full_out[19].ACLR
rst_n => lft_full_out[20].ACLR
rst_n => lft_full_out[21].ACLR
rst_n => lft_full_out[22].ACLR
rst_n => lft_full_out[23].ACLR
rst_n => lft_full_out[24].ACLR
rst_n => lft_full_out[25].ACLR
rst_n => lft_full_out[26].ACLR
rst_n => lft_full_out[27].ACLR
rst_n => lft_full_out[28].ACLR
rst_n => lft_full_out[29].ACLR
rst_n => lft_full_out[30].ACLR
rst_n => lft_full_out[31].ACLR
rst_n => ROM_addr_flop[0].ACLR
rst_n => ROM_addr_flop[1].ACLR
rst_n => ROM_addr_flop[2].ACLR
rst_n => ROM_addr_flop[3].ACLR
rst_n => ROM_addr_flop[4].ACLR
rst_n => ROM_addr_flop[5].ACLR
rst_n => ROM_addr_flop[6].ACLR
rst_n => ROM_addr_flop[7].ACLR
rst_n => ROM_addr_flop[8].ACLR
rst_n => ROM_addr_flop[9].ACLR
rst_n => state.ACLR
sequencing => rst_out.DATAB
sequencing => rst_addr.DATAA
sequencing => state.DATAIN
lft_in[0] => Mult0.IN15
lft_in[1] => Mult0.IN14
lft_in[2] => Mult0.IN13
lft_in[3] => Mult0.IN12
lft_in[4] => Mult0.IN11
lft_in[5] => Mult0.IN10
lft_in[6] => Mult0.IN9
lft_in[7] => Mult0.IN8
lft_in[8] => Mult0.IN7
lft_in[9] => Mult0.IN6
lft_in[10] => Mult0.IN5
lft_in[11] => Mult0.IN4
lft_in[12] => Mult0.IN3
lft_in[13] => Mult0.IN2
lft_in[14] => Mult0.IN1
lft_in[15] => Mult0.IN0
rght_in[0] => Mult1.IN15
rght_in[1] => Mult1.IN14
rght_in[2] => Mult1.IN13
rght_in[3] => Mult1.IN12
rght_in[4] => Mult1.IN11
rght_in[5] => Mult1.IN10
rght_in[6] => Mult1.IN9
rght_in[7] => Mult1.IN8
rght_in[8] => Mult1.IN7
rght_in[9] => Mult1.IN6
rght_in[10] => Mult1.IN5
rght_in[11] => Mult1.IN4
rght_in[12] => Mult1.IN3
rght_in[13] => Mult1.IN2
rght_in[14] => Mult1.IN1
rght_in[15] => Mult1.IN0
lft_out[0] <= lft_full_out[15].DB_MAX_OUTPUT_PORT_TYPE
lft_out[1] <= lft_full_out[16].DB_MAX_OUTPUT_PORT_TYPE
lft_out[2] <= lft_full_out[17].DB_MAX_OUTPUT_PORT_TYPE
lft_out[3] <= lft_full_out[18].DB_MAX_OUTPUT_PORT_TYPE
lft_out[4] <= lft_full_out[19].DB_MAX_OUTPUT_PORT_TYPE
lft_out[5] <= lft_full_out[20].DB_MAX_OUTPUT_PORT_TYPE
lft_out[6] <= lft_full_out[21].DB_MAX_OUTPUT_PORT_TYPE
lft_out[7] <= lft_full_out[22].DB_MAX_OUTPUT_PORT_TYPE
lft_out[8] <= lft_full_out[23].DB_MAX_OUTPUT_PORT_TYPE
lft_out[9] <= lft_full_out[24].DB_MAX_OUTPUT_PORT_TYPE
lft_out[10] <= lft_full_out[25].DB_MAX_OUTPUT_PORT_TYPE
lft_out[11] <= lft_full_out[26].DB_MAX_OUTPUT_PORT_TYPE
lft_out[12] <= lft_full_out[27].DB_MAX_OUTPUT_PORT_TYPE
lft_out[13] <= lft_full_out[28].DB_MAX_OUTPUT_PORT_TYPE
lft_out[14] <= lft_full_out[29].DB_MAX_OUTPUT_PORT_TYPE
lft_out[15] <= lft_full_out[30].DB_MAX_OUTPUT_PORT_TYPE
rght_out[0] <= rght_full_out[15].DB_MAX_OUTPUT_PORT_TYPE
rght_out[1] <= rght_full_out[16].DB_MAX_OUTPUT_PORT_TYPE
rght_out[2] <= rght_full_out[17].DB_MAX_OUTPUT_PORT_TYPE
rght_out[3] <= rght_full_out[18].DB_MAX_OUTPUT_PORT_TYPE
rght_out[4] <= rght_full_out[19].DB_MAX_OUTPUT_PORT_TYPE
rght_out[5] <= rght_full_out[20].DB_MAX_OUTPUT_PORT_TYPE
rght_out[6] <= rght_full_out[21].DB_MAX_OUTPUT_PORT_TYPE
rght_out[7] <= rght_full_out[22].DB_MAX_OUTPUT_PORT_TYPE
rght_out[8] <= rght_full_out[23].DB_MAX_OUTPUT_PORT_TYPE
rght_out[9] <= rght_full_out[24].DB_MAX_OUTPUT_PORT_TYPE
rght_out[10] <= rght_full_out[25].DB_MAX_OUTPUT_PORT_TYPE
rght_out[11] <= rght_full_out[26].DB_MAX_OUTPUT_PORT_TYPE
rght_out[12] <= rght_full_out[27].DB_MAX_OUTPUT_PORT_TYPE
rght_out[13] <= rght_full_out[28].DB_MAX_OUTPUT_PORT_TYPE
rght_out[14] <= rght_full_out[29].DB_MAX_OUTPUT_PORT_TYPE
rght_out[15] <= rght_full_out[30].DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|EQ_Engine:iEQ|FIR_HP:iFIR_HP|ROM_HP:romHP
clk => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
dout[0] <= <GND>
dout[1] <= <GND>
dout[2] <= <GND>
dout[3] <= <GND>
dout[4] <= <GND>
dout[5] <= <GND>
dout[6] <= <GND>
dout[7] <= <GND>
dout[8] <= <GND>
dout[9] <= <GND>
dout[10] <= <GND>
dout[11] <= <GND>
dout[12] <= <GND>
dout[13] <= <GND>
dout[14] <= <GND>
dout[15] <= <GND>


|Equalizer|EQ_Engine:iEQ|band_scale:iB1
clk => POT_squared_flopped[12].CLK
clk => POT_squared_flopped[13].CLK
clk => POT_squared_flopped[14].CLK
clk => POT_squared_flopped[15].CLK
clk => POT_squared_flopped[16].CLK
clk => POT_squared_flopped[17].CLK
clk => POT_squared_flopped[18].CLK
clk => POT_squared_flopped[19].CLK
clk => POT_squared_flopped[20].CLK
clk => POT_squared_flopped[21].CLK
clk => POT_squared_flopped[22].CLK
clk => POT_squared_flopped[23].CLK
clk => POT_flopped[0].CLK
clk => POT_flopped[1].CLK
clk => POT_flopped[2].CLK
clk => POT_flopped[3].CLK
clk => POT_flopped[4].CLK
clk => POT_flopped[5].CLK
clk => POT_flopped[6].CLK
clk => POT_flopped[7].CLK
clk => POT_flopped[8].CLK
clk => POT_flopped[9].CLK
clk => POT_flopped[10].CLK
clk => POT_flopped[11].CLK
rst_n => POT_flopped[0].ACLR
rst_n => POT_flopped[1].ACLR
rst_n => POT_flopped[2].ACLR
rst_n => POT_flopped[3].ACLR
rst_n => POT_flopped[4].ACLR
rst_n => POT_flopped[5].ACLR
rst_n => POT_flopped[6].ACLR
rst_n => POT_flopped[7].ACLR
rst_n => POT_flopped[8].ACLR
rst_n => POT_flopped[9].ACLR
rst_n => POT_flopped[10].ACLR
rst_n => POT_flopped[11].ACLR
rst_n => POT_squared_flopped[12].ACLR
rst_n => POT_squared_flopped[13].ACLR
rst_n => POT_squared_flopped[14].ACLR
rst_n => POT_squared_flopped[15].ACLR
rst_n => POT_squared_flopped[16].ACLR
rst_n => POT_squared_flopped[17].ACLR
rst_n => POT_squared_flopped[18].ACLR
rst_n => POT_squared_flopped[19].ACLR
rst_n => POT_squared_flopped[20].ACLR
rst_n => POT_squared_flopped[21].ACLR
rst_n => POT_squared_flopped[22].ACLR
rst_n => POT_squared_flopped[23].ACLR
scaled[0] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[1] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[2] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[3] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[4] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[5] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[6] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[7] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[8] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[9] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[10] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[11] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[12] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[13] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[14] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[15] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
POT[0] => POT_flopped[0].DATAIN
POT[1] => POT_flopped[1].DATAIN
POT[2] => POT_flopped[2].DATAIN
POT[3] => POT_flopped[3].DATAIN
POT[4] => POT_flopped[4].DATAIN
POT[5] => POT_flopped[5].DATAIN
POT[6] => POT_flopped[6].DATAIN
POT[7] => POT_flopped[7].DATAIN
POT[8] => POT_flopped[8].DATAIN
POT[9] => POT_flopped[9].DATAIN
POT[10] => POT_flopped[10].DATAIN
POT[11] => POT_flopped[11].DATAIN
audio[0] => Mult1.IN16
audio[1] => Mult1.IN15
audio[2] => Mult1.IN14
audio[3] => Mult1.IN13
audio[4] => Mult1.IN12
audio[5] => Mult1.IN11
audio[6] => Mult1.IN10
audio[7] => Mult1.IN9
audio[8] => Mult1.IN8
audio[9] => Mult1.IN7
audio[10] => Mult1.IN6
audio[11] => Mult1.IN5
audio[12] => Mult1.IN4
audio[13] => Mult1.IN3
audio[14] => Mult1.IN2
audio[15] => Mult1.IN1


|Equalizer|EQ_Engine:iEQ|band_scale:iB2
clk => POT_squared_flopped[12].CLK
clk => POT_squared_flopped[13].CLK
clk => POT_squared_flopped[14].CLK
clk => POT_squared_flopped[15].CLK
clk => POT_squared_flopped[16].CLK
clk => POT_squared_flopped[17].CLK
clk => POT_squared_flopped[18].CLK
clk => POT_squared_flopped[19].CLK
clk => POT_squared_flopped[20].CLK
clk => POT_squared_flopped[21].CLK
clk => POT_squared_flopped[22].CLK
clk => POT_squared_flopped[23].CLK
clk => POT_flopped[0].CLK
clk => POT_flopped[1].CLK
clk => POT_flopped[2].CLK
clk => POT_flopped[3].CLK
clk => POT_flopped[4].CLK
clk => POT_flopped[5].CLK
clk => POT_flopped[6].CLK
clk => POT_flopped[7].CLK
clk => POT_flopped[8].CLK
clk => POT_flopped[9].CLK
clk => POT_flopped[10].CLK
clk => POT_flopped[11].CLK
rst_n => POT_flopped[0].ACLR
rst_n => POT_flopped[1].ACLR
rst_n => POT_flopped[2].ACLR
rst_n => POT_flopped[3].ACLR
rst_n => POT_flopped[4].ACLR
rst_n => POT_flopped[5].ACLR
rst_n => POT_flopped[6].ACLR
rst_n => POT_flopped[7].ACLR
rst_n => POT_flopped[8].ACLR
rst_n => POT_flopped[9].ACLR
rst_n => POT_flopped[10].ACLR
rst_n => POT_flopped[11].ACLR
rst_n => POT_squared_flopped[12].ACLR
rst_n => POT_squared_flopped[13].ACLR
rst_n => POT_squared_flopped[14].ACLR
rst_n => POT_squared_flopped[15].ACLR
rst_n => POT_squared_flopped[16].ACLR
rst_n => POT_squared_flopped[17].ACLR
rst_n => POT_squared_flopped[18].ACLR
rst_n => POT_squared_flopped[19].ACLR
rst_n => POT_squared_flopped[20].ACLR
rst_n => POT_squared_flopped[21].ACLR
rst_n => POT_squared_flopped[22].ACLR
rst_n => POT_squared_flopped[23].ACLR
scaled[0] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[1] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[2] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[3] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[4] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[5] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[6] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[7] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[8] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[9] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[10] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[11] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[12] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[13] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[14] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[15] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
POT[0] => POT_flopped[0].DATAIN
POT[1] => POT_flopped[1].DATAIN
POT[2] => POT_flopped[2].DATAIN
POT[3] => POT_flopped[3].DATAIN
POT[4] => POT_flopped[4].DATAIN
POT[5] => POT_flopped[5].DATAIN
POT[6] => POT_flopped[6].DATAIN
POT[7] => POT_flopped[7].DATAIN
POT[8] => POT_flopped[8].DATAIN
POT[9] => POT_flopped[9].DATAIN
POT[10] => POT_flopped[10].DATAIN
POT[11] => POT_flopped[11].DATAIN
audio[0] => Mult1.IN16
audio[1] => Mult1.IN15
audio[2] => Mult1.IN14
audio[3] => Mult1.IN13
audio[4] => Mult1.IN12
audio[5] => Mult1.IN11
audio[6] => Mult1.IN10
audio[7] => Mult1.IN9
audio[8] => Mult1.IN8
audio[9] => Mult1.IN7
audio[10] => Mult1.IN6
audio[11] => Mult1.IN5
audio[12] => Mult1.IN4
audio[13] => Mult1.IN3
audio[14] => Mult1.IN2
audio[15] => Mult1.IN1


|Equalizer|EQ_Engine:iEQ|band_scale:iB3
clk => POT_squared_flopped[12].CLK
clk => POT_squared_flopped[13].CLK
clk => POT_squared_flopped[14].CLK
clk => POT_squared_flopped[15].CLK
clk => POT_squared_flopped[16].CLK
clk => POT_squared_flopped[17].CLK
clk => POT_squared_flopped[18].CLK
clk => POT_squared_flopped[19].CLK
clk => POT_squared_flopped[20].CLK
clk => POT_squared_flopped[21].CLK
clk => POT_squared_flopped[22].CLK
clk => POT_squared_flopped[23].CLK
clk => POT_flopped[0].CLK
clk => POT_flopped[1].CLK
clk => POT_flopped[2].CLK
clk => POT_flopped[3].CLK
clk => POT_flopped[4].CLK
clk => POT_flopped[5].CLK
clk => POT_flopped[6].CLK
clk => POT_flopped[7].CLK
clk => POT_flopped[8].CLK
clk => POT_flopped[9].CLK
clk => POT_flopped[10].CLK
clk => POT_flopped[11].CLK
rst_n => POT_flopped[0].ACLR
rst_n => POT_flopped[1].ACLR
rst_n => POT_flopped[2].ACLR
rst_n => POT_flopped[3].ACLR
rst_n => POT_flopped[4].ACLR
rst_n => POT_flopped[5].ACLR
rst_n => POT_flopped[6].ACLR
rst_n => POT_flopped[7].ACLR
rst_n => POT_flopped[8].ACLR
rst_n => POT_flopped[9].ACLR
rst_n => POT_flopped[10].ACLR
rst_n => POT_flopped[11].ACLR
rst_n => POT_squared_flopped[12].ACLR
rst_n => POT_squared_flopped[13].ACLR
rst_n => POT_squared_flopped[14].ACLR
rst_n => POT_squared_flopped[15].ACLR
rst_n => POT_squared_flopped[16].ACLR
rst_n => POT_squared_flopped[17].ACLR
rst_n => POT_squared_flopped[18].ACLR
rst_n => POT_squared_flopped[19].ACLR
rst_n => POT_squared_flopped[20].ACLR
rst_n => POT_squared_flopped[21].ACLR
rst_n => POT_squared_flopped[22].ACLR
rst_n => POT_squared_flopped[23].ACLR
scaled[0] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[1] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[2] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[3] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[4] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[5] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[6] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[7] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[8] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[9] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[10] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[11] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[12] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[13] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[14] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[15] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
POT[0] => POT_flopped[0].DATAIN
POT[1] => POT_flopped[1].DATAIN
POT[2] => POT_flopped[2].DATAIN
POT[3] => POT_flopped[3].DATAIN
POT[4] => POT_flopped[4].DATAIN
POT[5] => POT_flopped[5].DATAIN
POT[6] => POT_flopped[6].DATAIN
POT[7] => POT_flopped[7].DATAIN
POT[8] => POT_flopped[8].DATAIN
POT[9] => POT_flopped[9].DATAIN
POT[10] => POT_flopped[10].DATAIN
POT[11] => POT_flopped[11].DATAIN
audio[0] => Mult1.IN16
audio[1] => Mult1.IN15
audio[2] => Mult1.IN14
audio[3] => Mult1.IN13
audio[4] => Mult1.IN12
audio[5] => Mult1.IN11
audio[6] => Mult1.IN10
audio[7] => Mult1.IN9
audio[8] => Mult1.IN8
audio[9] => Mult1.IN7
audio[10] => Mult1.IN6
audio[11] => Mult1.IN5
audio[12] => Mult1.IN4
audio[13] => Mult1.IN3
audio[14] => Mult1.IN2
audio[15] => Mult1.IN1


|Equalizer|EQ_Engine:iEQ|band_scale:iB4
clk => POT_squared_flopped[12].CLK
clk => POT_squared_flopped[13].CLK
clk => POT_squared_flopped[14].CLK
clk => POT_squared_flopped[15].CLK
clk => POT_squared_flopped[16].CLK
clk => POT_squared_flopped[17].CLK
clk => POT_squared_flopped[18].CLK
clk => POT_squared_flopped[19].CLK
clk => POT_squared_flopped[20].CLK
clk => POT_squared_flopped[21].CLK
clk => POT_squared_flopped[22].CLK
clk => POT_squared_flopped[23].CLK
clk => POT_flopped[0].CLK
clk => POT_flopped[1].CLK
clk => POT_flopped[2].CLK
clk => POT_flopped[3].CLK
clk => POT_flopped[4].CLK
clk => POT_flopped[5].CLK
clk => POT_flopped[6].CLK
clk => POT_flopped[7].CLK
clk => POT_flopped[8].CLK
clk => POT_flopped[9].CLK
clk => POT_flopped[10].CLK
clk => POT_flopped[11].CLK
rst_n => POT_flopped[0].ACLR
rst_n => POT_flopped[1].ACLR
rst_n => POT_flopped[2].ACLR
rst_n => POT_flopped[3].ACLR
rst_n => POT_flopped[4].ACLR
rst_n => POT_flopped[5].ACLR
rst_n => POT_flopped[6].ACLR
rst_n => POT_flopped[7].ACLR
rst_n => POT_flopped[8].ACLR
rst_n => POT_flopped[9].ACLR
rst_n => POT_flopped[10].ACLR
rst_n => POT_flopped[11].ACLR
rst_n => POT_squared_flopped[12].ACLR
rst_n => POT_squared_flopped[13].ACLR
rst_n => POT_squared_flopped[14].ACLR
rst_n => POT_squared_flopped[15].ACLR
rst_n => POT_squared_flopped[16].ACLR
rst_n => POT_squared_flopped[17].ACLR
rst_n => POT_squared_flopped[18].ACLR
rst_n => POT_squared_flopped[19].ACLR
rst_n => POT_squared_flopped[20].ACLR
rst_n => POT_squared_flopped[21].ACLR
rst_n => POT_squared_flopped[22].ACLR
rst_n => POT_squared_flopped[23].ACLR
scaled[0] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[1] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[2] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[3] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[4] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[5] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[6] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[7] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[8] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[9] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[10] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[11] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[12] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[13] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[14] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[15] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
POT[0] => POT_flopped[0].DATAIN
POT[1] => POT_flopped[1].DATAIN
POT[2] => POT_flopped[2].DATAIN
POT[3] => POT_flopped[3].DATAIN
POT[4] => POT_flopped[4].DATAIN
POT[5] => POT_flopped[5].DATAIN
POT[6] => POT_flopped[6].DATAIN
POT[7] => POT_flopped[7].DATAIN
POT[8] => POT_flopped[8].DATAIN
POT[9] => POT_flopped[9].DATAIN
POT[10] => POT_flopped[10].DATAIN
POT[11] => POT_flopped[11].DATAIN
audio[0] => Mult1.IN16
audio[1] => Mult1.IN15
audio[2] => Mult1.IN14
audio[3] => Mult1.IN13
audio[4] => Mult1.IN12
audio[5] => Mult1.IN11
audio[6] => Mult1.IN10
audio[7] => Mult1.IN9
audio[8] => Mult1.IN8
audio[9] => Mult1.IN7
audio[10] => Mult1.IN6
audio[11] => Mult1.IN5
audio[12] => Mult1.IN4
audio[13] => Mult1.IN3
audio[14] => Mult1.IN2
audio[15] => Mult1.IN1


|Equalizer|EQ_Engine:iEQ|band_scale:iB5
clk => POT_squared_flopped[12].CLK
clk => POT_squared_flopped[13].CLK
clk => POT_squared_flopped[14].CLK
clk => POT_squared_flopped[15].CLK
clk => POT_squared_flopped[16].CLK
clk => POT_squared_flopped[17].CLK
clk => POT_squared_flopped[18].CLK
clk => POT_squared_flopped[19].CLK
clk => POT_squared_flopped[20].CLK
clk => POT_squared_flopped[21].CLK
clk => POT_squared_flopped[22].CLK
clk => POT_squared_flopped[23].CLK
clk => POT_flopped[0].CLK
clk => POT_flopped[1].CLK
clk => POT_flopped[2].CLK
clk => POT_flopped[3].CLK
clk => POT_flopped[4].CLK
clk => POT_flopped[5].CLK
clk => POT_flopped[6].CLK
clk => POT_flopped[7].CLK
clk => POT_flopped[8].CLK
clk => POT_flopped[9].CLK
clk => POT_flopped[10].CLK
clk => POT_flopped[11].CLK
rst_n => POT_flopped[0].ACLR
rst_n => POT_flopped[1].ACLR
rst_n => POT_flopped[2].ACLR
rst_n => POT_flopped[3].ACLR
rst_n => POT_flopped[4].ACLR
rst_n => POT_flopped[5].ACLR
rst_n => POT_flopped[6].ACLR
rst_n => POT_flopped[7].ACLR
rst_n => POT_flopped[8].ACLR
rst_n => POT_flopped[9].ACLR
rst_n => POT_flopped[10].ACLR
rst_n => POT_flopped[11].ACLR
rst_n => POT_squared_flopped[12].ACLR
rst_n => POT_squared_flopped[13].ACLR
rst_n => POT_squared_flopped[14].ACLR
rst_n => POT_squared_flopped[15].ACLR
rst_n => POT_squared_flopped[16].ACLR
rst_n => POT_squared_flopped[17].ACLR
rst_n => POT_squared_flopped[18].ACLR
rst_n => POT_squared_flopped[19].ACLR
rst_n => POT_squared_flopped[20].ACLR
rst_n => POT_squared_flopped[21].ACLR
rst_n => POT_squared_flopped[22].ACLR
rst_n => POT_squared_flopped[23].ACLR
scaled[0] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[1] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[2] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[3] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[4] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[5] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[6] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[7] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[8] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[9] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[10] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[11] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[12] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[13] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[14] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[15] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
POT[0] => POT_flopped[0].DATAIN
POT[1] => POT_flopped[1].DATAIN
POT[2] => POT_flopped[2].DATAIN
POT[3] => POT_flopped[3].DATAIN
POT[4] => POT_flopped[4].DATAIN
POT[5] => POT_flopped[5].DATAIN
POT[6] => POT_flopped[6].DATAIN
POT[7] => POT_flopped[7].DATAIN
POT[8] => POT_flopped[8].DATAIN
POT[9] => POT_flopped[9].DATAIN
POT[10] => POT_flopped[10].DATAIN
POT[11] => POT_flopped[11].DATAIN
audio[0] => Mult1.IN16
audio[1] => Mult1.IN15
audio[2] => Mult1.IN14
audio[3] => Mult1.IN13
audio[4] => Mult1.IN12
audio[5] => Mult1.IN11
audio[6] => Mult1.IN10
audio[7] => Mult1.IN9
audio[8] => Mult1.IN8
audio[9] => Mult1.IN7
audio[10] => Mult1.IN6
audio[11] => Mult1.IN5
audio[12] => Mult1.IN4
audio[13] => Mult1.IN3
audio[14] => Mult1.IN2
audio[15] => Mult1.IN1


|Equalizer|EQ_Engine:iEQ|band_scale:iB6
clk => POT_squared_flopped[12].CLK
clk => POT_squared_flopped[13].CLK
clk => POT_squared_flopped[14].CLK
clk => POT_squared_flopped[15].CLK
clk => POT_squared_flopped[16].CLK
clk => POT_squared_flopped[17].CLK
clk => POT_squared_flopped[18].CLK
clk => POT_squared_flopped[19].CLK
clk => POT_squared_flopped[20].CLK
clk => POT_squared_flopped[21].CLK
clk => POT_squared_flopped[22].CLK
clk => POT_squared_flopped[23].CLK
clk => POT_flopped[0].CLK
clk => POT_flopped[1].CLK
clk => POT_flopped[2].CLK
clk => POT_flopped[3].CLK
clk => POT_flopped[4].CLK
clk => POT_flopped[5].CLK
clk => POT_flopped[6].CLK
clk => POT_flopped[7].CLK
clk => POT_flopped[8].CLK
clk => POT_flopped[9].CLK
clk => POT_flopped[10].CLK
clk => POT_flopped[11].CLK
rst_n => POT_flopped[0].ACLR
rst_n => POT_flopped[1].ACLR
rst_n => POT_flopped[2].ACLR
rst_n => POT_flopped[3].ACLR
rst_n => POT_flopped[4].ACLR
rst_n => POT_flopped[5].ACLR
rst_n => POT_flopped[6].ACLR
rst_n => POT_flopped[7].ACLR
rst_n => POT_flopped[8].ACLR
rst_n => POT_flopped[9].ACLR
rst_n => POT_flopped[10].ACLR
rst_n => POT_flopped[11].ACLR
rst_n => POT_squared_flopped[12].ACLR
rst_n => POT_squared_flopped[13].ACLR
rst_n => POT_squared_flopped[14].ACLR
rst_n => POT_squared_flopped[15].ACLR
rst_n => POT_squared_flopped[16].ACLR
rst_n => POT_squared_flopped[17].ACLR
rst_n => POT_squared_flopped[18].ACLR
rst_n => POT_squared_flopped[19].ACLR
rst_n => POT_squared_flopped[20].ACLR
rst_n => POT_squared_flopped[21].ACLR
rst_n => POT_squared_flopped[22].ACLR
rst_n => POT_squared_flopped[23].ACLR
scaled[0] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[1] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[2] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[3] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[4] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[5] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[6] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[7] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[8] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[9] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[10] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[11] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[12] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[13] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[14] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[15] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
POT[0] => POT_flopped[0].DATAIN
POT[1] => POT_flopped[1].DATAIN
POT[2] => POT_flopped[2].DATAIN
POT[3] => POT_flopped[3].DATAIN
POT[4] => POT_flopped[4].DATAIN
POT[5] => POT_flopped[5].DATAIN
POT[6] => POT_flopped[6].DATAIN
POT[7] => POT_flopped[7].DATAIN
POT[8] => POT_flopped[8].DATAIN
POT[9] => POT_flopped[9].DATAIN
POT[10] => POT_flopped[10].DATAIN
POT[11] => POT_flopped[11].DATAIN
audio[0] => Mult1.IN16
audio[1] => Mult1.IN15
audio[2] => Mult1.IN14
audio[3] => Mult1.IN13
audio[4] => Mult1.IN12
audio[5] => Mult1.IN11
audio[6] => Mult1.IN10
audio[7] => Mult1.IN9
audio[8] => Mult1.IN8
audio[9] => Mult1.IN7
audio[10] => Mult1.IN6
audio[11] => Mult1.IN5
audio[12] => Mult1.IN4
audio[13] => Mult1.IN3
audio[14] => Mult1.IN2
audio[15] => Mult1.IN1


|Equalizer|EQ_Engine:iEQ|band_scale:iB7
clk => POT_squared_flopped[12].CLK
clk => POT_squared_flopped[13].CLK
clk => POT_squared_flopped[14].CLK
clk => POT_squared_flopped[15].CLK
clk => POT_squared_flopped[16].CLK
clk => POT_squared_flopped[17].CLK
clk => POT_squared_flopped[18].CLK
clk => POT_squared_flopped[19].CLK
clk => POT_squared_flopped[20].CLK
clk => POT_squared_flopped[21].CLK
clk => POT_squared_flopped[22].CLK
clk => POT_squared_flopped[23].CLK
clk => POT_flopped[0].CLK
clk => POT_flopped[1].CLK
clk => POT_flopped[2].CLK
clk => POT_flopped[3].CLK
clk => POT_flopped[4].CLK
clk => POT_flopped[5].CLK
clk => POT_flopped[6].CLK
clk => POT_flopped[7].CLK
clk => POT_flopped[8].CLK
clk => POT_flopped[9].CLK
clk => POT_flopped[10].CLK
clk => POT_flopped[11].CLK
rst_n => POT_flopped[0].ACLR
rst_n => POT_flopped[1].ACLR
rst_n => POT_flopped[2].ACLR
rst_n => POT_flopped[3].ACLR
rst_n => POT_flopped[4].ACLR
rst_n => POT_flopped[5].ACLR
rst_n => POT_flopped[6].ACLR
rst_n => POT_flopped[7].ACLR
rst_n => POT_flopped[8].ACLR
rst_n => POT_flopped[9].ACLR
rst_n => POT_flopped[10].ACLR
rst_n => POT_flopped[11].ACLR
rst_n => POT_squared_flopped[12].ACLR
rst_n => POT_squared_flopped[13].ACLR
rst_n => POT_squared_flopped[14].ACLR
rst_n => POT_squared_flopped[15].ACLR
rst_n => POT_squared_flopped[16].ACLR
rst_n => POT_squared_flopped[17].ACLR
rst_n => POT_squared_flopped[18].ACLR
rst_n => POT_squared_flopped[19].ACLR
rst_n => POT_squared_flopped[20].ACLR
rst_n => POT_squared_flopped[21].ACLR
rst_n => POT_squared_flopped[22].ACLR
rst_n => POT_squared_flopped[23].ACLR
scaled[0] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[1] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[2] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[3] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[4] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[5] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[6] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[7] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[8] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[9] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[10] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[11] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[12] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[13] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[14] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[15] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
POT[0] => POT_flopped[0].DATAIN
POT[1] => POT_flopped[1].DATAIN
POT[2] => POT_flopped[2].DATAIN
POT[3] => POT_flopped[3].DATAIN
POT[4] => POT_flopped[4].DATAIN
POT[5] => POT_flopped[5].DATAIN
POT[6] => POT_flopped[6].DATAIN
POT[7] => POT_flopped[7].DATAIN
POT[8] => POT_flopped[8].DATAIN
POT[9] => POT_flopped[9].DATAIN
POT[10] => POT_flopped[10].DATAIN
POT[11] => POT_flopped[11].DATAIN
audio[0] => Mult1.IN16
audio[1] => Mult1.IN15
audio[2] => Mult1.IN14
audio[3] => Mult1.IN13
audio[4] => Mult1.IN12
audio[5] => Mult1.IN11
audio[6] => Mult1.IN10
audio[7] => Mult1.IN9
audio[8] => Mult1.IN8
audio[9] => Mult1.IN7
audio[10] => Mult1.IN6
audio[11] => Mult1.IN5
audio[12] => Mult1.IN4
audio[13] => Mult1.IN3
audio[14] => Mult1.IN2
audio[15] => Mult1.IN1


|Equalizer|EQ_Engine:iEQ|band_scale:iB8
clk => POT_squared_flopped[12].CLK
clk => POT_squared_flopped[13].CLK
clk => POT_squared_flopped[14].CLK
clk => POT_squared_flopped[15].CLK
clk => POT_squared_flopped[16].CLK
clk => POT_squared_flopped[17].CLK
clk => POT_squared_flopped[18].CLK
clk => POT_squared_flopped[19].CLK
clk => POT_squared_flopped[20].CLK
clk => POT_squared_flopped[21].CLK
clk => POT_squared_flopped[22].CLK
clk => POT_squared_flopped[23].CLK
clk => POT_flopped[0].CLK
clk => POT_flopped[1].CLK
clk => POT_flopped[2].CLK
clk => POT_flopped[3].CLK
clk => POT_flopped[4].CLK
clk => POT_flopped[5].CLK
clk => POT_flopped[6].CLK
clk => POT_flopped[7].CLK
clk => POT_flopped[8].CLK
clk => POT_flopped[9].CLK
clk => POT_flopped[10].CLK
clk => POT_flopped[11].CLK
rst_n => POT_flopped[0].ACLR
rst_n => POT_flopped[1].ACLR
rst_n => POT_flopped[2].ACLR
rst_n => POT_flopped[3].ACLR
rst_n => POT_flopped[4].ACLR
rst_n => POT_flopped[5].ACLR
rst_n => POT_flopped[6].ACLR
rst_n => POT_flopped[7].ACLR
rst_n => POT_flopped[8].ACLR
rst_n => POT_flopped[9].ACLR
rst_n => POT_flopped[10].ACLR
rst_n => POT_flopped[11].ACLR
rst_n => POT_squared_flopped[12].ACLR
rst_n => POT_squared_flopped[13].ACLR
rst_n => POT_squared_flopped[14].ACLR
rst_n => POT_squared_flopped[15].ACLR
rst_n => POT_squared_flopped[16].ACLR
rst_n => POT_squared_flopped[17].ACLR
rst_n => POT_squared_flopped[18].ACLR
rst_n => POT_squared_flopped[19].ACLR
rst_n => POT_squared_flopped[20].ACLR
rst_n => POT_squared_flopped[21].ACLR
rst_n => POT_squared_flopped[22].ACLR
rst_n => POT_squared_flopped[23].ACLR
scaled[0] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[1] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[2] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[3] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[4] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[5] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[6] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[7] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[8] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[9] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[10] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[11] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[12] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[13] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[14] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[15] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
POT[0] => POT_flopped[0].DATAIN
POT[1] => POT_flopped[1].DATAIN
POT[2] => POT_flopped[2].DATAIN
POT[3] => POT_flopped[3].DATAIN
POT[4] => POT_flopped[4].DATAIN
POT[5] => POT_flopped[5].DATAIN
POT[6] => POT_flopped[6].DATAIN
POT[7] => POT_flopped[7].DATAIN
POT[8] => POT_flopped[8].DATAIN
POT[9] => POT_flopped[9].DATAIN
POT[10] => POT_flopped[10].DATAIN
POT[11] => POT_flopped[11].DATAIN
audio[0] => Mult1.IN16
audio[1] => Mult1.IN15
audio[2] => Mult1.IN14
audio[3] => Mult1.IN13
audio[4] => Mult1.IN12
audio[5] => Mult1.IN11
audio[6] => Mult1.IN10
audio[7] => Mult1.IN9
audio[8] => Mult1.IN8
audio[9] => Mult1.IN7
audio[10] => Mult1.IN6
audio[11] => Mult1.IN5
audio[12] => Mult1.IN4
audio[13] => Mult1.IN3
audio[14] => Mult1.IN2
audio[15] => Mult1.IN1


|Equalizer|EQ_Engine:iEQ|band_scale:iB9
clk => POT_squared_flopped[12].CLK
clk => POT_squared_flopped[13].CLK
clk => POT_squared_flopped[14].CLK
clk => POT_squared_flopped[15].CLK
clk => POT_squared_flopped[16].CLK
clk => POT_squared_flopped[17].CLK
clk => POT_squared_flopped[18].CLK
clk => POT_squared_flopped[19].CLK
clk => POT_squared_flopped[20].CLK
clk => POT_squared_flopped[21].CLK
clk => POT_squared_flopped[22].CLK
clk => POT_squared_flopped[23].CLK
clk => POT_flopped[0].CLK
clk => POT_flopped[1].CLK
clk => POT_flopped[2].CLK
clk => POT_flopped[3].CLK
clk => POT_flopped[4].CLK
clk => POT_flopped[5].CLK
clk => POT_flopped[6].CLK
clk => POT_flopped[7].CLK
clk => POT_flopped[8].CLK
clk => POT_flopped[9].CLK
clk => POT_flopped[10].CLK
clk => POT_flopped[11].CLK
rst_n => POT_flopped[0].ACLR
rst_n => POT_flopped[1].ACLR
rst_n => POT_flopped[2].ACLR
rst_n => POT_flopped[3].ACLR
rst_n => POT_flopped[4].ACLR
rst_n => POT_flopped[5].ACLR
rst_n => POT_flopped[6].ACLR
rst_n => POT_flopped[7].ACLR
rst_n => POT_flopped[8].ACLR
rst_n => POT_flopped[9].ACLR
rst_n => POT_flopped[10].ACLR
rst_n => POT_flopped[11].ACLR
rst_n => POT_squared_flopped[12].ACLR
rst_n => POT_squared_flopped[13].ACLR
rst_n => POT_squared_flopped[14].ACLR
rst_n => POT_squared_flopped[15].ACLR
rst_n => POT_squared_flopped[16].ACLR
rst_n => POT_squared_flopped[17].ACLR
rst_n => POT_squared_flopped[18].ACLR
rst_n => POT_squared_flopped[19].ACLR
rst_n => POT_squared_flopped[20].ACLR
rst_n => POT_squared_flopped[21].ACLR
rst_n => POT_squared_flopped[22].ACLR
rst_n => POT_squared_flopped[23].ACLR
scaled[0] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[1] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[2] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[3] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[4] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[5] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[6] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[7] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[8] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[9] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[10] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[11] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[12] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[13] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[14] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[15] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
POT[0] => POT_flopped[0].DATAIN
POT[1] => POT_flopped[1].DATAIN
POT[2] => POT_flopped[2].DATAIN
POT[3] => POT_flopped[3].DATAIN
POT[4] => POT_flopped[4].DATAIN
POT[5] => POT_flopped[5].DATAIN
POT[6] => POT_flopped[6].DATAIN
POT[7] => POT_flopped[7].DATAIN
POT[8] => POT_flopped[8].DATAIN
POT[9] => POT_flopped[9].DATAIN
POT[10] => POT_flopped[10].DATAIN
POT[11] => POT_flopped[11].DATAIN
audio[0] => Mult1.IN16
audio[1] => Mult1.IN15
audio[2] => Mult1.IN14
audio[3] => Mult1.IN13
audio[4] => Mult1.IN12
audio[5] => Mult1.IN11
audio[6] => Mult1.IN10
audio[7] => Mult1.IN9
audio[8] => Mult1.IN8
audio[9] => Mult1.IN7
audio[10] => Mult1.IN6
audio[11] => Mult1.IN5
audio[12] => Mult1.IN4
audio[13] => Mult1.IN3
audio[14] => Mult1.IN2
audio[15] => Mult1.IN1


|Equalizer|EQ_Engine:iEQ|band_scale:iB10
clk => POT_squared_flopped[12].CLK
clk => POT_squared_flopped[13].CLK
clk => POT_squared_flopped[14].CLK
clk => POT_squared_flopped[15].CLK
clk => POT_squared_flopped[16].CLK
clk => POT_squared_flopped[17].CLK
clk => POT_squared_flopped[18].CLK
clk => POT_squared_flopped[19].CLK
clk => POT_squared_flopped[20].CLK
clk => POT_squared_flopped[21].CLK
clk => POT_squared_flopped[22].CLK
clk => POT_squared_flopped[23].CLK
clk => POT_flopped[0].CLK
clk => POT_flopped[1].CLK
clk => POT_flopped[2].CLK
clk => POT_flopped[3].CLK
clk => POT_flopped[4].CLK
clk => POT_flopped[5].CLK
clk => POT_flopped[6].CLK
clk => POT_flopped[7].CLK
clk => POT_flopped[8].CLK
clk => POT_flopped[9].CLK
clk => POT_flopped[10].CLK
clk => POT_flopped[11].CLK
rst_n => POT_flopped[0].ACLR
rst_n => POT_flopped[1].ACLR
rst_n => POT_flopped[2].ACLR
rst_n => POT_flopped[3].ACLR
rst_n => POT_flopped[4].ACLR
rst_n => POT_flopped[5].ACLR
rst_n => POT_flopped[6].ACLR
rst_n => POT_flopped[7].ACLR
rst_n => POT_flopped[8].ACLR
rst_n => POT_flopped[9].ACLR
rst_n => POT_flopped[10].ACLR
rst_n => POT_flopped[11].ACLR
rst_n => POT_squared_flopped[12].ACLR
rst_n => POT_squared_flopped[13].ACLR
rst_n => POT_squared_flopped[14].ACLR
rst_n => POT_squared_flopped[15].ACLR
rst_n => POT_squared_flopped[16].ACLR
rst_n => POT_squared_flopped[17].ACLR
rst_n => POT_squared_flopped[18].ACLR
rst_n => POT_squared_flopped[19].ACLR
rst_n => POT_squared_flopped[20].ACLR
rst_n => POT_squared_flopped[21].ACLR
rst_n => POT_squared_flopped[22].ACLR
rst_n => POT_squared_flopped[23].ACLR
scaled[0] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[1] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[2] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[3] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[4] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[5] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[6] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[7] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[8] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[9] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[10] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[11] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[12] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[13] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[14] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
scaled[15] <= scaled.DB_MAX_OUTPUT_PORT_TYPE
POT[0] => POT_flopped[0].DATAIN
POT[1] => POT_flopped[1].DATAIN
POT[2] => POT_flopped[2].DATAIN
POT[3] => POT_flopped[3].DATAIN
POT[4] => POT_flopped[4].DATAIN
POT[5] => POT_flopped[5].DATAIN
POT[6] => POT_flopped[6].DATAIN
POT[7] => POT_flopped[7].DATAIN
POT[8] => POT_flopped[8].DATAIN
POT[9] => POT_flopped[9].DATAIN
POT[10] => POT_flopped[10].DATAIN
POT[11] => POT_flopped[11].DATAIN
audio[0] => Mult1.IN16
audio[1] => Mult1.IN15
audio[2] => Mult1.IN14
audio[3] => Mult1.IN13
audio[4] => Mult1.IN12
audio[5] => Mult1.IN11
audio[6] => Mult1.IN10
audio[7] => Mult1.IN9
audio[8] => Mult1.IN8
audio[9] => Mult1.IN7
audio[10] => Mult1.IN6
audio[11] => Mult1.IN5
audio[12] => Mult1.IN4
audio[13] => Mult1.IN3
audio[14] => Mult1.IN2
audio[15] => Mult1.IN1


|Equalizer|spkr_drv:ispkr
clk => clk.IN2
rst_n => rst_n.IN2
lft_chnnl[0] => lft_duty.DATAB
lft_chnnl[1] => lft_duty.DATAB
lft_chnnl[2] => lft_duty.DATAB
lft_chnnl[3] => lft_duty.DATAB
lft_chnnl[4] => lft_duty.DATAB
lft_chnnl[5] => lft_duty.DATAB
lft_chnnl[6] => lft_duty.DATAB
lft_chnnl[7] => lft_duty.DATAB
lft_chnnl[8] => lft_duty.DATAB
lft_chnnl[9] => lft_duty.DATAB
lft_chnnl[10] => lft_duty.DATAB
lft_chnnl[11] => lft_duty.DATAB
lft_chnnl[12] => lft_duty.DATAB
lft_chnnl[13] => lft_duty.DATAB
lft_chnnl[14] => lft_duty.DATAB
lft_chnnl[15] => lft_duty.DATAB
rght_chnnl[0] => rght_duty.DATAB
rght_chnnl[1] => rght_duty.DATAB
rght_chnnl[2] => rght_duty.DATAB
rght_chnnl[3] => rght_duty.DATAB
rght_chnnl[4] => rght_duty.DATAB
rght_chnnl[5] => rght_duty.DATAB
rght_chnnl[6] => rght_duty.DATAB
rght_chnnl[7] => rght_duty.DATAB
rght_chnnl[8] => rght_duty.DATAB
rght_chnnl[9] => rght_duty.DATAB
rght_chnnl[10] => rght_duty.DATAB
rght_chnnl[11] => rght_duty.DATAB
rght_chnnl[12] => rght_duty.DATAB
rght_chnnl[13] => rght_duty.DATAB
rght_chnnl[14] => rght_duty.DATAB
rght_chnnl[15] => rght_duty.DATAB
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => lft_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
vld => rght_duty.OUTPUTSELECT
lft_PDM <= PDM:iPDM1ft.PDM
rght_PDM <= PDM:iPDMrght.PDM


|Equalizer|spkr_drv:ispkr|PDM:iPDM1ft
clk => fout[0].CLK
clk => fout[1].CLK
clk => fout[2].CLK
clk => fout[3].CLK
clk => fout[4].CLK
clk => fout[5].CLK
clk => fout[6].CLK
clk => fout[7].CLK
clk => fout[8].CLK
clk => fout[9].CLK
clk => fout[10].CLK
clk => fout[11].CLK
clk => fout[12].CLK
clk => fout[13].CLK
clk => fout[14].CLK
clk => fout[15].CLK
clk => duty_out[0].CLK
clk => duty_out[1].CLK
clk => duty_out[2].CLK
clk => duty_out[3].CLK
clk => duty_out[4].CLK
clk => duty_out[5].CLK
clk => duty_out[6].CLK
clk => duty_out[7].CLK
clk => duty_out[8].CLK
clk => duty_out[9].CLK
clk => duty_out[10].CLK
clk => duty_out[11].CLK
clk => duty_out[12].CLK
clk => duty_out[13].CLK
clk => duty_out[14].CLK
clk => duty_out[15].CLK
clk => counter.CLK
rst_n => fout[0].ACLR
rst_n => fout[1].ACLR
rst_n => fout[2].ACLR
rst_n => fout[3].ACLR
rst_n => fout[4].ACLR
rst_n => fout[5].ACLR
rst_n => fout[6].ACLR
rst_n => fout[7].ACLR
rst_n => fout[8].ACLR
rst_n => fout[9].ACLR
rst_n => fout[10].ACLR
rst_n => fout[11].ACLR
rst_n => fout[12].ACLR
rst_n => fout[13].ACLR
rst_n => fout[14].ACLR
rst_n => fout[15].ACLR
rst_n => duty_out[0].ACLR
rst_n => duty_out[1].ACLR
rst_n => duty_out[2].ACLR
rst_n => duty_out[3].ACLR
rst_n => duty_out[4].ACLR
rst_n => duty_out[5].ACLR
rst_n => duty_out[6].ACLR
rst_n => duty_out[7].ACLR
rst_n => duty_out[8].ACLR
rst_n => duty_out[9].ACLR
rst_n => duty_out[10].ACLR
rst_n => duty_out[11].ACLR
rst_n => duty_out[12].ACLR
rst_n => duty_out[13].ACLR
rst_n => duty_out[14].ACLR
rst_n => duty_out[15].ACLR
rst_n => counter.ACLR
duty[0] => duty_out[0].DATAIN
duty[1] => duty_out[1].DATAIN
duty[2] => duty_out[2].DATAIN
duty[3] => duty_out[3].DATAIN
duty[4] => duty_out[4].DATAIN
duty[5] => duty_out[5].DATAIN
duty[6] => duty_out[6].DATAIN
duty[7] => duty_out[7].DATAIN
duty[8] => duty_out[8].DATAIN
duty[9] => duty_out[9].DATAIN
duty[10] => duty_out[10].DATAIN
duty[11] => duty_out[11].DATAIN
duty[12] => duty_out[12].DATAIN
duty[13] => duty_out[13].DATAIN
duty[14] => duty_out[14].DATAIN
duty[15] => Add1.IN2
PDM <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Equalizer|spkr_drv:ispkr|PDM:iPDMrght
clk => fout[0].CLK
clk => fout[1].CLK
clk => fout[2].CLK
clk => fout[3].CLK
clk => fout[4].CLK
clk => fout[5].CLK
clk => fout[6].CLK
clk => fout[7].CLK
clk => fout[8].CLK
clk => fout[9].CLK
clk => fout[10].CLK
clk => fout[11].CLK
clk => fout[12].CLK
clk => fout[13].CLK
clk => fout[14].CLK
clk => fout[15].CLK
clk => duty_out[0].CLK
clk => duty_out[1].CLK
clk => duty_out[2].CLK
clk => duty_out[3].CLK
clk => duty_out[4].CLK
clk => duty_out[5].CLK
clk => duty_out[6].CLK
clk => duty_out[7].CLK
clk => duty_out[8].CLK
clk => duty_out[9].CLK
clk => duty_out[10].CLK
clk => duty_out[11].CLK
clk => duty_out[12].CLK
clk => duty_out[13].CLK
clk => duty_out[14].CLK
clk => duty_out[15].CLK
clk => counter.CLK
rst_n => fout[0].ACLR
rst_n => fout[1].ACLR
rst_n => fout[2].ACLR
rst_n => fout[3].ACLR
rst_n => fout[4].ACLR
rst_n => fout[5].ACLR
rst_n => fout[6].ACLR
rst_n => fout[7].ACLR
rst_n => fout[8].ACLR
rst_n => fout[9].ACLR
rst_n => fout[10].ACLR
rst_n => fout[11].ACLR
rst_n => fout[12].ACLR
rst_n => fout[13].ACLR
rst_n => fout[14].ACLR
rst_n => fout[15].ACLR
rst_n => duty_out[0].ACLR
rst_n => duty_out[1].ACLR
rst_n => duty_out[2].ACLR
rst_n => duty_out[3].ACLR
rst_n => duty_out[4].ACLR
rst_n => duty_out[5].ACLR
rst_n => duty_out[6].ACLR
rst_n => duty_out[7].ACLR
rst_n => duty_out[8].ACLR
rst_n => duty_out[9].ACLR
rst_n => duty_out[10].ACLR
rst_n => duty_out[11].ACLR
rst_n => duty_out[12].ACLR
rst_n => duty_out[13].ACLR
rst_n => duty_out[14].ACLR
rst_n => duty_out[15].ACLR
rst_n => counter.ACLR
duty[0] => duty_out[0].DATAIN
duty[1] => duty_out[1].DATAIN
duty[2] => duty_out[2].DATAIN
duty[3] => duty_out[3].DATAIN
duty[4] => duty_out[4].DATAIN
duty[5] => duty_out[5].DATAIN
duty[6] => duty_out[6].DATAIN
duty[7] => duty_out[7].DATAIN
duty[8] => duty_out[8].DATAIN
duty[9] => duty_out[9].DATAIN
duty[10] => duty_out[10].DATAIN
duty[11] => duty_out[11].DATAIN
duty[12] => duty_out[12].DATAIN
duty[13] => duty_out[13].DATAIN
duty[14] => duty_out[14].DATAIN
duty[15] => Add1.IN2
PDM <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


