

================================================================
== Vitis HLS Report for 'axil_conv2D_Pipeline_loop_i_loop_j'
================================================================
* Date:           Mon Dec  9 22:02:40 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    66571|    66571|  0.666 ms|  0.666 ms|  66564|  66564|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_i_loop_j  |    66569|    66569|        15|          9|          1|  7396|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 9, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.22>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv353 = alloca i32 1"   --->   Operation 19 'alloca' 'indvars_iv353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv4 = alloca i32 1"   --->   Operation 20 'alloca' 'indvars_iv4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i5 = alloca i32 1"   --->   Operation 21 'alloca' 'i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%image_1d_idx6 = alloca i32 1"   --->   Operation 22 'alloca' 'image_1d_idx6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j7 = alloca i32 1"   --->   Operation 23 'alloca' 'j7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_19 = alloca i32 1"   --->   Operation 24 'alloca' 'i_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln2510 = alloca i32 1"   --->   Operation 25 'alloca' 'add_ln2510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln25_111 = alloca i32 1"   --->   Operation 26 'alloca' 'add_ln25_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %empty"   --->   Operation 27 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv3_i_i97_2_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_2_2"   --->   Operation 28 'read' 'conv3_i_i97_2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv3_i_i97_2_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_2_1"   --->   Operation 29 'read' 'conv3_i_i97_2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv3_i_i97_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_2"   --->   Operation 30 'read' 'conv3_i_i97_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv3_i_i97_1_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_1_2"   --->   Operation 31 'read' 'conv3_i_i97_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv3_i_i97_1_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_1_1"   --->   Operation 32 'read' 'conv3_i_i97_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv3_i_i97_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_1"   --->   Operation 33 'read' 'conv3_i_i97_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv3_i_i97_214_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_214"   --->   Operation 34 'read' 'conv3_i_i97_214_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv3_i_i97_15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_15"   --->   Operation 35 'read' 'conv3_i_i97_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv3_i_i97_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97"   --->   Operation 36 'read' 'conv3_i_i97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv3_i_i97_2_2_cast = sext i8 %conv3_i_i97_2_2_read"   --->   Operation 37 'sext' 'conv3_i_i97_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv3_i_i97_2_1_cast = sext i8 %conv3_i_i97_2_1_read"   --->   Operation 38 'sext' 'conv3_i_i97_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv3_i_i97_2_cast = sext i8 %conv3_i_i97_2_read"   --->   Operation 39 'sext' 'conv3_i_i97_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv3_i_i97_1_2_cast = sext i8 %conv3_i_i97_1_2_read"   --->   Operation 40 'sext' 'conv3_i_i97_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv3_i_i97_1_1_cast = sext i8 %conv3_i_i97_1_1_read"   --->   Operation 41 'sext' 'conv3_i_i97_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv3_i_i97_1_cast = sext i8 %conv3_i_i97_1_read"   --->   Operation 42 'sext' 'conv3_i_i97_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv3_i_i97_214_cast = sext i8 %conv3_i_i97_214_read"   --->   Operation 43 'sext' 'conv3_i_i97_214_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv3_i_i97_15_cast = sext i8 %conv3_i_i97_15_read"   --->   Operation 44 'sext' 'conv3_i_i97_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv3_i_i97_cast = sext i8 %conv3_i_i97_read"   --->   Operation 45 'sext' 'conv3_i_i97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %image_out, i64 666, i64 207, i64 1"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %image_in, i64 666, i64 207, i64 1"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 174, i13 %add_ln25_111"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 88, i13 %add_ln2510"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 1, i7 %i_19"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j7"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %image_1d_idx6"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i5"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvars_iv4"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 86, i13 %indvars_iv353"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten2"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc44"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%icmp_ln278 = phi i1 0, void %newFuncRoot, i1 %icmp_ln27, void %for.inc44" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 60 'phi' 'icmp_ln278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%indvars_iv4_load = load i13 %indvars_iv4" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 61 'load' 'indvars_iv4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%image_1d_idx6_load = load i13 %image_1d_idx6" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 62 'load' 'image_1d_idx6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add_ln2510_load = load i13 %add_ln2510" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 63 'load' 'add_ln2510_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.69ns)   --->   "%select_ln25 = select i1 %icmp_ln278, i13 %add_ln2510_load, i13 %image_1d_idx6_load" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 64 'select' 'select_ln25' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.69ns)   --->   "%select_ln25_3 = select i1 %icmp_ln278, i13 %add_ln2510_load, i13 %indvars_iv4_load" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 65 'select' 'select_ln25_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.67ns)   --->   "%image_1d_idx_6 = add i13 %select_ln25, i13 178" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 66 'add' 'image_1d_idx_6' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i13 %image_1d_idx_6" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 67 'zext' 'zext_ln37_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%image_in_addr_8 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_7" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 68 'getelementptr' 'image_in_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%image_in_load_8 = load i13 %image_in_addr_8" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 69 'load' 'image_in_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln25 = store i13 %select_ln25_3, i13 %indvars_iv4" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 70 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%i5_load = load i7 %i5" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 71 'load' 'i5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i_19_load = load i7 %i_19" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 72 'load' 'i_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.99ns)   --->   "%i_2 = select i1 %icmp_ln278, i7 %i_19_load, i7 %i5_load" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 73 'select' 'i_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %i_2" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 74 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node add_ln52)   --->   "%mul_ln27 = mul i13 %zext_ln27, i13 86" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 75 'mul' 'mul_ln27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i13 %select_ln25" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 76 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i8 %image_in, i64 0, i64 %zext_ln27_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 77 'getelementptr' 'image_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%image_in_load = load i13 %image_in_addr" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 78 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%image_in_load_8 = load i13 %image_in_addr_8" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 79 'load' 'image_in_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_2 : Operation 80 [1/1] (1.87ns)   --->   "%i = add i7 %i_2, i7 1" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 80 'add' 'i' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln25 = store i7 %i, i7 %i_19" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 81 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln25 = store i7 %i_2, i7 %i5" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 82 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.93>
ST_3 : Operation 83 [2/3] (1.05ns) (grouped into DSP with root node add_ln52)   --->   "%mul_ln27 = mul i13 %zext_ln27, i13 86" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 83 'mul' 'mul_ln27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%image_in_load = load i13 %image_in_addr" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 84 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_3 : Operation 85 [1/1] (1.67ns)   --->   "%image_1d_idx_7 = add i13 %select_ln25, i13 1" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 85 'add' 'image_1d_idx_7' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i13 %image_1d_idx_7" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 86 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%image_in_addr_1 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 87 'getelementptr' 'image_in_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (3.25ns)   --->   "%image_in_load_1 = load i13 %image_in_addr_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 88 'load' 'image_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i8 %image_in_load_8" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 89 'zext' 'zext_ln40_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_5)   --->   "%mul_ln40_8 = mul i16 %zext_ln40_8, i16 %conv3_i_i97_2_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 90 'mul' 'mul_ln40_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln39 = store i13 %image_1d_idx_7, i13 %image_1d_idx6" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 91 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.93>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%j7_load = load i7 %j7" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 92 'load' 'j7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.99ns)   --->   "%select_ln25_1 = select i1 %icmp_ln278, i7 0, i7 %j7_load" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 93 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node add_ln52)   --->   "%mul_ln27 = mul i13 %zext_ln27, i13 86" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 94 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%image_in_load_1 = load i13 %image_in_addr_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 95 'load' 'image_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_4 : Operation 96 [1/1] (1.67ns)   --->   "%image_1d_idx = add i13 %select_ln25, i13 2" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 96 'add' 'image_1d_idx' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i13 %image_1d_idx" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 97 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%image_in_addr_2 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 98 'getelementptr' 'image_in_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (3.25ns)   --->   "%image_in_load_2 = load i13 %image_in_addr_2" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 99 'load' 'image_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_4 : Operation 100 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_5)   --->   "%mul_ln40_8 = mul i16 %zext_ln40_8, i16 %conv3_i_i97_2_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 100 'mul' 'mul_ln40_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i7 %select_ln25_1" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 101 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln52 = add i13 %mul_ln27, i13 %zext_ln52" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 102 'add' 'add_ln52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (1.87ns)   --->   "%j = add i7 %select_ln25_1, i7 1" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 103 'add' 'j' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.67ns)   --->   "%add_ln25 = add i13 %select_ln25_3, i13 88" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 104 'add' 'add_ln25' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln25 = store i13 %add_ln25, i13 %add_ln2510" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 105 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln27 = store i7 %j, i7 %j7" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 106 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i8 %image_in_load_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 107 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (4.17ns)   --->   "%mul_ln40_1 = mul i16 %zext_ln40_1, i16 %conv3_i_i97_15_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 108 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %mul_ln40_1" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 109 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%image_in_load_2 = load i13 %image_in_addr_2" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 110 'load' 'image_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i8 %image_in_load_2" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 111 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_2 = mul i16 %zext_ln40_2, i16 %conv3_i_i97_214_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 112 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (1.67ns)   --->   "%image_1d_idx_2 = add i13 %select_ln25, i13 89" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 113 'add' 'image_1d_idx_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i13 %image_1d_idx_2" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 114 'zext' 'zext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%image_in_addr_4 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 115 'getelementptr' 'image_in_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (3.25ns)   --->   "%image_in_load_4 = load i13 %image_in_addr_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 116 'load' 'image_in_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_5 : Operation 117 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_5)   --->   "%mul_ln40_8 = mul i16 %zext_ln40_8, i16 %conv3_i_i97_2_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 117 'mul' 'mul_ln40_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_5)   --->   "%sext_ln40_1 = sext i16 %mul_ln40_8" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 118 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_5 = add i17 %sext_ln39_1, i17 %sext_ln40_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 119 'add' 'add_ln40_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln52 = add i13 %mul_ln27, i13 %zext_ln52" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 120 'add' 'add_ln52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.93>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i8 %image_in_load" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 121 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40 = mul i16 %zext_ln40, i16 %conv3_i_i97_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 122 'mul' 'mul_ln40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 123 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_2 = mul i16 %zext_ln40_2, i16 %conv3_i_i97_214_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 123 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [1/1] (1.67ns)   --->   "%image_1d_idx_1 = add i13 %select_ln25, i13 88" [../lab1_prof/hls/axil_conv2D.cpp:32]   --->   Operation 124 'add' 'image_1d_idx_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i13 %image_1d_idx_1" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 125 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%image_in_addr_3 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_2" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 126 'getelementptr' 'image_in_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [2/2] (3.25ns)   --->   "%image_in_load_3 = load i13 %image_in_addr_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 127 'load' 'image_in_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_6 : Operation 128 [1/2] (3.25ns)   --->   "%image_in_load_4 = load i13 %image_in_addr_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 128 'load' 'image_in_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_6 : Operation 129 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_5 = add i17 %sext_ln39_1, i17 %sext_ln40_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 129 'add' 'add_ln40_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.93>
ST_7 : Operation 130 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40 = mul i16 %zext_ln40, i16 %conv3_i_i97_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 130 'mul' 'mul_ln40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_2 = mul i16 %zext_ln40_2, i16 %conv3_i_i97_214_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 131 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_6)   --->   "%sext_ln32 = sext i16 %mul_ln40_2" [../lab1_prof/hls/axil_conv2D.cpp:32]   --->   Operation 132 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/2] (3.25ns)   --->   "%image_in_load_3 = load i13 %image_in_addr_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 133 'load' 'image_in_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i8 %image_in_load_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 134 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_4 = mul i16 %zext_ln40_4, i16 %conv3_i_i97_1_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 135 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [1/1] (1.67ns)   --->   "%image_1d_idx_3 = add i13 %select_ln25, i13 90" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 136 'add' 'image_1d_idx_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i13 %image_1d_idx_3" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 137 'zext' 'zext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%image_in_addr_5 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 138 'getelementptr' 'image_in_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [2/2] (3.25ns)   --->   "%image_in_load_5 = load i13 %image_in_addr_5" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 139 'load' 'image_in_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i17 %add_ln40_5" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 140 'sext' 'sext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_6 = add i18 %sext_ln40_5, i18 %sext_ln32" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 141 'add' 'add_ln40_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.27>
ST_8 : Operation 142 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40 = mul i16 %zext_ln40, i16 %conv3_i_i97_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 142 'mul' 'mul_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_4)   --->   "%sext_ln39 = sext i16 %mul_ln40" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 143 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i8 %image_in_load_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 144 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (4.17ns)   --->   "%mul_ln40_3 = mul i16 %zext_ln40_3, i16 %conv3_i_i97_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 145 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i16 %mul_ln40_3" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 146 'sext' 'sext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_4 = mul i16 %zext_ln40_4, i16 %conv3_i_i97_1_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 147 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 148 [1/2] (3.25ns)   --->   "%image_in_load_5 = load i13 %image_in_addr_5" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 148 'load' 'image_in_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_8 : Operation 149 [1/1] (1.67ns)   --->   "%image_1d_idx_4 = add i13 %select_ln25, i13 176" [../lab1_prof/hls/axil_conv2D.cpp:32]   --->   Operation 149 'add' 'image_1d_idx_4' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i13 %image_1d_idx_4" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 150 'zext' 'zext_ln37_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%image_in_addr_6 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_5" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 151 'getelementptr' 'image_in_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [2/2] (3.25ns)   --->   "%image_in_load_6 = load i13 %image_in_addr_6" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 152 'load' 'image_in_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_8 : Operation 153 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_4 = add i17 %sext_ln39_2, i17 %sext_ln39" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 153 'add' 'add_ln40_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 154 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_6 = add i18 %sext_ln40_5, i18 %sext_ln32" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 154 'add' 'add_ln40_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.27>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i13 %indvar_flatten2" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 155 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%indvars_iv353_load = load i13 %indvars_iv353" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 156 'load' 'indvars_iv353_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%add_ln25_111_load = load i13 %add_ln25_111" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 157 'load' 'add_ln25_111_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.69ns)   --->   "%select_ln25_2 = select i1 %icmp_ln278, i13 %add_ln25_111_load, i13 %indvars_iv353_load" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 158 'select' 'select_ln25_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 159 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_4 = mul i16 %zext_ln40_4, i16 %conv3_i_i97_1_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 159 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_1)   --->   "%sext_ln39_3 = sext i16 %mul_ln40_4" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 160 'sext' 'sext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i8 %image_in_load_5" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 161 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (4.17ns)   --->   "%mul_ln40_5 = mul i16 %zext_ln40_5, i16 %conv3_i_i97_1_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 162 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i16 %mul_ln40_5" [../lab1_prof/hls/axil_conv2D.cpp:32]   --->   Operation 163 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/2] (3.25ns)   --->   "%image_in_load_6 = load i13 %image_in_addr_6" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 164 'load' 'image_in_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i8 %image_in_load_6" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 165 'zext' 'zext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [3/3] (1.05ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40_6 = mul i16 %zext_ln40_6, i16 %conv3_i_i97_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 166 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 167 [1/1] (1.67ns)   --->   "%image_1d_idx_5 = add i13 %select_ln25, i13 177" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 167 'add' 'image_1d_idx_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i13 %image_1d_idx_5" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 168 'zext' 'zext_ln37_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%image_in_addr_7 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_6" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 169 'getelementptr' 'image_in_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [2/2] (3.25ns)   --->   "%image_in_load_7 = load i13 %image_in_addr_7" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 170 'load' 'image_in_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_9 : Operation 171 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_1 = add i17 %sext_ln32_1, i17 %sext_ln39_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 171 'add' 'add_ln40_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 172 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_4 = add i17 %sext_ln39_2, i17 %sext_ln39" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 172 'add' 'add_ln40_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i17 %add_ln40_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 173 'sext' 'sext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i18 %add_ln40_6" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 174 'sext' 'sext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (2.13ns)   --->   "%add_ln40_7 = add i19 %sext_ln40_6, i19 %sext_ln40_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 175 'add' 'add_ln40_7' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (1.67ns)   --->   "%add_ln25_2 = add i13 %indvar_flatten2_load, i13 1" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 176 'add' 'add_ln25_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (1.67ns)   --->   "%icmp_ln27 = icmp_eq  i13 %image_1d_idx_7, i13 %select_ln25_2" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 177 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (1.67ns)   --->   "%add_ln25_1 = add i13 %select_ln25_2, i13 88" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 178 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (1.67ns)   --->   "%icmp_ln25 = icmp_eq  i13 %indvar_flatten2_load, i13 7395" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 179 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln25 = store i13 %add_ln25_1, i13 %add_ln25_111" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 180 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln25 = store i13 %select_ln25_2, i13 %indvars_iv353" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 181 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 182 [1/1] (1.58ns)   --->   "%store_ln25 = store i13 %add_ln25_2, i13 %indvar_flatten2" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 182 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc44, void %for.end46.exitStub" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 183 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.30>
ST_10 : Operation 184 [2/3] (1.05ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40_6 = mul i16 %zext_ln40_6, i16 %conv3_i_i97_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 184 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 185 [1/2] (3.25ns)   --->   "%image_in_load_7 = load i13 %image_in_addr_7" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 185 'load' 'image_in_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i8 %image_in_load_7" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 186 'zext' 'zext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_7 = mul i16 %zext_ln40_7, i16 %conv3_i_i97_2_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 187 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 188 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_1 = add i17 %sext_ln32_1, i17 %sext_ln39_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 188 'add' 'add_ln40_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40_6 = mul i16 %zext_ln40_6, i16 %conv3_i_i97_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 189 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 190 [1/1] (0.00ns) (grouped into DSP with root node add_ln40)   --->   "%sext_ln40 = sext i16 %mul_ln40_6" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 190 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_7 = mul i16 %zext_ln40_7, i16 %conv3_i_i97_2_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 191 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 192 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40 = add i21 %tmp, i21 %sext_ln40" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 192 'add' 'add_ln40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.10>
ST_12 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_7 = mul i16 %zext_ln40_7, i16 %conv3_i_i97_2_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 193 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 194 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_2)   --->   "%sext_ln39_4 = sext i16 %mul_ln40_7" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 194 'sext' 'sext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40 = add i21 %tmp, i21 %sext_ln40" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 195 'add' 'add_ln40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i17 %add_ln40_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 196 'sext' 'sext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_2 = add i18 %sext_ln40_2, i18 %sext_ln39_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 197 'add' 'add_ln40_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 6.14>
ST_13 : Operation 198 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_2 = add i18 %sext_ln40_2, i18 %sext_ln39_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 198 'add' 'add_ln40_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i18 %add_ln40_2" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 199 'sext' 'sext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_3 = add i21 %sext_ln40_3, i21 %add_ln40" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 200 'add' 'add_ln40_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i19 %add_ln40_7" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 201 'sext' 'sext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%acc = add i21 %sext_ln40_7, i21 %add_ln40_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 202 'add' 'acc' <Predicate = true> <Delay = 4.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %acc, i32 8, i32 20" [../lab1_prof/hls/axil_conv2D.cpp:45]   --->   Operation 203 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.18>
ST_14 : Operation 204 [1/1] (1.67ns)   --->   "%icmp_ln45 = icmp_sgt  i13 %tmp_1, i13 0" [../lab1_prof/hls/axil_conv2D.cpp:45]   --->   Operation 204 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %acc, i32 20" [../lab1_prof/hls/axil_conv2D.cpp:47]   --->   Operation 205 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%trunc_ln50 = trunc i21 %acc" [../lab1_prof/hls/axil_conv2D.cpp:50]   --->   Operation 206 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%acc_sat = select i1 %icmp_ln45, i8 255, i8 0" [../lab1_prof/hls/axil_conv2D.cpp:45]   --->   Operation 207 'select' 'acc_sat' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%empty_14 = or i1 %icmp_ln45, i1 %tmp_2" [../lab1_prof/hls/axil_conv2D.cpp:45]   --->   Operation 208 'or' 'empty_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/1] (1.24ns) (out node of the LUT)   --->   "%acc_sat_1 = select i1 %empty_14, i8 %acc_sat, i8 %trunc_ln50" [../lab1_prof/hls/axil_conv2D.cpp:45]   --->   Operation 209 'select' 'acc_sat_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i13 %add_ln52" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 210 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i8 %image_out, i64 0, i64 %zext_ln52_1" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 211 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [2/2] (3.25ns)   --->   "%store_ln52 = store i8 %acc_sat_1, i13 %image_out_addr" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 212 'store' 'store_ln52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7396> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_i_loop_j_str"   --->   Operation 213 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7396, i64 7396, i64 7396"   --->   Operation 214 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../lab1_prof/hls/axil_conv2D.cpp:28]   --->   Operation 215 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/2] (3.25ns)   --->   "%store_ln52 = store i8 %acc_sat_1, i13 %image_out_addr" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 216 'store' 'store_ln52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7396> <RAM>
ST_15 : Operation 217 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 217 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv3_i_i97]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_i97_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_i97_214]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_i97_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_i97_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_i97_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_i97_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_i97_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_i97_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten2       (alloca           ) [ 0111111111000000]
indvars_iv353         (alloca           ) [ 0111111111000000]
indvars_iv4           (alloca           ) [ 0100000000000000]
i5                    (alloca           ) [ 0110000000000000]
image_1d_idx6         (alloca           ) [ 0111000000000000]
j7                    (alloca           ) [ 0111100000000000]
i_19                  (alloca           ) [ 0110000000000000]
add_ln2510            (alloca           ) [ 0111100000000000]
add_ln25_111          (alloca           ) [ 0111111111000000]
tmp                   (read             ) [ 0111111111111000]
conv3_i_i97_2_2_read  (read             ) [ 0000000000000000]
conv3_i_i97_2_1_read  (read             ) [ 0000000000000000]
conv3_i_i97_2_read    (read             ) [ 0000000000000000]
conv3_i_i97_1_2_read  (read             ) [ 0000000000000000]
conv3_i_i97_1_1_read  (read             ) [ 0000000000000000]
conv3_i_i97_1_read    (read             ) [ 0000000000000000]
conv3_i_i97_214_read  (read             ) [ 0000000000000000]
conv3_i_i97_15_read   (read             ) [ 0000000000000000]
conv3_i_i97_read      (read             ) [ 0000000000000000]
conv3_i_i97_2_2_cast  (sext             ) [ 0011110000000000]
conv3_i_i97_2_1_cast  (sext             ) [ 0111111111111000]
conv3_i_i97_2_cast    (sext             ) [ 0111111111110000]
conv3_i_i97_1_2_cast  (sext             ) [ 0011111111000000]
conv3_i_i97_1_1_cast  (sext             ) [ 0011111111000000]
conv3_i_i97_1_cast    (sext             ) [ 0011111110000000]
conv3_i_i97_214_cast  (sext             ) [ 0011111100000000]
conv3_i_i97_15_cast   (sext             ) [ 0011110000000000]
conv3_i_i97_cast      (sext             ) [ 0011111110000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
br_ln0                (br               ) [ 0000000000000000]
icmp_ln278            (phi              ) [ 0111111111000000]
indvars_iv4_load      (load             ) [ 0000000000000000]
image_1d_idx6_load    (load             ) [ 0000000000000000]
add_ln2510_load       (load             ) [ 0000000000000000]
select_ln25           (select           ) [ 0011111111000000]
select_ln25_3         (select           ) [ 0011100000000000]
image_1d_idx_6        (add              ) [ 0000000000000000]
zext_ln37_7           (zext             ) [ 0000000000000000]
image_in_addr_8       (getelementptr    ) [ 0010000000000000]
store_ln25            (store            ) [ 0000000000000000]
i5_load               (load             ) [ 0000000000000000]
i_19_load             (load             ) [ 0000000000000000]
i_2                   (select           ) [ 0000000000000000]
zext_ln27             (zext             ) [ 0001100000000000]
zext_ln27_1           (zext             ) [ 0000000000000000]
image_in_addr         (getelementptr    ) [ 0001000000000000]
image_in_load_8       (load             ) [ 0001000000000000]
i                     (add              ) [ 0000000000000000]
store_ln25            (store            ) [ 0000000000000000]
store_ln25            (store            ) [ 0000000000000000]
image_in_load         (load             ) [ 0000111000000000]
image_1d_idx_7        (add              ) [ 0000111111000000]
zext_ln37             (zext             ) [ 0000000000000000]
image_in_addr_1       (getelementptr    ) [ 0000100000000000]
zext_ln40_8           (zext             ) [ 0000110000000000]
store_ln39            (store            ) [ 0000000000000000]
j7_load               (load             ) [ 0000000000000000]
select_ln25_1         (select           ) [ 0000000000000000]
mul_ln27              (mul              ) [ 0000010000000000]
image_in_load_1       (load             ) [ 0000010000000000]
image_1d_idx          (add              ) [ 0000000000000000]
zext_ln37_1           (zext             ) [ 0000000000000000]
image_in_addr_2       (getelementptr    ) [ 0000010000000000]
zext_ln52             (zext             ) [ 0000010000000000]
j                     (add              ) [ 0000000000000000]
add_ln25              (add              ) [ 0000000000000000]
store_ln25            (store            ) [ 0000000000000000]
store_ln27            (store            ) [ 0000000000000000]
zext_ln40_1           (zext             ) [ 0000000000000000]
mul_ln40_1            (mul              ) [ 0000000000000000]
sext_ln39_1           (sext             ) [ 0000001000000000]
image_in_load_2       (load             ) [ 0000000000000000]
zext_ln40_2           (zext             ) [ 0000001100000000]
image_1d_idx_2        (add              ) [ 0000000000000000]
zext_ln37_3           (zext             ) [ 0000000000000000]
image_in_addr_4       (getelementptr    ) [ 0000001000000000]
mul_ln40_8            (mul              ) [ 0000000000000000]
sext_ln40_1           (sext             ) [ 0000001000000000]
add_ln52              (add              ) [ 0111111111111110]
zext_ln40             (zext             ) [ 0000000110000000]
image_1d_idx_1        (add              ) [ 0000000000000000]
zext_ln37_2           (zext             ) [ 0000000000000000]
image_in_addr_3       (getelementptr    ) [ 0000000100000000]
image_in_load_4       (load             ) [ 0000000100000000]
add_ln40_5            (add              ) [ 0000000100000000]
mul_ln40_2            (mul              ) [ 0000000000000000]
sext_ln32             (sext             ) [ 0000000010000000]
image_in_load_3       (load             ) [ 0000000010000000]
zext_ln40_4           (zext             ) [ 0000000011000000]
image_1d_idx_3        (add              ) [ 0000000000000000]
zext_ln37_4           (zext             ) [ 0000000000000000]
image_in_addr_5       (getelementptr    ) [ 0000000010000000]
sext_ln40_5           (sext             ) [ 0000000010000000]
mul_ln40              (mul              ) [ 0000000000000000]
sext_ln39             (sext             ) [ 0000000001000000]
zext_ln40_3           (zext             ) [ 0000000000000000]
mul_ln40_3            (mul              ) [ 0000000000000000]
sext_ln39_2           (sext             ) [ 0000000001000000]
image_in_load_5       (load             ) [ 0000000001000000]
image_1d_idx_4        (add              ) [ 0000000000000000]
zext_ln37_5           (zext             ) [ 0000000000000000]
image_in_addr_6       (getelementptr    ) [ 0000000001000000]
add_ln40_6            (add              ) [ 0000000001000000]
indvar_flatten2_load  (load             ) [ 0000000000000000]
indvars_iv353_load    (load             ) [ 0000000000000000]
add_ln25_111_load     (load             ) [ 0000000000000000]
select_ln25_2         (select           ) [ 0000000000000000]
mul_ln40_4            (mul              ) [ 0000000000000000]
sext_ln39_3           (sext             ) [ 0100000000100000]
zext_ln40_5           (zext             ) [ 0000000000000000]
mul_ln40_5            (mul              ) [ 0000000000000000]
sext_ln32_1           (sext             ) [ 0100000000100000]
image_in_load_6       (load             ) [ 0000000000000000]
zext_ln40_6           (zext             ) [ 0110000000110000]
image_1d_idx_5        (add              ) [ 0000000000000000]
zext_ln37_6           (zext             ) [ 0000000000000000]
image_in_addr_7       (getelementptr    ) [ 0100000000100000]
add_ln40_4            (add              ) [ 0000000000000000]
sext_ln40_4           (sext             ) [ 0000000000000000]
sext_ln40_6           (sext             ) [ 0000000000000000]
add_ln40_7            (add              ) [ 0111100000111100]
add_ln25_2            (add              ) [ 0000000000000000]
icmp_ln27             (icmp             ) [ 0100000001000000]
add_ln25_1            (add              ) [ 0000000000000000]
icmp_ln25             (icmp             ) [ 0111111001111111]
store_ln25            (store            ) [ 0000000000000000]
store_ln25            (store            ) [ 0000000000000000]
store_ln25            (store            ) [ 0000000000000000]
br_ln25               (br               ) [ 0100000001000000]
image_in_load_7       (load             ) [ 0000000000000000]
zext_ln40_7           (zext             ) [ 0011000000011000]
add_ln40_1            (add              ) [ 0011000000011000]
mul_ln40_6            (mul              ) [ 0000000000000000]
sext_ln40             (sext             ) [ 0001000000001000]
mul_ln40_7            (mul              ) [ 0000000000000000]
sext_ln39_4           (sext             ) [ 0000100000000100]
add_ln40              (add              ) [ 0000100000000100]
sext_ln40_2           (sext             ) [ 0000100000000100]
add_ln40_2            (add              ) [ 0000000000000000]
sext_ln40_3           (sext             ) [ 0000000000000000]
add_ln40_3            (add              ) [ 0000000000000000]
sext_ln40_7           (sext             ) [ 0000000000000000]
acc                   (add              ) [ 0000010000000010]
tmp_1                 (partselect       ) [ 0000010000000010]
icmp_ln45             (icmp             ) [ 0000000000000000]
tmp_2                 (bitselect        ) [ 0000000000000000]
trunc_ln50            (trunc            ) [ 0000000000000000]
acc_sat               (select           ) [ 0000000000000000]
empty_14              (or               ) [ 0000000000000000]
acc_sat_1             (select           ) [ 0000001000000001]
zext_ln52_1           (zext             ) [ 0000000000000000]
image_out_addr        (getelementptr    ) [ 0000001000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
specpipeline_ln28     (specpipeline     ) [ 0000000000000000]
store_ln52            (store            ) [ 0000000000000000]
ret_ln0               (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3_i_i97">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_i97"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_i_i97_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_i97_15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_i_i97_214">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_i97_214"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_i_i97_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_i97_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_i_i97_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_i97_1_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_i_i97_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_i97_1_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv3_i_i97_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_i97_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv3_i_i97_2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_i97_2_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv3_i_i97_2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_i97_2_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="empty">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="image_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_i_loop_j_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvars_iv353_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv353/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvars_iv4_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv4/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i5_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i5/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="image_1d_idx6_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_1d_idx6/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="j7_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j7/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_19_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_19/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln2510_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln2510/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln25_111_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln25_111/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="21" slack="0"/>
<pin id="140" dir="0" index="1" bw="21" slack="0"/>
<pin id="141" dir="1" index="2" bw="21" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv3_i_i97_2_2_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_i97_2_2_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv3_i_i97_2_1_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_i97_2_1_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="conv3_i_i97_2_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_i97_2_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv3_i_i97_1_2_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_i97_1_2_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv3_i_i97_1_1_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_i97_1_1_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv3_i_i97_1_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_i97_1_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv3_i_i97_214_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_i97_214_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv3_i_i97_15_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_i97_15_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv3_i_i97_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_i97_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="image_in_addr_8_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="13" slack="0"/>
<pin id="202" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_8/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_in_load_8/1 image_in_load/2 image_in_load_1/3 image_in_load_2/4 image_in_load_4/5 image_in_load_3/6 image_in_load_5/7 image_in_load_6/8 image_in_load_7/9 "/>
</bind>
</comp>

<comp id="211" class="1004" name="image_in_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="13" slack="0"/>
<pin id="215" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="image_in_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="13" slack="0"/>
<pin id="223" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="image_in_addr_2_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="13" slack="0"/>
<pin id="231" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_2/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="image_in_addr_4_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="13" slack="0"/>
<pin id="239" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_4/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="image_in_addr_3_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="13" slack="0"/>
<pin id="247" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_3/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="image_in_addr_5_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="13" slack="0"/>
<pin id="255" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_5/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="image_in_addr_6_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="13" slack="0"/>
<pin id="263" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_6/8 "/>
</bind>
</comp>

<comp id="267" class="1004" name="image_in_addr_7_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="13" slack="0"/>
<pin id="271" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_7/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="image_out_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="13" slack="0"/>
<pin id="279" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr/14 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/14 "/>
</bind>
</comp>

<comp id="288" class="1005" name="icmp_ln278_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln278 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln278_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln278/1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="image_in_load_8 image_in_load image_in_load_4 image_in_load_3 image_in_load_5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="conv3_i_i97_2_2_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3_i_i97_2_2_cast/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="conv3_i_i97_2_1_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3_i_i97_2_1_cast/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="conv3_i_i97_2_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3_i_i97_2_cast/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="conv3_i_i97_1_2_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3_i_i97_1_2_cast/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="conv3_i_i97_1_1_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3_i_i97_1_1_cast/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="conv3_i_i97_1_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3_i_i97_1_cast/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="conv3_i_i97_214_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3_i_i97_214_cast/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="conv3_i_i97_15_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3_i_i97_15_cast/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="conv3_i_i97_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3_i_i97_cast/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln0_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="0" index="1" bw="13" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln0_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="13" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln0_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="7" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln0_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="7" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln0_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="13" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln0_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="7" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln0_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="13" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln0_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="13" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln0_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="13" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="indvars_iv4_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="13" slack="0"/>
<pin id="386" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv4_load/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="image_1d_idx6_load_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="13" slack="0"/>
<pin id="389" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_1d_idx6_load/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln2510_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="13" slack="0"/>
<pin id="392" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln2510_load/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln25_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="13" slack="0"/>
<pin id="396" dir="0" index="2" bw="13" slack="0"/>
<pin id="397" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln25_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="13" slack="0"/>
<pin id="404" dir="0" index="2" bw="13" slack="0"/>
<pin id="405" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="image_1d_idx_6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="0"/>
<pin id="411" dir="0" index="1" bw="9" slack="0"/>
<pin id="412" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_1d_idx_6/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln37_7_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="13" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_7/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln25_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="13" slack="0"/>
<pin id="422" dir="0" index="1" bw="13" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="i5_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="1"/>
<pin id="427" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i5_load/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="i_19_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="1"/>
<pin id="430" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_19_load/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="i_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="7" slack="0"/>
<pin id="434" dir="0" index="2" bw="7" slack="0"/>
<pin id="435" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln27_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln27_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="13" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="i_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln25_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="0" index="1" bw="7" slack="1"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln25_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="0" index="1" bw="7" slack="1"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="image_1d_idx_7_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="13" slack="2"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_1d_idx_7/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln37_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="13" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln40_8_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_8/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln39_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="13" slack="0"/>
<pin id="479" dir="0" index="1" bw="13" slack="2"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="j7_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="3"/>
<pin id="484" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j7_load/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln25_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="3"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="7" slack="0"/>
<pin id="489" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="image_1d_idx_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="3"/>
<pin id="495" dir="0" index="1" bw="3" slack="0"/>
<pin id="496" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_1d_idx/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln37_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="13" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln52_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="j_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln25_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="13" slack="3"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln25_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="13" slack="0"/>
<pin id="520" dir="0" index="1" bw="13" slack="3"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln27_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="3"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln40_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="1"/>
<pin id="530" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="mul_ln40_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="4"/>
<pin id="534" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln39_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln40_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="image_1d_idx_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="13" slack="4"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_1d_idx_2/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln37_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="13" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_3/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln40_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="3"/>
<pin id="556" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="image_1d_idx_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="5"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_1d_idx_1/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln37_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln40_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="1"/>
<pin id="570" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="image_1d_idx_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="13" slack="6"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_1d_idx_3/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln37_4_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="13" slack="0"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_4/7 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sext_ln40_5_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="17" slack="1"/>
<pin id="584" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_5/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln40_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="1"/>
<pin id="587" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="mul_ln40_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="7"/>
<pin id="592" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_3/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sext_ln39_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_2/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="image_1d_idx_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="13" slack="7"/>
<pin id="600" dir="0" index="1" bw="9" slack="0"/>
<pin id="601" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_1d_idx_4/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln37_5_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="13" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_5/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="indvar_flatten2_load_load_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="13" slack="8"/>
<pin id="610" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2_load/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="indvars_iv353_load_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="13" slack="8"/>
<pin id="613" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv353_load/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln25_111_load_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="13" slack="8"/>
<pin id="616" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln25_111_load/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln25_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="8"/>
<pin id="619" dir="0" index="1" bw="13" slack="0"/>
<pin id="620" dir="0" index="2" bw="13" slack="0"/>
<pin id="621" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln40_5_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="mul_ln40_5_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="8"/>
<pin id="632" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_5/9 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln32_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="0"/>
<pin id="636" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln40_6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_6/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="image_1d_idx_5_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="13" slack="8"/>
<pin id="644" dir="0" index="1" bw="9" slack="0"/>
<pin id="645" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_1d_idx_5/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln37_6_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="13" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_6/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sext_ln40_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="17" slack="0"/>
<pin id="654" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_4/9 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sext_ln40_6_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="18" slack="1"/>
<pin id="657" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_6/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln40_7_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="18" slack="0"/>
<pin id="660" dir="0" index="1" bw="17" slack="0"/>
<pin id="661" dir="1" index="2" bw="19" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_7/9 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln25_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="13" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln27_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="13" slack="6"/>
<pin id="672" dir="0" index="1" bw="13" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/9 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln25_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="13" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln25_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="13" slack="0"/>
<pin id="683" dir="0" index="1" bw="11" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/9 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln25_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="13" slack="0"/>
<pin id="689" dir="0" index="1" bw="13" slack="8"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="store_ln25_store_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="13" slack="0"/>
<pin id="694" dir="0" index="1" bw="13" slack="8"/>
<pin id="695" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="store_ln25_store_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="13" slack="0"/>
<pin id="699" dir="0" index="1" bw="13" slack="8"/>
<pin id="700" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln40_7_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_7/10 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sext_ln40_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="17" slack="2"/>
<pin id="708" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_2/12 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sext_ln40_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="18" slack="0"/>
<pin id="711" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_3/13 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln40_3_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="18" slack="0"/>
<pin id="714" dir="0" index="1" bw="21" slack="1"/>
<pin id="715" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sext_ln40_7_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="19" slack="4"/>
<pin id="719" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_7/13 "/>
</bind>
</comp>

<comp id="720" class="1004" name="acc_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="19" slack="0"/>
<pin id="722" dir="0" index="1" bw="21" slack="0"/>
<pin id="723" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/13 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="13" slack="0"/>
<pin id="728" dir="0" index="1" bw="21" slack="0"/>
<pin id="729" dir="0" index="2" bw="5" slack="0"/>
<pin id="730" dir="0" index="3" bw="6" slack="0"/>
<pin id="731" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln45_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="13" slack="1"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/14 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="21" slack="1"/>
<pin id="744" dir="0" index="2" bw="6" slack="0"/>
<pin id="745" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="748" class="1004" name="trunc_ln50_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="21" slack="1"/>
<pin id="750" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/14 "/>
</bind>
</comp>

<comp id="751" class="1004" name="acc_sat_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_sat/14 "/>
</bind>
</comp>

<comp id="759" class="1004" name="empty_14_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_14/14 "/>
</bind>
</comp>

<comp id="765" class="1004" name="acc_sat_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="0"/>
<pin id="768" dir="0" index="2" bw="8" slack="0"/>
<pin id="769" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_sat_1/14 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln52_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="13" slack="9"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/14 "/>
</bind>
</comp>

<comp id="778" class="1007" name="grp_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="7" slack="0"/>
<pin id="780" dir="0" index="1" bw="7" slack="0"/>
<pin id="781" dir="0" index="2" bw="7" slack="0"/>
<pin id="782" dir="1" index="3" bw="13" slack="9"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln27/2 add_ln52/4 "/>
</bind>
</comp>

<comp id="786" class="1007" name="grp_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="2"/>
<pin id="789" dir="0" index="2" bw="16" slack="0"/>
<pin id="790" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln40_8/3 sext_ln40_1/5 add_ln40_5/5 "/>
</bind>
</comp>

<comp id="793" class="1007" name="grp_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="0" index="1" bw="8" slack="4"/>
<pin id="796" dir="0" index="2" bw="17" slack="0"/>
<pin id="797" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln40_2/5 sext_ln32/7 add_ln40_6/7 "/>
</bind>
</comp>

<comp id="800" class="1007" name="grp_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="8" slack="5"/>
<pin id="803" dir="0" index="2" bw="16" slack="0"/>
<pin id="804" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln40/6 sext_ln39/8 add_ln40_4/8 "/>
</bind>
</comp>

<comp id="808" class="1007" name="grp_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="6"/>
<pin id="811" dir="0" index="2" bw="16" slack="0"/>
<pin id="812" dir="1" index="3" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln40_4/7 sext_ln39_3/9 add_ln40_1/9 "/>
</bind>
</comp>

<comp id="815" class="1007" name="grp_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="0" index="1" bw="8" slack="8"/>
<pin id="818" dir="0" index="2" bw="21" slack="2147483647"/>
<pin id="819" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln40_6/9 sext_ln40/11 add_ln40/11 "/>
</bind>
</comp>

<comp id="821" class="1007" name="grp_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="0" index="1" bw="8" slack="9"/>
<pin id="824" dir="0" index="2" bw="17" slack="0"/>
<pin id="825" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln40_7/10 sext_ln39_4/12 add_ln40_2/12 "/>
</bind>
</comp>

<comp id="829" class="1005" name="indvar_flatten2_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="13" slack="0"/>
<pin id="831" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2 "/>
</bind>
</comp>

<comp id="836" class="1005" name="indvars_iv353_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="13" slack="0"/>
<pin id="838" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv353 "/>
</bind>
</comp>

<comp id="843" class="1005" name="indvars_iv4_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="13" slack="0"/>
<pin id="845" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv4 "/>
</bind>
</comp>

<comp id="850" class="1005" name="i5_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="7" slack="0"/>
<pin id="852" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i5 "/>
</bind>
</comp>

<comp id="857" class="1005" name="image_1d_idx6_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="13" slack="0"/>
<pin id="859" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="image_1d_idx6 "/>
</bind>
</comp>

<comp id="864" class="1005" name="j7_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="0"/>
<pin id="866" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j7 "/>
</bind>
</comp>

<comp id="871" class="1005" name="i_19_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="7" slack="0"/>
<pin id="873" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="878" class="1005" name="add_ln2510_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="13" slack="0"/>
<pin id="880" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln2510 "/>
</bind>
</comp>

<comp id="885" class="1005" name="add_ln25_111_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="13" slack="0"/>
<pin id="887" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25_111 "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="21" slack="10"/>
<pin id="894" dir="1" index="1" bw="21" slack="10"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="897" class="1005" name="conv3_i_i97_2_2_cast_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="2"/>
<pin id="899" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv3_i_i97_2_2_cast "/>
</bind>
</comp>

<comp id="902" class="1005" name="conv3_i_i97_2_1_cast_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="9"/>
<pin id="904" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="conv3_i_i97_2_1_cast "/>
</bind>
</comp>

<comp id="907" class="1005" name="conv3_i_i97_2_cast_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="8"/>
<pin id="909" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="conv3_i_i97_2_cast "/>
</bind>
</comp>

<comp id="912" class="1005" name="conv3_i_i97_1_2_cast_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="8"/>
<pin id="914" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="conv3_i_i97_1_2_cast "/>
</bind>
</comp>

<comp id="917" class="1005" name="conv3_i_i97_1_1_cast_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="6"/>
<pin id="919" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="conv3_i_i97_1_1_cast "/>
</bind>
</comp>

<comp id="922" class="1005" name="conv3_i_i97_1_cast_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="7"/>
<pin id="924" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="conv3_i_i97_1_cast "/>
</bind>
</comp>

<comp id="927" class="1005" name="conv3_i_i97_214_cast_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="4"/>
<pin id="929" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv3_i_i97_214_cast "/>
</bind>
</comp>

<comp id="932" class="1005" name="conv3_i_i97_15_cast_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="4"/>
<pin id="934" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv3_i_i97_15_cast "/>
</bind>
</comp>

<comp id="937" class="1005" name="conv3_i_i97_cast_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="5"/>
<pin id="939" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="conv3_i_i97_cast "/>
</bind>
</comp>

<comp id="942" class="1005" name="select_ln25_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="13" slack="1"/>
<pin id="944" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

<comp id="954" class="1005" name="select_ln25_3_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="13" slack="3"/>
<pin id="956" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="select_ln25_3 "/>
</bind>
</comp>

<comp id="959" class="1005" name="image_in_addr_8_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="13" slack="1"/>
<pin id="961" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_8 "/>
</bind>
</comp>

<comp id="964" class="1005" name="zext_ln27_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="13" slack="1"/>
<pin id="966" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="969" class="1005" name="image_in_addr_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="13" slack="1"/>
<pin id="971" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr "/>
</bind>
</comp>

<comp id="974" class="1005" name="image_1d_idx_7_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="13" slack="6"/>
<pin id="976" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="image_1d_idx_7 "/>
</bind>
</comp>

<comp id="979" class="1005" name="image_in_addr_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="13" slack="1"/>
<pin id="981" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="zext_ln40_8_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="1"/>
<pin id="986" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_8 "/>
</bind>
</comp>

<comp id="989" class="1005" name="image_in_load_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="1"/>
<pin id="991" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="image_in_load_1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="image_in_addr_2_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="13" slack="1"/>
<pin id="996" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_2 "/>
</bind>
</comp>

<comp id="999" class="1005" name="zext_ln52_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="13" slack="1"/>
<pin id="1001" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln52 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="sext_ln39_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="17" slack="1"/>
<pin id="1006" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="zext_ln40_2_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="16" slack="1"/>
<pin id="1011" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_2 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="image_in_addr_4_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="13" slack="1"/>
<pin id="1016" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_4 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="add_ln52_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="13" slack="9"/>
<pin id="1021" dir="1" index="1" bw="13" slack="9"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="zext_ln40_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="16" slack="1"/>
<pin id="1026" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="image_in_addr_3_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="13" slack="1"/>
<pin id="1031" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_3 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="add_ln40_5_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="17" slack="1"/>
<pin id="1036" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_5 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="zext_ln40_4_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="16" slack="1"/>
<pin id="1041" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_4 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="image_in_addr_5_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="13" slack="1"/>
<pin id="1046" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_5 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="sext_ln40_5_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="18" slack="1"/>
<pin id="1051" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln40_5 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="sext_ln39_2_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="17" slack="1"/>
<pin id="1056" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39_2 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="image_in_addr_6_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="13" slack="1"/>
<pin id="1061" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_6 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="add_ln40_6_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="18" slack="1"/>
<pin id="1066" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_6 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="sext_ln32_1_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="17" slack="1"/>
<pin id="1071" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_1 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="zext_ln40_6_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="1"/>
<pin id="1076" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_6 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="image_in_addr_7_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="13" slack="1"/>
<pin id="1081" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_7 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="add_ln40_7_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="19" slack="4"/>
<pin id="1086" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opset="add_ln40_7 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="icmp_ln27_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="1"/>
<pin id="1091" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="icmp_ln25_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="1"/>
<pin id="1096" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="zext_ln40_7_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="1"/>
<pin id="1100" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_7 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="add_ln40_1_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="17" slack="2"/>
<pin id="1105" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_1 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="add_ln40_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="21" slack="1"/>
<pin id="1110" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="sext_ln40_2_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="18" slack="1"/>
<pin id="1115" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln40_2 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="acc_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="21" slack="1"/>
<pin id="1120" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="1124" class="1005" name="tmp_1_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="13" slack="1"/>
<pin id="1126" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="acc_sat_1_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="8" slack="1"/>
<pin id="1131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_sat_1 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="image_out_addr_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="13" slack="1"/>
<pin id="1136" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="64" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="64" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="64" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="235" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="243" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="64" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="64" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="64" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="302"><net_src comp="205" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="144" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="150" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="156" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="162" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="168" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="174" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="180" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="186" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="192" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="52" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="54" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="58" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="56" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="398"><net_src comp="291" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="387" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="291" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="390" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="384" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="393" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="424"><net_src comp="401" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="436"><net_src comp="288" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="425" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="443" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="451"><net_src comp="431" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="431" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="66" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="463" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="476"><net_src comp="299" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="463" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="490"><net_src comp="288" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="54" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="68" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="506"><net_src comp="485" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="485" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="52" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="50" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="507" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="205" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="70" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="557"><net_src comp="299" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="50" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="571"><net_src comp="299" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="72" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="572" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="588"><net_src comp="299" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="74" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="622"><net_src comp="288" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="614" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="611" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="299" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="205" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="76" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="642" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="652" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="608" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="66" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="617" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="617" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="50" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="608" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="78" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="675" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="696"><net_src comp="617" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="664" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="205" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="724"><net_src comp="717" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="712" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="732"><net_src comp="80" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="720" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="82" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="735"><net_src comp="84" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="740"><net_src comp="56" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="86" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="84" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="756"><net_src comp="736" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="88" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="90" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="763"><net_src comp="736" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="741" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="770"><net_src comp="759" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="751" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="748" pin="1"/><net_sink comp="765" pin=2"/></net>

<net id="773"><net_src comp="765" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="777"><net_src comp="774" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="783"><net_src comp="439" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="58" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="503" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="791"><net_src comp="473" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="536" pin="1"/><net_sink comp="786" pin=2"/></net>

<net id="798"><net_src comp="540" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="582" pin="1"/><net_sink comp="793" pin=2"/></net>

<net id="805"><net_src comp="554" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="594" pin="1"/><net_sink comp="800" pin=2"/></net>

<net id="807"><net_src comp="800" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="813"><net_src comp="568" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="634" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="820"><net_src comp="638" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="826"><net_src comp="702" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="706" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="828"><net_src comp="821" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="832"><net_src comp="102" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="839"><net_src comp="106" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="846"><net_src comp="110" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="853"><net_src comp="114" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="860"><net_src comp="118" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="867"><net_src comp="122" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="874"><net_src comp="126" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="881"><net_src comp="130" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="888"><net_src comp="134" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="895"><net_src comp="138" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="900"><net_src comp="303" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="905"><net_src comp="307" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="910"><net_src comp="311" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="915"><net_src comp="315" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="920"><net_src comp="319" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="925"><net_src comp="323" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="930"><net_src comp="327" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="935"><net_src comp="331" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="940"><net_src comp="335" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="945"><net_src comp="393" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="948"><net_src comp="942" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="949"><net_src comp="942" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="950"><net_src comp="942" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="951"><net_src comp="942" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="952"><net_src comp="942" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="953"><net_src comp="942" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="957"><net_src comp="401" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="962"><net_src comp="198" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="967"><net_src comp="439" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="972"><net_src comp="211" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="977"><net_src comp="463" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="982"><net_src comp="219" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="987"><net_src comp="473" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="992"><net_src comp="205" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="997"><net_src comp="227" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1002"><net_src comp="503" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1007"><net_src comp="536" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1012"><net_src comp="540" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1017"><net_src comp="235" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1022"><net_src comp="778" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1027"><net_src comp="554" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1032"><net_src comp="243" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1037"><net_src comp="786" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1042"><net_src comp="568" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1047"><net_src comp="251" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1052"><net_src comp="582" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1057"><net_src comp="594" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1062"><net_src comp="259" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1067"><net_src comp="793" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1072"><net_src comp="634" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1077"><net_src comp="638" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1082"><net_src comp="267" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1087"><net_src comp="658" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1092"><net_src comp="670" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1097"><net_src comp="681" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1101"><net_src comp="702" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1106"><net_src comp="808" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1111"><net_src comp="815" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1116"><net_src comp="706" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1121"><net_src comp="720" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1127"><net_src comp="726" pin="4"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1132"><net_src comp="765" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1137"><net_src comp="275" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="282" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {14 15 }
 - Input state : 
	Port: axil_conv2D_Pipeline_loop_i_loop_j : image_in | {1 2 3 4 5 6 7 8 9 10 }
	Port: axil_conv2D_Pipeline_loop_i_loop_j : conv3_i_i97 | {1 }
	Port: axil_conv2D_Pipeline_loop_i_loop_j : conv3_i_i97_15 | {1 }
	Port: axil_conv2D_Pipeline_loop_i_loop_j : conv3_i_i97_214 | {1 }
	Port: axil_conv2D_Pipeline_loop_i_loop_j : conv3_i_i97_1 | {1 }
	Port: axil_conv2D_Pipeline_loop_i_loop_j : conv3_i_i97_1_1 | {1 }
	Port: axil_conv2D_Pipeline_loop_i_loop_j : conv3_i_i97_1_2 | {1 }
	Port: axil_conv2D_Pipeline_loop_i_loop_j : conv3_i_i97_2 | {1 }
	Port: axil_conv2D_Pipeline_loop_i_loop_j : conv3_i_i97_2_1 | {1 }
	Port: axil_conv2D_Pipeline_loop_i_loop_j : conv3_i_i97_2_2 | {1 }
	Port: axil_conv2D_Pipeline_loop_i_loop_j : empty | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln278 : 1
		indvars_iv4_load : 1
		image_1d_idx6_load : 1
		add_ln2510_load : 1
		select_ln25 : 2
		select_ln25_3 : 2
		image_1d_idx_6 : 3
		zext_ln37_7 : 4
		image_in_addr_8 : 5
		image_in_load_8 : 6
		store_ln25 : 3
	State 2
		i_2 : 1
		zext_ln27 : 2
		mul_ln27 : 3
		image_in_addr : 1
		image_in_load : 2
		i : 2
		store_ln25 : 3
		store_ln25 : 2
	State 3
		zext_ln37 : 1
		image_in_addr_1 : 2
		image_in_load_1 : 3
		mul_ln40_8 : 1
		store_ln39 : 1
	State 4
		select_ln25_1 : 1
		zext_ln37_1 : 1
		image_in_addr_2 : 2
		image_in_load_2 : 3
		zext_ln52 : 2
		add_ln52 : 3
		j : 2
		store_ln25 : 1
		store_ln27 : 3
	State 5
		mul_ln40_1 : 1
		sext_ln39_1 : 2
		zext_ln40_2 : 1
		mul_ln40_2 : 2
		zext_ln37_3 : 1
		image_in_addr_4 : 2
		image_in_load_4 : 3
		sext_ln40_1 : 1
		add_ln40_5 : 3
	State 6
		mul_ln40 : 1
		zext_ln37_2 : 1
		image_in_addr_3 : 2
		image_in_load_3 : 3
	State 7
		sext_ln32 : 1
		mul_ln40_4 : 1
		zext_ln37_4 : 1
		image_in_addr_5 : 2
		image_in_load_5 : 3
		add_ln40_6 : 2
	State 8
		sext_ln39 : 1
		mul_ln40_3 : 1
		sext_ln39_2 : 2
		zext_ln37_5 : 1
		image_in_addr_6 : 2
		image_in_load_6 : 3
		add_ln40_4 : 3
	State 9
		select_ln25_2 : 1
		sext_ln39_3 : 1
		mul_ln40_5 : 1
		sext_ln32_1 : 2
		zext_ln40_6 : 1
		mul_ln40_6 : 2
		zext_ln37_6 : 1
		image_in_addr_7 : 2
		image_in_load_7 : 3
		add_ln40_1 : 3
		sext_ln40_4 : 1
		add_ln40_7 : 2
		add_ln25_2 : 1
		icmp_ln27 : 2
		add_ln25_1 : 2
		icmp_ln25 : 1
		store_ln25 : 3
		store_ln25 : 2
		store_ln25 : 2
		br_ln25 : 2
	State 10
		zext_ln40_7 : 1
		mul_ln40_7 : 2
	State 11
		sext_ln40 : 1
		add_ln40 : 2
	State 12
		sext_ln39_4 : 1
		add_ln40_2 : 2
	State 13
		sext_ln40_3 : 1
		add_ln40_3 : 2
		acc : 3
		tmp_1 : 4
	State 14
		acc_sat : 1
		empty_14 : 1
		acc_sat_1 : 1
		image_out_addr : 1
		store_ln52 : 2
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |       image_1d_idx_6_fu_409      |    0    |    0    |    14   |
|          |             i_fu_447             |    0    |    0    |    14   |
|          |       image_1d_idx_7_fu_463      |    0    |    0    |    14   |
|          |        image_1d_idx_fu_493       |    0    |    0    |    14   |
|          |             j_fu_507             |    0    |    0    |    14   |
|          |          add_ln25_fu_513         |    0    |    0    |    14   |
|          |       image_1d_idx_2_fu_544      |    0    |    0    |    14   |
|    add   |       image_1d_idx_1_fu_558      |    0    |    0    |    14   |
|          |       image_1d_idx_3_fu_572      |    0    |    0    |    14   |
|          |       image_1d_idx_4_fu_598      |    0    |    0    |    14   |
|          |       image_1d_idx_5_fu_642      |    0    |    0    |    14   |
|          |         add_ln40_7_fu_658        |    0    |    0    |    25   |
|          |         add_ln25_2_fu_664        |    0    |    0    |    14   |
|          |         add_ln25_1_fu_675        |    0    |    0    |    14   |
|          |         add_ln40_3_fu_712        |    0    |    0    |    21   |
|          |            acc_fu_720            |    0    |    0    |    21   |
|----------|----------------------------------|---------|---------|---------|
|          |         mul_ln40_1_fu_531        |    0    |    0    |    41   |
|    mul   |         mul_ln40_3_fu_589        |    0    |    0    |    41   |
|          |         mul_ln40_5_fu_629        |    0    |    0    |    41   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln25_fu_393        |    0    |    0    |    13   |
|          |       select_ln25_3_fu_401       |    0    |    0    |    13   |
|          |            i_2_fu_431            |    0    |    0    |    7    |
|  select  |       select_ln25_1_fu_485       |    0    |    0    |    7    |
|          |       select_ln25_2_fu_617       |    0    |    0    |    13   |
|          |          acc_sat_fu_751          |    0    |    0    |    2    |
|          |         acc_sat_1_fu_765         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln27_fu_670         |    0    |    0    |    14   |
|   icmp   |         icmp_ln25_fu_681         |    0    |    0    |    14   |
|          |         icmp_ln45_fu_736         |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_778            |    1    |    0    |    0    |
|          |            grp_fu_786            |    1    |    0    |    0    |
|          |            grp_fu_793            |    1    |    0    |    0    |
|  muladd  |            grp_fu_800            |    1    |    0    |    0    |
|          |            grp_fu_808            |    1    |    0    |    0    |
|          |            grp_fu_815            |    1    |    0    |    0    |
|          |            grp_fu_821            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          empty_14_fu_759         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_read_fu_138         |    0    |    0    |    0    |
|          | conv3_i_i97_2_2_read_read_fu_144 |    0    |    0    |    0    |
|          | conv3_i_i97_2_1_read_read_fu_150 |    0    |    0    |    0    |
|          |  conv3_i_i97_2_read_read_fu_156  |    0    |    0    |    0    |
|   read   | conv3_i_i97_1_2_read_read_fu_162 |    0    |    0    |    0    |
|          | conv3_i_i97_1_1_read_read_fu_168 |    0    |    0    |    0    |
|          |  conv3_i_i97_1_read_read_fu_174  |    0    |    0    |    0    |
|          | conv3_i_i97_214_read_read_fu_180 |    0    |    0    |    0    |
|          |  conv3_i_i97_15_read_read_fu_186 |    0    |    0    |    0    |
|          |   conv3_i_i97_read_read_fu_192   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |    conv3_i_i97_2_2_cast_fu_303   |    0    |    0    |    0    |
|          |    conv3_i_i97_2_1_cast_fu_307   |    0    |    0    |    0    |
|          |     conv3_i_i97_2_cast_fu_311    |    0    |    0    |    0    |
|          |    conv3_i_i97_1_2_cast_fu_315   |    0    |    0    |    0    |
|          |    conv3_i_i97_1_1_cast_fu_319   |    0    |    0    |    0    |
|          |     conv3_i_i97_1_cast_fu_323    |    0    |    0    |    0    |
|          |    conv3_i_i97_214_cast_fu_327   |    0    |    0    |    0    |
|          |    conv3_i_i97_15_cast_fu_331    |    0    |    0    |    0    |
|   sext   |      conv3_i_i97_cast_fu_335     |    0    |    0    |    0    |
|          |        sext_ln39_1_fu_536        |    0    |    0    |    0    |
|          |        sext_ln40_5_fu_582        |    0    |    0    |    0    |
|          |        sext_ln39_2_fu_594        |    0    |    0    |    0    |
|          |        sext_ln32_1_fu_634        |    0    |    0    |    0    |
|          |        sext_ln40_4_fu_652        |    0    |    0    |    0    |
|          |        sext_ln40_6_fu_655        |    0    |    0    |    0    |
|          |        sext_ln40_2_fu_706        |    0    |    0    |    0    |
|          |        sext_ln40_3_fu_709        |    0    |    0    |    0    |
|          |        sext_ln40_7_fu_717        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        zext_ln37_7_fu_415        |    0    |    0    |    0    |
|          |         zext_ln27_fu_439         |    0    |    0    |    0    |
|          |        zext_ln27_1_fu_443        |    0    |    0    |    0    |
|          |         zext_ln37_fu_468         |    0    |    0    |    0    |
|          |        zext_ln40_8_fu_473        |    0    |    0    |    0    |
|          |        zext_ln37_1_fu_498        |    0    |    0    |    0    |
|          |         zext_ln52_fu_503         |    0    |    0    |    0    |
|          |        zext_ln40_1_fu_528        |    0    |    0    |    0    |
|          |        zext_ln40_2_fu_540        |    0    |    0    |    0    |
|          |        zext_ln37_3_fu_549        |    0    |    0    |    0    |
|   zext   |         zext_ln40_fu_554         |    0    |    0    |    0    |
|          |        zext_ln37_2_fu_563        |    0    |    0    |    0    |
|          |        zext_ln40_4_fu_568        |    0    |    0    |    0    |
|          |        zext_ln37_4_fu_577        |    0    |    0    |    0    |
|          |        zext_ln40_3_fu_585        |    0    |    0    |    0    |
|          |        zext_ln37_5_fu_603        |    0    |    0    |    0    |
|          |        zext_ln40_5_fu_625        |    0    |    0    |    0    |
|          |        zext_ln40_6_fu_638        |    0    |    0    |    0    |
|          |        zext_ln37_6_fu_647        |    0    |    0    |    0    |
|          |        zext_ln40_7_fu_702        |    0    |    0    |    0    |
|          |        zext_ln52_1_fu_774        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|           tmp_1_fu_726           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_2_fu_741           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln50_fu_748        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    7    |    0    |   479   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        acc_reg_1118        |   21   |
|     acc_sat_1_reg_1129     |    8   |
|     add_ln2510_reg_878     |   13   |
|    add_ln25_111_reg_885    |   13   |
|     add_ln40_1_reg_1103    |   17   |
|     add_ln40_5_reg_1034    |   17   |
|     add_ln40_6_reg_1064    |   18   |
|     add_ln40_7_reg_1084    |   19   |
|      add_ln40_reg_1108     |   21   |
|      add_ln52_reg_1019     |   13   |
| conv3_i_i97_15_cast_reg_932|   16   |
|conv3_i_i97_1_1_cast_reg_917|   16   |
|conv3_i_i97_1_2_cast_reg_912|   16   |
| conv3_i_i97_1_cast_reg_922 |   16   |
|conv3_i_i97_214_cast_reg_927|   16   |
|conv3_i_i97_2_1_cast_reg_902|   16   |
|conv3_i_i97_2_2_cast_reg_897|   16   |
| conv3_i_i97_2_cast_reg_907 |   16   |
|  conv3_i_i97_cast_reg_937  |   16   |
|         i5_reg_850         |    7   |
|        i_19_reg_871        |    7   |
|     icmp_ln25_reg_1094     |    1   |
|     icmp_ln278_reg_288     |    1   |
|     icmp_ln27_reg_1089     |    1   |
|    image_1d_idx6_reg_857   |   13   |
|   image_1d_idx_7_reg_974   |   13   |
|   image_in_addr_1_reg_979  |   13   |
|   image_in_addr_2_reg_994  |   13   |
|  image_in_addr_3_reg_1029  |   13   |
|  image_in_addr_4_reg_1014  |   13   |
|  image_in_addr_5_reg_1044  |   13   |
|  image_in_addr_6_reg_1059  |   13   |
|  image_in_addr_7_reg_1079  |   13   |
|   image_in_addr_8_reg_959  |   13   |
|    image_in_addr_reg_969   |   13   |
|   image_in_load_1_reg_989  |    8   |
|   image_out_addr_reg_1134  |   13   |
|   indvar_flatten2_reg_829  |   13   |
|    indvars_iv353_reg_836   |   13   |
|     indvars_iv4_reg_843    |   13   |
|         j7_reg_864         |    7   |
|           reg_299          |    8   |
|    select_ln25_3_reg_954   |   13   |
|     select_ln25_reg_942    |   13   |
|    sext_ln32_1_reg_1069    |   17   |
|    sext_ln39_1_reg_1004    |   17   |
|    sext_ln39_2_reg_1054    |   17   |
|    sext_ln40_2_reg_1113    |   18   |
|    sext_ln40_5_reg_1049    |   18   |
|       tmp_1_reg_1124       |   13   |
|         tmp_reg_892        |   21   |
|      zext_ln27_reg_964     |   13   |
|    zext_ln40_2_reg_1009    |   16   |
|    zext_ln40_4_reg_1039    |   16   |
|    zext_ln40_6_reg_1074    |   16   |
|    zext_ln40_7_reg_1098    |   16   |
|     zext_ln40_8_reg_984    |   16   |
|     zext_ln40_reg_1024     |   16   |
|      zext_ln52_reg_999     |   13   |
+----------------------------+--------+
|            Total           |   808  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_205 |  p0  |  18  |  13  |   234  ||    0    ||    87   |
| grp_access_fu_282 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_282 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_778    |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|     grp_fu_778    |  p1  |   2  |   7  |   14   ||    0    ||    9    |
|     grp_fu_786    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_793    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_800    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_808    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_815    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_821    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   448  || 19.4372 ||    0    ||   207   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |    0   |   479  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    0   |   207  |
|  Register |    -   |    -   |   808  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   19   |   808  |   686  |
+-----------+--------+--------+--------+--------+
