<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>ADC</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">ADC</a>
</h2>
<P>Instance: ADC<BR>
Component: ADC<BR>
Base address: 0x40050000</P>
<BR>
<P>ADC (Analog to Digital Converter) module</P>
 <H3 class="mmapRegisterSummaryTitle"><A name="ADC"></A><A href="CPU_MMAP.html"> TOP</A>:<B>ADC</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IMASK0" title="Interrupt mask">IMASK0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0028</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0028</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RIS0" title="Raw interrupt status">RIS0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0030</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0030</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MIS0" title="Masked interrupt status">MIS0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0038</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0038</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ISET0" title="Interrupt set">ISET0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0040</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0040</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ICLR0" title="Interrupt clear">ICLR0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0048</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0048</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IMASK1" title="Interrupt mask">IMASK1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0058</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0058</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RIS1" title="Raw interrupt status">RIS1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0060</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0060</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MIS1" title="Masked interrupt status">MIS1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0068</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0068</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ISET1" title="Interrupt set">ISET1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0070</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0070</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ICLR1" title="Interrupt clear">ICLR1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0078</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0078</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IMASK2" title="Interrupt mask">IMASK2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0088</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0088</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RIS2" title="Raw interrupt status">RIS2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0090</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0090</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MIS2" title="Masked interrupt status">MIS2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0098</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0098</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ISET2" title="Interrupt set">ISET2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00A0</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 00A0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ICLR2" title="Interrupt clear">ICLR2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00A8</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 00A8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CTL0" title="Control Register 0">CTL0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0100</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0100</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CTL1" title="Control Register 1">CTL1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0104</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0104</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CTL2" title="Control Register 2">CTL2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0108</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0108</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CTL3" title="Control Register 3">CTL3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 010C</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 010C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SCOMP0" title="Sample Time Compare 0 Register">SCOMP0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0114</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0114</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SCOMP1" title="Sample Time Compare 1 Register">SCOMP1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0118</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0118</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#REFCFG" title="Reference Buffer Configuration Register">REFCFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 011C</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 011C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#WCLOW" title="Window Comparator Low Threshold Register">WCLOW</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0148</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0148</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#WCHIGH" title="Window Comparator High Threshold Register">WCHIGH</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0150</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0150</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#FIFODATA" title="FIFO Data Register">FIFODATA</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0160</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0160</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ASCRES" title="ASC Result Register">ASCRES</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0170</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0170</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MEMCTL0" title="Conversion Memory Control Register 0">MEMCTL0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0180</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0180</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MEMCTL1" title="Conversion Memory Control Register 1">MEMCTL1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0184</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0184</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MEMCTL2" title="Conversion Memory Control Register 2">MEMCTL2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0188</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0188</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MEMCTL3" title="Conversion Memory Control Register 3">MEMCTL3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 018C</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 018C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MEMRES0" title="Memory Result Register 0">MEMRES0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0280</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0280</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MEMRES1" title="Memory Result Register 1">MEMRES1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0284</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0284</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MEMRES2" title="Memory Result Register 2">MEMRES2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0288</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0288</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MEMRES3" title="Memory Result Register 3">MEMRES3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 028C</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 028C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#STA" title="Status Register">STA</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0340</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0340</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TEST0" title="Internal. Only to be used through TI provided API.">TEST0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0E00</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0E00</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TEST2" title="Internal. Only to be used through TI provided API.">TEST2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0E08</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0E08</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TEST3" title="Internal. Only to be used through TI provided API.">TEST3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0E0C</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0E0C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TEST4" title="Internal. Only to be used through TI provided API.">TEST4</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0E10</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0E10</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TEST5" title="Internal. Only to be used through TI provided API.">TEST5</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0E14</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0E14</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TEST6" title="Internal. Only to be used through TI provided API.">TEST6</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0E18</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0E18</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DEBUG1" title="Internal. Only to be used through TI provided API.">DEBUG1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0080 1000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0E20</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0E20</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DEBUG2" title="Internal. Only to be used through TI provided API.">DEBUG2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0E24</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0E24</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DEBUG3" title="Internal. Only to be used through TI provided API.">DEBUG3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0E28</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0E28</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DEBUG4" title="Internal. Only to be used through TI provided API.">DEBUG4</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0E2C</P>
</TD>
<TD class="cellCol5">
  <P>0x4005 0E2C</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:ADC Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="IMASK0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:IMASK0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0028</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt mask. This register selects interrupt sources which are allowed to pass from <A class="xref" href="#RIS0">RIS0</A> to <A class="xref" href="#MIS0">MIS0</A> when the corresponding bit-fields are set to 1.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_MEMRESIFG3">11</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG3</TD>
<TD class="cellBitfieldCol3" colspan="3">MEMRES3 conversion result interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable interrupt mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_MEMRESIFG2">10</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG2</TD>
<TD class="cellBitfieldCol3" colspan="3">MEMRES2 conversion result interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable interrupt mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_MEMRESIFG1">9</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG1</TD>
<TD class="cellBitfieldCol3" colspan="3">MEMRES1 conversion result interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable interrupt mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">MEMRES0 conversion result interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable interrupt mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_ASCDONE">7</a>
</TD>
<TD class="cellBitfieldCol2">ASCDONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Mask for ASC done raw interrupt flag.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable interrupt mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_UVIFG">6</a>
</TD>
<TD class="cellBitfieldCol2">UVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Conversion underflow interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable interrupt mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_DMADONE">5</a>
</TD>
<TD class="cellBitfieldCol2">DMADONE</TD>
<TD class="cellBitfieldCol3" colspan="3">DMA done interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable interrupt mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_INIFG">4</a>
</TD>
<TD class="cellBitfieldCol2">INIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">In-range comparator interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable interrupt mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_LOWIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">LOWIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Low threshold compare interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable interrupt mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_HIGHIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">HIGHIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">High threshold compare interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable interrupt mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_TOVIFG">1</a>
</TD>
<TD class="cellBitfieldCol2">TOVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Sequence conversion time overflow interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable interrupt mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK0_OVIFG">0</a>
</TD>
<TD class="cellBitfieldCol2">OVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Conversion overflow interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable interrupt mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RIS0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:RIS0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0030</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0030</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0030</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding <A class="xref" href="#ICLR0">ICLR0</A> register bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_MEMRESIFG3">11</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG3</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for MEMRES3.<BR>
This bit is set to 1 when MEMRES3 is loaded with a new<BR>
conversion result.<BR>
Reading MEMRES3 register will clear this bit, or when the<BR>
corresponding bit in ICLR0 is set to 1<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_MEMRESIFG2">10</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG2</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for MEMRES2.<BR>
This bit is set to 1 when MEMRES2 is loaded with a new<BR>
conversion result.<BR>
Reading MEMRES2 register will clear this bit, or when the<BR>
corresponding bit in ICLR0 is set to 1<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_MEMRESIFG1">9</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG1</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for MEMRES1.<BR>
This bit is set to 1 when MEMRES1 is loaded with a new<BR>
conversion result.<BR>
Reading MEMRES1 register will clear this bit, or when the<BR>
corresponding bit in ICLR0 is set to 1<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for MEMRES0.<BR>
This bit is set to 1 when MEMRES0 is loaded with a new<BR>
conversion result.<BR>
Reading MEMRES0 register will clear this bit, or when the<BR>
corresponding bit in ICLR0 is set to 1<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_ASCDONE">7</a>
</TD>
<TD class="cellBitfieldCol2">ASCDONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt flag for ASC done.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_UVIFG">6</a>
</TD>
<TD class="cellBitfieldCol2">UVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt flag for MEMRESx underflow.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_DMADONE">5</a>
</TD>
<TD class="cellBitfieldCol2">DMADONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt flag for DMADONE.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_INIFG">4</a>
</TD>
<TD class="cellBitfieldCol2">INIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for In-range comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_LOWIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">LOWIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_HIGHIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">HIGHIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_TOVIFG">1</a>
</TD>
<TD class="cellBitfieldCol2">TOVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt flag for sequence conversion trigger overflow.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS0_OVIFG">0</a>
</TD>
<TD class="cellBitfieldCol2">OVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt flag for MEMRESx overflow.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MIS0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:MIS0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0038</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0038</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0038</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Masked interrupt status. This register is simply a bitwise AND of the contents of <A class="xref" href="#IMASK">IMASK</A> and <A class="xref" href="#RIS">RIS</A> registers. A flag set in this register can be cleared by writing 1 to the corresponding <A class="xref" href="#ICLR">ICLR</A> register bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_MEMRESIFG3">11</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG3</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for MEMRES3.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_MEMRESIFG2">10</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG2</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for MEMRES2.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_MEMRESIFG1">9</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG1</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for MEMRES1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for MEMRES0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_ASCDONE">7</a>
</TD>
<TD class="cellBitfieldCol2">ASCDONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for ASC done.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_UVIFG">6</a>
</TD>
<TD class="cellBitfieldCol2">UVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt flag for MEMRESx underflow.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_DMADONE">5</a>
</TD>
<TD class="cellBitfieldCol2">DMADONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt flag for DMADONE.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_INIFG">4</a>
</TD>
<TD class="cellBitfieldCol2">INIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Mask INIFG in MIS0 register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_LOWIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">LOWIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_HIGHIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">HIGHIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_TOVIFG">1</a>
</TD>
<TD class="cellBitfieldCol2">TOVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt flag for sequence conversion timeout overflow.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS0_OVIFG">0</a>
</TD>
<TD class="cellBitfieldCol2">OVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt flag for MEMRESx overflow.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ISET0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:ISET0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0040</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0040</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0040</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding <A class="xref" href="#RIS">RIS</A> bit also gets set. If the corresponding <A class="xref" href="#IMASK">IMASK</A> bit is set, then the corresponding <A class="xref" href="#MIS">MIS</A> register bit also gets set.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_MEMRESIFG3">11</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG3</TD>
<TD class="cellBitfieldCol3" colspan="3">Set interrupt status for MEMRES3.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_MEMRESIFG2">10</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG2</TD>
<TD class="cellBitfieldCol3" colspan="3">Set interrupt status for MEMRES2.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_MEMRESIFG1">9</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG1</TD>
<TD class="cellBitfieldCol3" colspan="3">Set interrupt status for MEMRES1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Set Interrupt status for MEMRES0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_ASCDONE">7</a>
</TD>
<TD class="cellBitfieldCol2">ASCDONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Set interrupt for ASC done.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_UVIFG">6</a>
</TD>
<TD class="cellBitfieldCol2">UVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set interrupt for MEMRESx underflow.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_DMADONE">5</a>
</TD>
<TD class="cellBitfieldCol2">DMADONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Set interrupt for DMADONE.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_INIFG">4</a>
</TD>
<TD class="cellBitfieldCol2">INIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set INIFG interrupt register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_LOWIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">LOWIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set interrupt for MEMRESx result register being below than the WCLOWx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_HIGHIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">HIGHIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set Interrupt for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_TOVIFG">1</a>
</TD>
<TD class="cellBitfieldCol2">TOVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set interrupt for sequence conversion timeout overflow.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET0_OVIFG">0</a>
</TD>
<TD class="cellBitfieldCol2">OVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set Interrupt for MEMRESx overflow.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ICLR0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:ICLR0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0048</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding <A class="xref" href="#RIS">RIS</A> bit also gets cleared. If the corresponding <A class="xref" href="#IMASK">IMASK</A> bit is set, then the corresponding <A class="xref" href="#MIS">MIS</A> register bit also gets cleared.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_MEMRESIFG3">11</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG3</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt status for MEMRES3.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_MEMRESIFG2">10</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG2</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt status for MEMRES2.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_MEMRESIFG1">9</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG1</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt status for MEMRES1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt status for MEMRES0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_ASCDONE">7</a>
</TD>
<TD class="cellBitfieldCol2">ASCDONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear ASC done flag in RIS.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_UVIFG">6</a>
</TD>
<TD class="cellBitfieldCol2">UVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt flag for MEMRESx underflow.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_DMADONE">5</a>
</TD>
<TD class="cellBitfieldCol2">DMADONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt flag for DMADONE.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_INIFG">4</a>
</TD>
<TD class="cellBitfieldCol2">INIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear INIFG in MIS0 register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_LOWIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">LOWIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_HIGHIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">HIGHIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_TOVIFG">1</a>
</TD>
<TD class="cellBitfieldCol2">TOVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt flag for sequence conversion timeout overflow.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR0_OVIFG">0</a>
</TD>
<TD class="cellBitfieldCol2">OVIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt flag for MEMRESx overflow.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IMASK1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:IMASK1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0058</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0058</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0058</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt mask. This register selects interrupt sources which are allowed to pass from <A class="xref" href="#RIS0">RIS0</A> to <A class="xref" href="#MIS0">MIS0</A> when the corresponding bit-fields are set to 1.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK1_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK1_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">MEMRES0 conversion result interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK1_RESERVED5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK1_INIFG">4</a>
</TD>
<TD class="cellBitfieldCol2">INIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">In-range comparator interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK1_LOWIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">LOWIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Low threshold compare interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK1_HIGHIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">HIGHIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">High threshold compare interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK1_RESERVED0">1:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RIS1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:RIS1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0060</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0060</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0060</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding <A class="xref" href="#ICLR0">ICLR0</A> register bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS1_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS1_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for MEMRES0.<BR>
This bit is set to 1 when MEMRES0 is loaded with a new<BR>
conversion result.<BR>
Reading MEMRES0 register will clear this bit, or when the<BR>
corresponding bit in ICLR1 is set to 1<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS1_RESERVED5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS1_INIFG">4</a>
</TD>
<TD class="cellBitfieldCol2">INIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for In-range comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS1_LOWIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">LOWIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS1_HIGHIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">HIGHIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS1_RESERVED0">1:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MIS1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:MIS1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0068</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0068</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0068</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Masked interrupt status. This register is simply a bitwise AND of the contents of <A class="xref" href="#IMASK">IMASK</A> and <A class="xref" href="#RIS">RIS</A> registers. A flag set in this register can be cleared by writing 1 to the corresponding <A class="xref" href="#ICLR">ICLR</A> register bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS1_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS1_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for MEMRES0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS1_RESERVED5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS1_INIFG">4</a>
</TD>
<TD class="cellBitfieldCol2">INIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Mask INIFG in MIS1 register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS1_LOWIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">LOWIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS1_HIGHIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">HIGHIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS1_RESERVED0">1:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ISET1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:ISET1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0070</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0070</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0070</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding <A class="xref" href="#RIS">RIS</A> bit also gets set. If the corresponding <A class="xref" href="#IMASK">IMASK</A> bit is set, then the corresponding <A class="xref" href="#MIS">MIS</A> register bit also gets set.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET1_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET1_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Set Interrupt status for MEMRES0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET1_RESERVED5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET1_INIFG">4</a>
</TD>
<TD class="cellBitfieldCol2">INIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set INIFG interrupt register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET1_LOWIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">LOWIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set interrupt for MEMRESx result register being below than the WCLOWx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET1_HIGHIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">HIGHIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set Interrupt for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET1_RESERVED0">1:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ICLR1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:ICLR1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0078</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0078</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0078</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding <A class="xref" href="#RIS">RIS</A> bit also gets cleared. If the corresponding <A class="xref" href="#IMASK">IMASK</A> bit is set, then the corresponding <A class="xref" href="#MIS">MIS</A> register bit also gets cleared.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR1_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR1_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt status for MEMRES0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR1_RESERVED5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR1_INIFG">4</a>
</TD>
<TD class="cellBitfieldCol2">INIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear INIFG in MIS1 register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR1_LOWIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">LOWIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR1_HIGHIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">HIGHIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Interrupt is not pending.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR1_RESERVED0">1:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IMASK2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:IMASK2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0088</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0088</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0088</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt mask. This register selects interrupt sources which are allowed to pass from <A class="xref" href="#RIS0">RIS0</A> to <A class="xref" href="#MIS0">MIS0</A> when the corresponding bit-fields are set to 1.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK2_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK2_MEMRESIFG3">11</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG3</TD>
<TD class="cellBitfieldCol3" colspan="3">MEMRES3 conversion result interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK2_MEMRESIFG2">10</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG2</TD>
<TD class="cellBitfieldCol3" colspan="3">MEMRES2 conversion result interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK2_MEMRESIFG1">9</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG1</TD>
<TD class="cellBitfieldCol3" colspan="3">MEMRES1 conversion result interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK2_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">MEMRES0 conversion result interrupt mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK2_RESERVED0">7:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RIS2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:RIS2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0090</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0090</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0090</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding <A class="xref" href="#ICLR0">ICLR0</A> register bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS2_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS2_MEMRESIFG3">11</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG3</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for MEMRES3.<BR>
This bit is set to 1 when MEMRES3 is loaded with a new<BR>
conversion result.<BR>
Reading MEMRES3 register will clear this bit, or when the<BR>
corresponding bit in ICLR2 is set to 1<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS2_MEMRESIFG2">10</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG2</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for MEMRES2.<BR>
This bit is set to 1 when MEMRES2 is loaded with a new<BR>
conversion result.<BR>
Reading MEMRES2 register will clear this bit, or when the<BR>
corresponding bit in ICLR2 is set to 1<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS2_MEMRESIFG1">9</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG1</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for MEMRES1.<BR>
This bit is set to 1 when MEMRES1 is loaded with a new<BR>
conversion result.<BR>
Reading MEMRES1 register will clear this bit, or when the<BR>
corresponding bit in ICLR2 is set to 1<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS2_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for MEMRES0.<BR>
This bit is set to 1 when MEMRES0 is loaded with a new<BR>
conversion result.<BR>
Reading MEMRES0 register will clear this bit, or when the<BR>
corresponding bit in ICLR2 is set to 1<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS2_RESERVED0">7:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MIS2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:MIS2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0098</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0098</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0098</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Extension of Masked interrupt status. This register is simply a bitwise AND of the contents of <A class="xref" href="#IMASK">IMASK</A> and <A class="xref" href="#RIS">RIS</A> registers. A flag set in this register can be cleared by writing 1 to the corresponding <A class="xref" href="#ICLR">ICLR</A> register bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS2_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS2_MEMRESIFG3">11</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG3</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for MEMRES3.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS2_MEMRESIFG2">10</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG2</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for MEMRES2.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS2_MEMRESIFG1">9</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG1</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for MEMRES1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS2_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for MEMRES0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS2_RESERVED0">7:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ISET2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:ISET2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00A0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 00A0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 00A0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding <A class="xref" href="#RIS">RIS</A> bit also gets set. If the corresponding <A class="xref" href="#IMASK">IMASK</A> bit is set, then the corresponding <A class="xref" href="#MIS">MIS</A> register bit also gets set.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET2_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET2_MEMRESIFG3">11</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG3</TD>
<TD class="cellBitfieldCol3" colspan="3">Set interrupt status for MEMRES3.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET2_MEMRESIFG2">10</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG2</TD>
<TD class="cellBitfieldCol3" colspan="3">Set interrupt status for MEMRES2.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET2_MEMRESIFG1">9</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG1</TD>
<TD class="cellBitfieldCol3" colspan="3">Set interrupt status for MEMRES1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET2_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Set Interrupt status for MEMRES0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET2_RESERVED0">7:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ICLR2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:ICLR2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00A8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 00A8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 00A8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding <A class="xref" href="#RIS">RIS</A> bit also gets cleared. If the corresponding <A class="xref" href="#IMASK">IMASK</A> bit is set, then the corresponding <A class="xref" href="#MIS">MIS</A> register bit also gets cleared.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR2_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR2_MEMRESIFG3">11</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG3</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt status for MEMRES3.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR2_MEMRESIFG2">10</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG2</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt status for MEMRES2.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR2_MEMRESIFG1">9</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG1</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt status for MEMRES1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR2_MEMRESIFG0">8</a>
</TD>
<TD class="cellBitfieldCol2">MEMRESIFG0</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear interrupt status for MEMRES0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No new data ready.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">A new data is ready to be read.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR2_RESERVED0">7:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CTL0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:CTL0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0100</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Control Register 0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_RESERVED27">31:27</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED27</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_SCLKDIV">26:24</a>
</TD>
<TD class="cellBitfieldCol2">SCLKDIV</TD>
<TD class="cellBitfieldCol3" colspan="3">Sample clock divider<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIV_BY_1</TD>
<TD class="cellEnumTableCol3">Do not divide clock source</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DIV_BY_2</TD>
<TD class="cellEnumTableCol3">Divide clock source by 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">DIV_BY_4</TD>
<TD class="cellEnumTableCol3">Divide clock source by 4</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">DIV_BY_8</TD>
<TD class="cellEnumTableCol3">Divide clock source by 8</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">DIV_BY_16</TD>
<TD class="cellEnumTableCol3">Divide clock source by 16</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">DIV_BY_24</TD>
<TD class="cellEnumTableCol3">Divide clock source by 24</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">DIV_BY_32</TD>
<TD class="cellEnumTableCol3">Divide clock source by 32</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">DIV_BY_48</TD>
<TD class="cellEnumTableCol3">Divide clock source by 48</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_RESERVED17">23:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED17</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_PWRDN">16</a>
</TD>
<TD class="cellBitfieldCol2">PWRDN</TD>
<TD class="cellBitfieldCol3" colspan="3">Power down policy<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">AUTO</TD>
<TD class="cellEnumTableCol3">ADC is powered down on completion of a conversion if there is no pending trigger</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">MANUAL</TD>
<TD class="cellEnumTableCol3">ADC remains powered on as long as it is enabled through software.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_RESERVED1">15:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL0_ENC">0</a>
</TD>
<TD class="cellBitfieldCol2">ENC</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable conversion<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">OFF</TD>
<TD class="cellEnumTableCol3">Conversion disabled. ENC change from ON to OFF will abort single or repeat sequence on a MEMCTLx boundary. The current conversion will finish and result stored in corresponding MEMRESx.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ON</TD>
<TD class="cellEnumTableCol3">Conversion enabled. ADC sequencer waits for the programmed trigger (software or hardware).</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CTL1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:CTL1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0104</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Control Register 1</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_RESERVED21">31:21</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED21</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_SAMPMODE">20</a>
</TD>
<TD class="cellBitfieldCol2">SAMPMODE</TD>
<TD class="cellBitfieldCol3" colspan="3">Sample mode. This bit selects the source of the sampling signal. <BR>
MANUAL option is not applicable when TRIGSRC is selected as hardware event trigger.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">AUTO</TD>
<TD class="cellEnumTableCol3">Sample timer high phase is used as sample signal</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">MANUAL</TD>
<TD class="cellEnumTableCol3">Software trigger is used as sample signal</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_RESERVED18">19:18</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED18</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_CONSEQ">17:16</a>
</TD>
<TD class="cellBitfieldCol2">CONSEQ</TD>
<TD class="cellBitfieldCol3" colspan="3">Conversion sequence mode<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SINGLE</TD>
<TD class="cellEnumTableCol3">ADC channel in MEMCTLx pointed by STARTADD will be converted once</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SEQUENCE</TD>
<TD class="cellEnumTableCol3">ADC channel sequence pointed by STARTADD and ENDADD will be converted once</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">REPEATSINGLE</TD>
<TD class="cellEnumTableCol3">ADC channel in MEMCTLx pointed by STARTADD will be converted repeatedly</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">REPEATSEQUENCE</TD>
<TD class="cellEnumTableCol3">ADC channel sequence pointed by STARTADD and ENDADD will be converted repeatedly</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_RESERVED9">15:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_SC">8</a>
</TD>
<TD class="cellBitfieldCol2">SC</TD>
<TD class="cellBitfieldCol3" colspan="3">Start of conversion<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">STOP</TD>
<TD class="cellEnumTableCol3">When SAMPMODE is set to MANUAL, clearing this bit will end the sample phase and the conversion phase will start.<BR>
When SAMPMODE is set to AUTO, writing 0 has no effect.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">START</TD>
<TD class="cellEnumTableCol3">When SAMPMODE is set to MANUAL, setting this bit will start the sample phase. Sample phase will last as long as this bit is set. <BR>
When SAMPMODE is set to AUTO, setting this bit will trigger the timer based sample time.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_RESERVED1">7:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL1_TRIGSRC">0</a>
</TD>
<TD class="cellBitfieldCol2">TRIGSRC</TD>
<TD class="cellBitfieldCol3" colspan="3">Sample trigger source<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SOFTWARE</TD>
<TD class="cellEnumTableCol3">Software trigger</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EVENT</TD>
<TD class="cellEnumTableCol3">Hardware event trigger</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CTL2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:CTL2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0108</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Control Register 2</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL2_RESERVED29">31:29</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED29</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL2_ENDADD">28:24</a>
</TD>
<TD class="cellBitfieldCol2">ENDADD</TD>
<TD class="cellBitfieldCol3" colspan="3">Sequence end address. These bits select which MEMCTLx is the last one for the sequence mode.<BR>
The value of ENDADD is 0x00 to 0x03 corresponding to MEMRES0 to MEMRES3.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">ADDR_00</TD>
<TD class="cellEnumTableCol3">MEMCTL0 is selected as end address of sequence.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ADDR_01</TD>
<TD class="cellEnumTableCol3">MEMCTL1 is selected as end address of sequence.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">ADDR_02</TD>
<TD class="cellEnumTableCol3">MEMCTL2 is selected as end address of sequence.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">ADDR_03</TD>
<TD class="cellEnumTableCol3">MEMCTL3 is selected as end address of sequence.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL2_RESERVED21">23:21</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED21</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL2_STARTADD">20:16</a>
</TD>
<TD class="cellBitfieldCol2">STARTADD</TD>
<TD class="cellBitfieldCol3" colspan="3">Sequencer start address. These bits select which MEMCTLx is used for single conversion or as first MEMCTL for sequence mode. <BR>
The value of STARTADD is 0x00 to 0x17, corresponding to MEMRES0 to MEMRES23.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">ADDR_00</TD>
<TD class="cellEnumTableCol3">MEMCTL0 is selected as start address of a sequence or for a single conversion.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ADDR_01</TD>
<TD class="cellEnumTableCol3">MEMCTL1 is selected as start address of a sequence or for a single conversion.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">ADDR_02</TD>
<TD class="cellEnumTableCol3">MEMCTL2 is selected as start address of a sequence or for a single conversion.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">ADDR_03</TD>
<TD class="cellEnumTableCol3">MEMCTL3 is selected as start address of a sequence or for a single conversion.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL2_RESERVED11">15:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL2_FIFOEN">10</a>
</TD>
<TD class="cellBitfieldCol2">FIFOEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable FIFO based operation<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL2_RESERVED9">9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL2_DMAEN">8</a>
</TD>
<TD class="cellBitfieldCol2">DMAEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable DMA trigger for data transfer. <BR>
Note: DMAEN bit is cleared by hardware based on DMA done signal at the end of data transfer. Software has to re-enable DMAEN bit for ADC to generate DMA triggers.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">DMA trigger not enabled</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">DMA trigger enabled</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL2_RESERVED3">7:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL2_RES">2:1</a>
</TD>
<TD class="cellBitfieldCol2">RES</TD>
<TD class="cellBitfieldCol3" colspan="3">Resolution. These bits define the resolutoin of ADC conversion result.<BR>
Note : A value of 3 defaults to 12-bits resolution.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">BIT_12</TD>
<TD class="cellEnumTableCol3">12-bits resolution</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">BIT_10</TD>
<TD class="cellEnumTableCol3">10-bits resolution</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">BIT_8</TD>
<TD class="cellEnumTableCol3">8-bits resolution</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL2_DF">0</a>
</TD>
<TD class="cellBitfieldCol2">DF</TD>
<TD class="cellBitfieldCol3" colspan="3">Data read-back format. Data is always stored in binary unsigned format.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">UNSIGNED</TD>
<TD class="cellEnumTableCol3">Digital result reads as Binary Unsigned.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SIGNED</TD>
<TD class="cellEnumTableCol3">Digital result reads Signed Binary. (2s complement), left aligned.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CTL3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:CTL3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 010C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 010C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 010C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Control Register 3. This register is used to configure ADC for ad-hoc single conversion.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL3_RESERVED14">31:14</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED14</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL3_ASCVRSEL">13:12</a>
</TD>
<TD class="cellBitfieldCol2">ASCVRSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Selects voltage reference for ASC operation. AREF- must be connected to on-board ground when external reference option is selected.<BR>
Note: Writing value 0x3 defaults to INTREF.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">VDDS</TD>
<TD class="cellEnumTableCol3">VDDS reference</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EXTREF</TD>
<TD class="cellEnumTableCol3">External reference from AREF+/AREF- pins</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">INTREF</TD>
<TD class="cellEnumTableCol3">Internal reference</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL3_RESERVED9">11:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL3_ASCSTIME">8</a>
</TD>
<TD class="cellBitfieldCol2">ASCSTIME</TD>
<TD class="cellBitfieldCol3" colspan="3">ASC sample time compare value select. This is used to select between SCOMP0 and SCOMP1 registers for ASC operation.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SEL_SCOMP0</TD>
<TD class="cellEnumTableCol3">Select SCOMP0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SEL_SCOMP1</TD>
<TD class="cellEnumTableCol3">Select SCOMP1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL3_RESERVED5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL3_ASCCHSEL">4:0</a>
</TD>
<TD class="cellBitfieldCol2">ASCCHSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">ASC channel select<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CHAN_0</TD>
<TD class="cellEnumTableCol3">Selects channel 0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CHAN_1</TD>
<TD class="cellEnumTableCol3">Selects channel 1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">CHAN_2</TD>
<TD class="cellEnumTableCol3">Selects channel 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">CHAN_3</TD>
<TD class="cellEnumTableCol3">Selects channel 3</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">CHAN_4</TD>
<TD class="cellEnumTableCol3">Selects channel 4</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">CHAN_5</TD>
<TD class="cellEnumTableCol3">Selects channel 5</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">CHAN_6</TD>
<TD class="cellEnumTableCol3">Selects channel 6</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">CHAN_7</TD>
<TD class="cellEnumTableCol3">Selects channel 7</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">CHAN_8</TD>
<TD class="cellEnumTableCol3">Selects channel 8</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">CHAN_9</TD>
<TD class="cellEnumTableCol3">Selects channel 9</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">CHAN_10</TD>
<TD class="cellEnumTableCol3">Selects channel 10</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">CHAN_11</TD>
<TD class="cellEnumTableCol3">Selects channel 11</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">CHAN_12</TD>
<TD class="cellEnumTableCol3">Selects channel 12</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xD</TD>
<TD class="cellEnumTableCol2">CHAN_13</TD>
<TD class="cellEnumTableCol3">Selects channel 13</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">CHAN_14</TD>
<TD class="cellEnumTableCol3">Selects channel 14</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">CHAN_15</TD>
<TD class="cellEnumTableCol3">Selects channel 15</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SCOMP0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:SCOMP0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0114</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0114</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0114</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Sample time compare 0 register. Specifies the sample time, in number of ADC sample clock cycles. CTL0.ENC must be set to 0 to write to this register.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SCOMP0_RESERVED10">31:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SCOMP0_VAL">9:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Specifies the number of sample clocks.<BR>
When VAL = 0 or 1, number of sample clocks = Sample clock divide value.<BR>
When VAL > 1, number of sample clocks = VAL x Sample clock divide value.<BR>
Note: Sample clock divide value is not the value written to SCLKDIV but the actual divide value (SCLKDIV = 2 implies divide value is 4).<BR>
Example: VAL = 4, SCLKDIV = 3 implies 32 sample clock cycles.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SCOMP1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:SCOMP1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0118</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0118</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0118</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Sample time compare 1 register. Specifies the sample time, in number of ADC sample clock cycles. CTL0.ENC must be set to 0 to write to this register.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SCOMP1_RESERVED10">31:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SCOMP1_VAL">9:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Specifies the number of sample clocks.<BR>
When VAL = 0 or 1, number of sample clocks = Sample clock divide value.<BR>
When VAL > 1, number of sample clocks = VAL x Sample clock divide value.<BR>
Note: Sample clock divide value is not the value written to SCLKDIV but the actual divide value (SCLKDIV = 2 implies divide value is 4).<BR>
Example: VAL = 4, SCLKDIV = 3 implies 32 sample clock cycles.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="REFCFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:REFCFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 011C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 011C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 011C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Reference buffer configuration register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REFCFG_RESERVED5">31:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REFCFG_IBPROG">4:3</a>
</TD>
<TD class="cellBitfieldCol2">IBPROG</TD>
<TD class="cellBitfieldCol3" colspan="3">Configures reference buffer bias current output value<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">VAL0</TD>
<TD class="cellEnumTableCol3">1uA</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">VAL1</TD>
<TD class="cellEnumTableCol3">0.5uA</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">VAL2</TD>
<TD class="cellEnumTableCol3">2uA</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">VAL3</TD>
<TD class="cellEnumTableCol3">0.67uA</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REFCFG_SPARE">2</a>
</TD>
<TD class="cellBitfieldCol2">SPARE</TD>
<TD class="cellBitfieldCol3" colspan="3">Spare bit</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REFCFG_REFVSEL">1</a>
</TD>
<TD class="cellBitfieldCol2">REFVSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Configures reference buffer output voltage<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">V2P5</TD>
<TD class="cellEnumTableCol3">REFBUF generates 2.5V output</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">V1P4</TD>
<TD class="cellEnumTableCol3">REFBUF generates 1.4V output</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="REFCFG_REFEN">0</a>
</TD>
<TD class="cellBitfieldCol2">REFEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Reference buffer enable<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="WCLOW"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:WCLOW</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0148</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0148</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0148</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Window Comparator Low Threshold Register.<BR>
The data format that is used to write and read WCLOW depends on the value of DF bit in CTL2 register. <BR>
CTL0.ENC must be 0 to write to this register.<BR>
Note: Change in ADC data format or resolution does not reset WCLOW.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="WCLOW_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="WCLOW_DATA">15:0</a>
</TD>
<TD class="cellBitfieldCol2">DATA</TD>
<TD class="cellBitfieldCol3" colspan="3">If DF = 0, unsigned binary format has to be used. <BR>
The value based on the resolution has to be right aligned with the MSB on the left.<BR>
For 10-bits and 8-bits resolution, unused bits have to be 0s.<BR>
<BR>
If DF = 1, 2s-complement format has to be used.<BR>
The value based on the resolution has to be left aligned with the LSB on the right. <BR>
For 10-bits and 8-bits resolution, unused bits have to be 0s.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="WCHIGH"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:WCHIGH</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0150</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0150</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0150</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Window Comparator High Threshold Register.<BR>
The data format that is used to write and read WCHIGH depends on the value of DF bit in CTL2 register. <BR>
CTL0.ENC  must be 0 to write to this register.<BR>
Note: Change in ADC data format or resolution does not reset WCHIGH.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="WCHIGH_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="WCHIGH_DATA">15:0</a>
</TD>
<TD class="cellBitfieldCol2">DATA</TD>
<TD class="cellBitfieldCol3" colspan="3">If DF = 0, unsigned binary format has to be used.<BR>
The threshold value has to be right aligned, with the MSB on the left.<BR>
For 10-bits and 8-bits resolution, unused bit have to be 0s.<BR>
<BR>
If DF = 1, 2s-complement format has to be used.<BR>
The value based on the resolution has to be left aligned with the LSB on the right. <BR>
For 10-bits and 8-bits resolution, unused bit have to be 0s.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="FIFODATA"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:FIFODATA</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0160</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0160</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0160</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">FIFO data register. This is a virtual register used to read from FIFO.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="FIFODATA_DATA">31:0</a>
</TD>
<TD class="cellBitfieldCol2">DATA</TD>
<TD class="cellBitfieldCol3" colspan="3">Read from this data field returns the ADC sample from FIFO.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ASCRES"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:ASCRES</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0170</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0170</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0170</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">ASC result register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ASCRES_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ASCRES_DATA">15:0</a>
</TD>
<TD class="cellBitfieldCol2">DATA</TD>
<TD class="cellBitfieldCol3" colspan="3">Result of ADC ad-hoc single conversion.<BR>
If DF = 0, unsigned binary:<BR>
The conversion result is right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. <BR>
If DF = 1, 2s-complement format:<BR>
The conversion result is left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.<BR>
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MEMCTL0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:MEMCTL0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0180</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0180</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0180</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Conversion Memory Control Register 0. <BR>
CTL0.ENC must be set to 0 to write to this register.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL0_RESERVED29">31:29</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED29</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL0_WINCOMP">28</a>
</TD>
<TD class="cellBitfieldCol2">WINCOMP</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL0_RESERVED25">27:25</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED25</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL0_TRG">24</a>
</TD>
<TD class="cellBitfieldCol2">TRG</TD>
<TD class="cellBitfieldCol3" colspan="3">Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">AUTO_NEXT</TD>
<TD class="cellEnumTableCol3">Next conversion is automatic</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">TRIGGER_NEXT</TD>
<TD class="cellEnumTableCol3">Next conversion requires a trigger</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL0_RESERVED13">23:13</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED13</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL0_STIME">12</a>
</TD>
<TD class="cellBitfieldCol2">STIME</TD>
<TD class="cellBitfieldCol3" colspan="3">Selects the source of sample timer period between SCOMP0 and SCOMP1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SEL_SCOMP0</TD>
<TD class="cellEnumTableCol3">Select SCOMP0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SEL_SCOMP1</TD>
<TD class="cellEnumTableCol3">Select SCOMP1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL0_RESERVED10">11:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL0_VRSEL">9:8</a>
</TD>
<TD class="cellBitfieldCol2">VRSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Voltage reference selection. AREF- must be connected to on-board ground when external reference option is selected.<BR>
Note: Writing value 0x3 defaults to INTREF.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">VDDS</TD>
<TD class="cellEnumTableCol3">VDDS reference</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EXTREF</TD>
<TD class="cellEnumTableCol3">External reference from AREF+/AREF- pins</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">INTREF</TD>
<TD class="cellEnumTableCol3">Internal reference</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL0_RESERVED5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL0_CHANSEL">4:0</a>
</TD>
<TD class="cellBitfieldCol2">CHANSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Input channel select.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CHAN_0</TD>
<TD class="cellEnumTableCol3">Selects channel 0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CHAN_1</TD>
<TD class="cellEnumTableCol3">Selects channel 1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">CHAN_2</TD>
<TD class="cellEnumTableCol3">Selects channel 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">CHAN_3</TD>
<TD class="cellEnumTableCol3">Selects channel 3</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">CHAN_4</TD>
<TD class="cellEnumTableCol3">Selects channel 4</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">CHAN_5</TD>
<TD class="cellEnumTableCol3">Selects channel 5</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">CHAN_6</TD>
<TD class="cellEnumTableCol3">Selects channel 6</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">CHAN_7</TD>
<TD class="cellEnumTableCol3">Selects channel 7</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">CHAN_8</TD>
<TD class="cellEnumTableCol3">Selects channel 8</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">CHAN_9</TD>
<TD class="cellEnumTableCol3">Selects channel 9</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">CHAN_10</TD>
<TD class="cellEnumTableCol3">Selects channel 10</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">CHAN_11</TD>
<TD class="cellEnumTableCol3">Selects channel 11</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">CHAN_12</TD>
<TD class="cellEnumTableCol3">Selects channel 12</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xD</TD>
<TD class="cellEnumTableCol2">CHAN_13</TD>
<TD class="cellEnumTableCol3">Selects channel 13</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">CHAN_14</TD>
<TD class="cellEnumTableCol3">Selects channel 14</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">CHAN_15</TD>
<TD class="cellEnumTableCol3">Selects channel 15</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MEMCTL1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:MEMCTL1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0184</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0184</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0184</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Conversion Memory Control Register 1. <BR>
CTL0.ENC must be set to 0 to write to this register.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL1_RESERVED29">31:29</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED29</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL1_WINCOMP">28</a>
</TD>
<TD class="cellBitfieldCol2">WINCOMP</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL1_RESERVED25">27:25</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED25</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL1_TRG">24</a>
</TD>
<TD class="cellBitfieldCol2">TRG</TD>
<TD class="cellBitfieldCol3" colspan="3">Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">AUTO_NEXT</TD>
<TD class="cellEnumTableCol3">Next conversion is automatic</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">TRIGGER_NEXT</TD>
<TD class="cellEnumTableCol3">Next conversion requires a trigger</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL1_RESERVED13">23:13</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED13</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL1_STIME">12</a>
</TD>
<TD class="cellBitfieldCol2">STIME</TD>
<TD class="cellBitfieldCol3" colspan="3">Selects the source of sample timer period between SCOMP0 and SCOMP1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SEL_SCOMP0</TD>
<TD class="cellEnumTableCol3">Select SCOMP0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SEL_SCOMP1</TD>
<TD class="cellEnumTableCol3">Select SCOMP1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL1_RESERVED10">11:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL1_VRSEL">9:8</a>
</TD>
<TD class="cellBitfieldCol2">VRSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Voltage reference selection. AREF- must be connected to on-board ground when external reference option is selected.<BR>
Note: Writing value 0x3 defaults to INTREF.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">VDDS</TD>
<TD class="cellEnumTableCol3">VDDS reference</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EXTREF</TD>
<TD class="cellEnumTableCol3">External reference from AREF+/AREF- pins</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">INTREF</TD>
<TD class="cellEnumTableCol3">Internal reference</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL1_RESERVED5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL1_CHANSEL">4:0</a>
</TD>
<TD class="cellBitfieldCol2">CHANSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Input channel select.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CHAN_0</TD>
<TD class="cellEnumTableCol3">Selects channel 0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CHAN_1</TD>
<TD class="cellEnumTableCol3">Selects channel 1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">CHAN_2</TD>
<TD class="cellEnumTableCol3">Selects channel 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">CHAN_3</TD>
<TD class="cellEnumTableCol3">Selects channel 3</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">CHAN_4</TD>
<TD class="cellEnumTableCol3">Selects channel 4</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">CHAN_5</TD>
<TD class="cellEnumTableCol3">Selects channel 5</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">CHAN_6</TD>
<TD class="cellEnumTableCol3">Selects channel 6</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">CHAN_7</TD>
<TD class="cellEnumTableCol3">Selects channel 7</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">CHAN_8</TD>
<TD class="cellEnumTableCol3">Selects channel 8</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">CHAN_9</TD>
<TD class="cellEnumTableCol3">Selects channel 9</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">CHAN_10</TD>
<TD class="cellEnumTableCol3">Selects channel 10</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">CHAN_11</TD>
<TD class="cellEnumTableCol3">Selects channel 11</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">CHAN_12</TD>
<TD class="cellEnumTableCol3">Selects channel 12</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xD</TD>
<TD class="cellEnumTableCol2">CHAN_13</TD>
<TD class="cellEnumTableCol3">Selects channel 13</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">CHAN_14</TD>
<TD class="cellEnumTableCol3">Selects channel 14</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">CHAN_15</TD>
<TD class="cellEnumTableCol3">Selects channel 15</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MEMCTL2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:MEMCTL2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0188</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0188</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0188</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Conversion Memory Control Register 2. <BR>
CTL0.ENC must be set to 0 to write to this register.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL2_RESERVED29">31:29</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED29</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL2_WINCOMP">28</a>
</TD>
<TD class="cellBitfieldCol2">WINCOMP</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL2_RESERVED25">27:25</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED25</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL2_TRG">24</a>
</TD>
<TD class="cellBitfieldCol2">TRG</TD>
<TD class="cellBitfieldCol3" colspan="3">Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">AUTO_NEXT</TD>
<TD class="cellEnumTableCol3">Next conversion is automatic</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">TRIGGER_NEXT</TD>
<TD class="cellEnumTableCol3">Next conversion requires a trigger</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL2_RESERVED13">23:13</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED13</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL2_STIME">12</a>
</TD>
<TD class="cellBitfieldCol2">STIME</TD>
<TD class="cellBitfieldCol3" colspan="3">Selects the source of sample timer period between SCOMP0 and SCOMP1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SEL_SCOMP0</TD>
<TD class="cellEnumTableCol3">Select SCOMP0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SEL_SCOMP1</TD>
<TD class="cellEnumTableCol3">Select SCOMP1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL2_RESERVED10">11:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL2_VRSEL">9:8</a>
</TD>
<TD class="cellBitfieldCol2">VRSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Voltage reference selection. AREF- must be connected to on-board ground when external reference option is selected.<BR>
Note: Writing value 0x3 defaults to INTREF.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">VDDS</TD>
<TD class="cellEnumTableCol3">VDDS reference</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EXTREF</TD>
<TD class="cellEnumTableCol3">External reference from AREF+/AREF- pins</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">INTREF</TD>
<TD class="cellEnumTableCol3">Internal reference</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL2_RESERVED5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL2_CHANSEL">4:0</a>
</TD>
<TD class="cellBitfieldCol2">CHANSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Input channel select.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CHAN_0</TD>
<TD class="cellEnumTableCol3">Selects channel 0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CHAN_1</TD>
<TD class="cellEnumTableCol3">Selects channel 1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">CHAN_2</TD>
<TD class="cellEnumTableCol3">Selects channel 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">CHAN_3</TD>
<TD class="cellEnumTableCol3">Selects channel 3</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">CHAN_4</TD>
<TD class="cellEnumTableCol3">Selects channel 4</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">CHAN_5</TD>
<TD class="cellEnumTableCol3">Selects channel 5</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">CHAN_6</TD>
<TD class="cellEnumTableCol3">Selects channel 6</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">CHAN_7</TD>
<TD class="cellEnumTableCol3">Selects channel 7</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">CHAN_8</TD>
<TD class="cellEnumTableCol3">Selects channel 8</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">CHAN_9</TD>
<TD class="cellEnumTableCol3">Selects channel 9</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">CHAN_10</TD>
<TD class="cellEnumTableCol3">Selects channel 10</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">CHAN_11</TD>
<TD class="cellEnumTableCol3">Selects channel 11</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">CHAN_12</TD>
<TD class="cellEnumTableCol3">Selects channel 12</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xD</TD>
<TD class="cellEnumTableCol2">CHAN_13</TD>
<TD class="cellEnumTableCol3">Selects channel 13</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">CHAN_14</TD>
<TD class="cellEnumTableCol3">Selects channel 14</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">CHAN_15</TD>
<TD class="cellEnumTableCol3">Selects channel 15</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MEMCTL3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:MEMCTL3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 018C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 018C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 018C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Conversion Memory Control Register 3. <BR>
CTL0.ENC must be set to 0 to write to this register.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL3_RESERVED29">31:29</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED29</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL3_WINCOMP">28</a>
</TD>
<TD class="cellBitfieldCol2">WINCOMP</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable window comparator.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL3_RESERVED25">27:25</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED25</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL3_TRG">24</a>
</TD>
<TD class="cellBitfieldCol2">TRG</TD>
<TD class="cellBitfieldCol3" colspan="3">Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">AUTO_NEXT</TD>
<TD class="cellEnumTableCol3">Next conversion is automatic</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">TRIGGER_NEXT</TD>
<TD class="cellEnumTableCol3">Next conversion requires a trigger</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL3_RESERVED13">23:13</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED13</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL3_STIME">12</a>
</TD>
<TD class="cellBitfieldCol2">STIME</TD>
<TD class="cellBitfieldCol3" colspan="3">Selects the source of sample timer period between SCOMP0 and SCOMP1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SEL_SCOMP0</TD>
<TD class="cellEnumTableCol3">Select SCOMP0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SEL_SCOMP1</TD>
<TD class="cellEnumTableCol3">Select SCOMP1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL3_RESERVED10">11:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL3_VRSEL">9:8</a>
</TD>
<TD class="cellBitfieldCol2">VRSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Voltage reference selection. AREF- must be connected to on-board ground when external reference option is selected.<BR>
Note: Writing value 0x3 defaults to INTREF.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">VDDS</TD>
<TD class="cellEnumTableCol3">VDDS reference</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EXTREF</TD>
<TD class="cellEnumTableCol3">External reference from AREF+/AREF- pins</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">INTREF</TD>
<TD class="cellEnumTableCol3">Internal reference</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL3_RESERVED5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMCTL3_CHANSEL">4:0</a>
</TD>
<TD class="cellBitfieldCol2">CHANSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Input channel select.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CHAN_0</TD>
<TD class="cellEnumTableCol3">Selects channel 0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CHAN_1</TD>
<TD class="cellEnumTableCol3">Selects channel 1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">CHAN_2</TD>
<TD class="cellEnumTableCol3">Selects channel 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">CHAN_3</TD>
<TD class="cellEnumTableCol3">Selects channel 3</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">CHAN_4</TD>
<TD class="cellEnumTableCol3">Selects channel 4</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">CHAN_5</TD>
<TD class="cellEnumTableCol3">Selects channel 5</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">CHAN_6</TD>
<TD class="cellEnumTableCol3">Selects channel 6</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">CHAN_7</TD>
<TD class="cellEnumTableCol3">Selects channel 7</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">CHAN_8</TD>
<TD class="cellEnumTableCol3">Selects channel 8</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">CHAN_9</TD>
<TD class="cellEnumTableCol3">Selects channel 9</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">CHAN_10</TD>
<TD class="cellEnumTableCol3">Selects channel 10</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">CHAN_11</TD>
<TD class="cellEnumTableCol3">Selects channel 11</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">CHAN_12</TD>
<TD class="cellEnumTableCol3">Selects channel 12</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xD</TD>
<TD class="cellEnumTableCol2">CHAN_13</TD>
<TD class="cellEnumTableCol3">Selects channel 13</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">CHAN_14</TD>
<TD class="cellEnumTableCol3">Selects channel 14</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">CHAN_15</TD>
<TD class="cellEnumTableCol3">Selects channel 15</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MEMRES0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:MEMRES0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0280</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0280</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0280</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Memory Result Register 0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMRES0_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMRES0_DATA">15:0</a>
</TD>
<TD class="cellBitfieldCol2">DATA</TD>
<TD class="cellBitfieldCol3" colspan="3">If DF = 0, unsigned binary:<BR>
The conversion results are right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. <BR>
If DF = 1, 2s-complement format:<BR>
The conversion results are left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.<BR>
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MEMRES1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:MEMRES1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0284</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0284</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0284</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Memory Result Register 1</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMRES1_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMRES1_DATA">15:0</a>
</TD>
<TD class="cellBitfieldCol2">DATA</TD>
<TD class="cellBitfieldCol3" colspan="3">If DF = 0, unsigned binary:<BR>
The conversion results are right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. <BR>
If DF = 1, 2s-complement format:<BR>
The conversion results are left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.<BR>
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MEMRES2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:MEMRES2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0288</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0288</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0288</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Memory Result Register 2</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMRES2_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMRES2_DATA">15:0</a>
</TD>
<TD class="cellBitfieldCol2">DATA</TD>
<TD class="cellBitfieldCol3" colspan="3">If DF = 0, unsigned binary:<BR>
The conversion results are right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. <BR>
If DF = 1, 2s-complement format:<BR>
The conversion results are left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.<BR>
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MEMRES3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:MEMRES3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 028C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 028C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 028C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Memory Result Register 3</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMRES3_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MEMRES3_DATA">15:0</a>
</TD>
<TD class="cellBitfieldCol2">DATA</TD>
<TD class="cellBitfieldCol3" colspan="3">If DF = 0, unsigned binary:<BR>
The conversion results are right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. <BR>
If DF = 1, 2s-complement format:<BR>
The conversion results are left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.<BR>
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="STA"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:STA</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0340</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0340</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0340</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Status Register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STA_RESERVED3">31:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STA_ASCACT">2</a>
</TD>
<TD class="cellBitfieldCol2">ASCACT</TD>
<TD class="cellBitfieldCol3" colspan="3">ASC active<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">IDLE</TD>
<TD class="cellEnumTableCol3">Idle or done</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ACTIVE</TD>
<TD class="cellEnumTableCol3">ASC active</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STA_RESERVED1">1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STA_BUSY">0</a>
</TD>
<TD class="cellBitfieldCol2">BUSY</TD>
<TD class="cellBitfieldCol3" colspan="3">Busy. This bit indicates that an active ADC sample or conversion operation is in progress.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">IDLE</TD>
<TD class="cellEnumTableCol3">No ADC sampling or conversion in progress.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ACTIVE</TD>
<TD class="cellEnumTableCol3">ADC sampling or conversion is in progress.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TEST0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:TEST0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0E00</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0E00</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0E00</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST0_RESERVED31">31</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED31</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST0_ATEST0_EN">30</a>
</TD>
<TD class="cellBitfieldCol2">ATEST0_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST0_ATEST1_EN">29</a>
</TD>
<TD class="cellBitfieldCol2">ATEST1_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST0_RESERVED13">28:13</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED13</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST0_ATEST1_MUXSEL">12:8</a>
</TD>
<TD class="cellBitfieldCol2">ATEST1_MUXSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">VAL1</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">VAL2</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">VAL4</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">VAL8</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x10</TD>
<TD class="cellEnumTableCol2">VAL16</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST0_RESERVED5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST0_ATEST0_MUXSEL">4:0</a>
</TD>
<TD class="cellBitfieldCol2">ATEST0_MUXSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">VAL1</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">VAL2</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">VAL4</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">VAL8</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x10</TD>
<TD class="cellEnumTableCol2">VAL16</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TEST2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:TEST2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0E08</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0E08</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0E08</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST2_CDAC_OVST_EN">31</a>
</TD>
<TD class="cellBitfieldCol2">CDAC_OVST_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST2_RESERVED25">30:25</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED25</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST2_LATCH_TRIM_EN">24</a>
</TD>
<TD class="cellBitfieldCol2">LATCH_TRIM_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST2_RESERVED21">23:21</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED21</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST2_COMP_GAIN_TRIM">20</a>
</TD>
<TD class="cellBitfieldCol2">COMP_GAIN_TRIM</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST2_RESERVED9">19:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST2_MUX_TEST_SEL">8</a>
</TD>
<TD class="cellBitfieldCol2">MUX_TEST_SEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST2_RESERVED0">7:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TEST3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:TEST3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0E0C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0E0C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0E0C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST3_CAL_ACUML">31:0</a>
</TD>
<TD class="cellBitfieldCol2">CAL_ACUML</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TEST4"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:TEST4</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0E10</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0E10</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0E10</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST4_HW_STEP_SEL_DIS">31</a>
</TD>
<TD class="cellBitfieldCol2">HW_STEP_SEL_DIS</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST4_RESERVED25">30:25</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED25</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST4_CAL_MODE_EN">24</a>
</TD>
<TD class="cellBitfieldCol2">CAL_MODE_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST4_RESERVED22">23:22</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED22</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST4_CAL_STEP_SEL">21:16</a>
</TD>
<TD class="cellBitfieldCol2">CAL_STEP_SEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST4_RESERVED0">15:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TEST5"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:TEST5</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0E14</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0E14</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0E14</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST5_RESERVED10">31:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST5_CAL_CAP_CTL">9:0</a>
</TD>
<TD class="cellBitfieldCol2">CAL_CAP_CTL</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TEST6"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:TEST6</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0E18</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0E18</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0E18</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST6_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TEST6_ATESTSEL">3:0</a>
</TD>
<TD class="cellBitfieldCol2">ATESTSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">VAL0</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">VAL1</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">VAL2</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">VAL4</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">VAL8</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DEBUG1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:DEBUG1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0E20</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0E20</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0E20</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG1_CTRL">31:0</a>
</TD>
<TD class="cellBitfieldCol2">CTRL</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0080 1000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DEBUG2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:DEBUG2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0E24</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0E24</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0E24</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG2_RESERVED30">31:30</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED30</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG2_VTOI_CTRL">29:28</a>
</TD>
<TD class="cellBitfieldCol2">VTOI_CTRL</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG2_RESERVED25">27:25</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED25</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG2_VTOI_TESTMODE_EN">24</a>
</TD>
<TD class="cellBitfieldCol2">VTOI_TESTMODE_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG2_RESERVED0">23:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DEBUG3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:DEBUG3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0E28</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0E28</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0E28</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG3_RESERVED6">31:6</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED6</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG3_DEC1_DIS">5</a>
</TD>
<TD class="cellBitfieldCol2">DEC1_DIS</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG3_DEC0_DIS">4</a>
</TD>
<TD class="cellBitfieldCol2">DEC0_DIS</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG3_RESERVED1">3:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG3_BOOST_ENZ">0</a>
</TD>
<TD class="cellBitfieldCol2">BOOST_ENZ</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DEBUG4"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">ADC</A>:DEBUG4</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0E2C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4005 0E2C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4005 0E2C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG4_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEBUG4_ADC_CTRL0">15:0</a>
</TD>
<TD class="cellBitfieldCol2">ADC_CTRL0</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015 - 2016. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
