{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 17:31:12 2018 " "Info: Processing started: Fri Nov 23 17:31:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJECT -c PROJECT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PROJECT -c PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_multiplier.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file matrix_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 MATRIX_MULTIPLIER " "Info: Found entity 1: MATRIX_MULTIPLIER" {  } { { "MATRIX_MULTIPLIER.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/MATRIX_MULTIPLIER.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 FS " "Info: Found entity 1: FS" {  } { { "FS.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/FS.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file milestone_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Milestone_2 " "Info: Found entity 1: Milestone_2" {  } { { "Milestone_2.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/Milestone_2.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dual_port_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Info: Found entity 1: dual_port_RAM2" {  } { { "dual_port_RAM2.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/dual_port_RAM2.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Info: Found entity 1: dual_port_RAM1" {  } { { "dual_port_RAM1.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/dual_port_RAM1.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dual_port_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Info: Found entity 1: dual_port_RAM0" {  } { { "dual_port_RAM0.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/dual_port_RAM0.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sram_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Info: Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sram_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Info: Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/UART_SRAM_interface.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_receive_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Info: Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/UART_Receive_Controller.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram_emulator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb_sram_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM_Emulator " "Info: Found entity 1: tb_SRAM_Emulator" {  } { { "tb_SRAM_Emulator.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/tb_SRAM_Emulator.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_project_v2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb_project_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project_v2 " "Info: Found entity 1: tb_project_v2" {  } { { "tb_project_v2.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/tb_project_v2.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Info: Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file milestone_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Milestone_1 " "Info: Found entity 1: Milestone_1" {  } { { "Milestone_1.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/Milestone_1.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_converter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Converter " "Info: Found entity 1: RGB_Converter" {  } { { "RGB_Converter.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/RGB_Converter.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/VGA_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Info: Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/SRAM_Controller.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROJECT " "Info: Found entity 1: PROJECT" {  } { { "PROJECT.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/PROJECT.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Info: Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/PB_Controller.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Info: Found entity 1: FIR" {  } { { "FIR.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/FIR.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Info: Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/Clock_100_PLL.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROJECT " "Info: Elaborating entity \"PROJECT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start PROJECT.v(112) " "Warning (10036): Verilog HDL or VHDL warning at PROJECT.v(112): object \"start\" assigned a value but never read" {  } { { "PROJECT.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/PROJECT.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PROJECT.v(244) " "Info (10264): Verilog HDL Case Statement information at PROJECT.v(244): all case item expressions in this case statement are onehot" {  } { { "PROJECT.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/PROJECT.v" 244 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_GREEN_O PROJECT.v(30) " "Warning (10034): Output port \"LED_GREEN_O\" at PROJECT.v(30) has no driver" {  } { { "PROJECT.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/PROJECT.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Milestone_2 Milestone_2:M2_unit " "Info: Elaborating entity \"Milestone_2\" for hierarchy \"Milestone_2:M2_unit\"" {  } { { "PROJECT.v" "M2_unit" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/PROJECT.v" 295 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 Milestone_2.v(82) " "Warning (10230): Verilog HDL assignment warning at Milestone_2.v(82): truncated value with size 18 to match size of target (16)" {  } { { "Milestone_2.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/Milestone_2.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M2_done Milestone_2.v(26) " "Warning (10034): Output port \"M2_done\" at Milestone_2.v(26) has no driver" {  } { { "Milestone_2.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/Milestone_2.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS Milestone_2:M2_unit\|FS:FS_unit " "Info: Elaborating entity \"FS\" for hierarchy \"Milestone_2:M2_unit\|FS:FS_unit\"" {  } { { "Milestone_2.v" "FS_unit" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/Milestone_2.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FS.v(62) " "Info (10264): Verilog HDL Case Statement information at FS.v(62): all case item expressions in this case statement are onehot" {  } { { "FS.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/FS.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ws.v(91) " "Warning (10268): Verilog HDL information at ws.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "ws.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ws.v 1 1 " "Warning: Using design file ws.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 WS " "Info: Found entity 1: WS" {  } { { "ws.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_WS_LO_1 ws.v(70) " "Error (10161): Verilog HDL error at ws.v(70): object \"S_WS_LO_1\" is not declared" {  } { { "ws.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_WS_LO_2 ws.v(74) " "Error (10161): Verilog HDL error at ws.v(74): object \"S_WS_LO_2\" is not declared" {  } { { "ws.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_WS_LO_1 ws.v(188) " "Error (10161): Verilog HDL error at ws.v(188): object \"S_WS_LO_1\" is not declared" {  } { { "ws.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v" 188 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_WS_LO_1 ws.v(196) " "Error (10161): Verilog HDL error at ws.v(196): object \"S_WS_LO_1\" is not declared" {  } { { "ws.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v" 196 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_WS_LO_2 ws.v(198) " "Error (10161): Verilog HDL error at ws.v(198): object \"S_WS_LO_2\" is not declared" {  } { { "ws.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v" 198 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_WS_LO_2 ws.v(201) " "Error (10161): Verilog HDL error at ws.v(201): object \"S_WS_LO_2\" is not declared" {  } { { "ws.v" "" { Text "C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v" 201 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Andrew/Documents/GitHub/PROJECT/output_files/PROJECT.map.smsg " "Info: Generated suppressed messages file C:/Users/Andrew/Documents/GitHub/PROJECT/output_files/PROJECT.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 5 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 6 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Error: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 23 17:31:14 2018 " "Error: Processing ended: Fri Nov 23 17:31:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 5 s " "Error: Quartus II Full Compilation was unsuccessful. 8 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
