<stg><name>forward</name>


<trans_list>

<trans id="393" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="9" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="12" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="14" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="23" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="24" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="34" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="35" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="36" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="44" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="45" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="67" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="108" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="109" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  call fastcc void @Conv2d.4([900 x float]* @mnist_data, [9 x float]* @conv_kernel_1, [784 x float]* @conv_out_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln132"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="110" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  call fastcc void @Conv2d.4([900 x float]* @mnist_data, [9 x float]* @conv_kernel_1, [784 x float]* @conv_out_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln132"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:2  call fastcc void @MaxPool2d.1([196 x float]* @max_poo_out_1, [196 x float]* @max_poo_locate_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:2  call fastcc void @MaxPool2d.1([196 x float]* @max_poo_out_1, [196 x float]* @max_poo_locate_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="113" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:3  call fastcc void @Conv2d.3([196 x float]* @max_poo_out_1, [9 x float]* @conv_kernel_2, [144 x float]* @conv_out_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln134"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:3  call fastcc void @Conv2d.3([196 x float]* @max_poo_out_1, [9 x float]* @conv_kernel_2, [144 x float]* @conv_out_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln134"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="115" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:4  call fastcc void @MaxPool2d([36 x float]* @max_poo_out_2, [36 x float]* @max_poo_locate_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln132"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:4  call fastcc void @MaxPool2d([36 x float]* @max_poo_out_2, [36 x float]* @max_poo_locate_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln52"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i3 [ 0, %0 ], [ %i_1, %MatrixExtensionImproved_label1 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln52 = icmp eq i3 %i_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_1 = add i3 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln52, label %MatrixExtensionImproved.exit, label %MatrixExtensionImproved_label1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
MatrixExtensionImproved_label1:3  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0_i, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:4  %zext_ln54_6 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
MatrixExtensionImproved_label1:5  %shl_ln54_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0_i, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln54_1"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="4">
<![CDATA[
MatrixExtensionImproved_label1:6  %zext_ln54_7 = zext i4 %shl_ln54_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
MatrixExtensionImproved_label1:7  %sub_ln54 = sub i7 %zext_ln54_6, %zext_ln54_7

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7">
<![CDATA[
MatrixExtensionImproved_label1:8  %sext_ln54 = sext i7 %sub_ln54 to i32

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
MatrixExtensionImproved_label1:9  %zext_ln54 = zext i32 %sext_ln54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MatrixExtensionImproved_label1:10  %max_poo_out_2_addr = getelementptr [36 x float]* @max_poo_out_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="max_poo_out_2_addr"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:11  %max_poo_out_2_load = load float* %max_poo_out_2_addr, align 8

]]></Node>
<StgValue><ssdm name="max_poo_out_2_load"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
MatrixExtensionImproved_label1:14  %or_ln54 = or i32 %sext_ln54, 1

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
MatrixExtensionImproved_label1:15  %zext_ln54_1 = zext i32 %or_ln54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MatrixExtensionImproved_label1:16  %max_poo_out_2_addr_1 = getelementptr [36 x float]* @max_poo_out_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="max_poo_out_2_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:17  %max_poo_out_2_load_1 = load float* %max_poo_out_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="max_poo_out_2_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:11  %max_poo_out_2_load = load float* %max_poo_out_2_addr, align 8

]]></Node>
<StgValue><ssdm name="max_poo_out_2_load"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MatrixExtensionImproved_label1:12  %fc_in_1_0_addr = getelementptr [36 x float]* @fc_in_1_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="fc_in_1_0_addr"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:13  store float %max_poo_out_2_load, float* %fc_in_1_0_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:17  %max_poo_out_2_load_1 = load float* %max_poo_out_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="max_poo_out_2_load_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MatrixExtensionImproved_label1:18  %fc_in_1_0_addr_1 = getelementptr [36 x float]* @fc_in_1_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="fc_in_1_0_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:19  store float %max_poo_out_2_load_1, float* %fc_in_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
MatrixExtensionImproved_label1:20  %add_ln54 = add i7 %sub_ln54, 2

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
MatrixExtensionImproved_label1:21  %sext_ln54_1 = sext i7 %add_ln54 to i32

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
MatrixExtensionImproved_label1:22  %zext_ln54_2 = zext i32 %sext_ln54_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MatrixExtensionImproved_label1:23  %max_poo_out_2_addr_2 = getelementptr [36 x float]* @max_poo_out_2, i64 0, i64 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="max_poo_out_2_addr_2"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:24  %max_poo_out_2_load_2 = load float* %max_poo_out_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="max_poo_out_2_load_2"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
MatrixExtensionImproved_label1:27  %add_ln54_1 = add i7 %sub_ln54, 3

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
MatrixExtensionImproved_label1:28  %sext_ln54_2 = sext i7 %add_ln54_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln54_2"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
MatrixExtensionImproved_label1:29  %zext_ln54_3 = zext i32 %sext_ln54_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MatrixExtensionImproved_label1:30  %max_poo_out_2_addr_3 = getelementptr [36 x float]* @max_poo_out_2, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="max_poo_out_2_addr_3"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:31  %max_poo_out_2_load_3 = load float* %max_poo_out_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="max_poo_out_2_load_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:24  %max_poo_out_2_load_2 = load float* %max_poo_out_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="max_poo_out_2_load_2"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MatrixExtensionImproved_label1:25  %fc_in_1_0_addr_2 = getelementptr [36 x float]* @fc_in_1_0, i64 0, i64 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="fc_in_1_0_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:26  store float %max_poo_out_2_load_2, float* %fc_in_1_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:31  %max_poo_out_2_load_3 = load float* %max_poo_out_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="max_poo_out_2_load_3"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MatrixExtensionImproved_label1:32  %fc_in_1_0_addr_3 = getelementptr [36 x float]* @fc_in_1_0, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="fc_in_1_0_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:33  store float %max_poo_out_2_load_3, float* %fc_in_1_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
MatrixExtensionImproved_label1:34  %add_ln54_2 = add i7 %sub_ln54, 4

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="7">
<![CDATA[
MatrixExtensionImproved_label1:35  %sext_ln54_3 = sext i7 %add_ln54_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln54_3"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
MatrixExtensionImproved_label1:36  %zext_ln54_4 = zext i32 %sext_ln54_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MatrixExtensionImproved_label1:37  %max_poo_out_2_addr_4 = getelementptr [36 x float]* @max_poo_out_2, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="max_poo_out_2_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:38  %max_poo_out_2_load_4 = load float* %max_poo_out_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="max_poo_out_2_load_4"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
MatrixExtensionImproved_label1:41  %add_ln54_3 = add i7 %sub_ln54, 5

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
MatrixExtensionImproved_label1:42  %sext_ln54_4 = sext i7 %add_ln54_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln54_4"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
MatrixExtensionImproved_label1:43  %zext_ln54_5 = zext i32 %sext_ln54_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MatrixExtensionImproved_label1:44  %max_poo_out_2_addr_5 = getelementptr [36 x float]* @max_poo_out_2, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="max_poo_out_2_addr_5"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:45  %max_poo_out_2_load_5 = load float* %max_poo_out_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="max_poo_out_2_load_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
MatrixExtensionImproved_label1:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
MatrixExtensionImproved_label1:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
MatrixExtensionImproved_label1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:38  %max_poo_out_2_load_4 = load float* %max_poo_out_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="max_poo_out_2_load_4"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MatrixExtensionImproved_label1:39  %fc_in_1_0_addr_4 = getelementptr [36 x float]* @fc_in_1_0, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="fc_in_1_0_addr_4"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:40  store float %max_poo_out_2_load_4, float* %fc_in_1_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:45  %max_poo_out_2_load_5 = load float* %max_poo_out_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="max_poo_out_2_load_5"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MatrixExtensionImproved_label1:46  %fc_in_1_0_addr_5 = getelementptr [36 x float]* @fc_in_1_0, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="fc_in_1_0_addr_5"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
MatrixExtensionImproved_label1:47  store float %max_poo_out_2_load_5, float* %fc_in_1_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
MatrixExtensionImproved_label1:48  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str3, i32 %tmp_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
MatrixExtensionImproved_label1:49  br label %1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixExtensionImproved.exit:0  call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln58"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
MatrixExtensionImproved.exit:1  br label %.loopexit270

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit270:0  %j_0_i = phi i5 [ 0, %MatrixExtensionImproved.exit ], [ %j_2, %.loopexit270.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="5">
<![CDATA[
.loopexit270:1  %j_0_i_cast8 = zext i5 %j_0_i to i8

]]></Node>
<StgValue><ssdm name="j_0_i_cast8"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit270:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit270:3  %icmp_ln58 = icmp eq i5 %j_0_i, -12

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit270:4  %j_2 = add i5 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit270:5  br i1 %icmp_ln58, label %MatrixMultiply.1.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln59 = zext i5 %j_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc_out_1_0_addr = getelementptr [20 x float]* @fc_out_1_0, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="fc_out_1_0_addr"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixMultiply.1.exit:0  call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln66"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
MatrixMultiply.1.exit:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi float [ 0.000000e+00, %2 ], [ %tmp_i_12, %4 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %i_0_i4 = phi i6 [ 0, %2 ], [ %i_2, %4 ]

]]></Node>
<StgValue><ssdm name="i_0_i4"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:2  store float %storemerge, float* %fc_out_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %icmp_ln60 = icmp eq i6 %i_0_i4, -28

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %i_2 = add i6 %i_0_i4, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln60, label %.loopexit270.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln61 = zext i6 %i_0_i4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc_in_1_0_addr_6 = getelementptr [36 x float]* @fc_in_1_0, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="fc_in_1_0_addr_6"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
:2  %fc_in_1_0_load = load float* %fc_in_1_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="fc_in_1_0_load"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:3  %shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i_0_i4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:4  %shl_ln61_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %i_0_i4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln61_1"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %add_ln61 = add i8 %j_0_i_cast8, %shl_ln61_1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="8">
<![CDATA[
:6  %zext_ln61_4 = zext i8 %add_ln61 to i10

]]></Node>
<StgValue><ssdm name="zext_ln61_4"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %add_ln61_1 = add i10 %shl_ln1, %zext_ln61_4

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
:8  %zext_ln61_1 = zext i10 %add_ln61_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %fc_hidden_layer1_add = getelementptr [720 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_add"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="10">
<![CDATA[
:10  %fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.loopexit270.loopexit:0  br label %.loopexit270

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="213" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
:2  %fc_in_1_0_load = load float* %fc_in_1_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="fc_in_1_0_load"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="10">
<![CDATA[
:10  %fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="215" st_id="17" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i5 = fmul float %fc_in_1_0_load, %fc_hidden_layer1_loa

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="216" st_id="18" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i5 = fmul float %fc_in_1_0_load, %fc_hidden_layer1_loa

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="217" st_id="19" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i5 = fmul float %fc_in_1_0_load, %fc_hidden_layer1_loa

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="218" st_id="20" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_12 = fadd float %storemerge, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_12"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="219" st_id="21" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_12 = fadd float %storemerge, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_12"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="220" st_id="22" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_12 = fadd float %storemerge, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_12"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="221" st_id="23" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_12 = fadd float %storemerge, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_12"/></StgValue>
</operation>

<operation id="222" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %3

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="223" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %j_0_i7 = phi i5 [ 0, %MatrixMultiply.1.exit ], [ %j_4, %6 ]

]]></Node>
<StgValue><ssdm name="j_0_i7"/></StgValue>
</operation>

<operation id="224" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln66 = icmp eq i5 %j_0_i7, -12

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="225" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="226" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %j_4 = add i5 %j_0_i7, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln66, label %Relu.exit, label %6

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="228" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln67 = zext i5 %j_0_i7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="229" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc_out_1_0_addr_1 = getelementptr [20 x float]* @fc_out_1_0, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="fc_out_1_0_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5">
<![CDATA[
:2  %fc_out_1_0_load = load float* %fc_out_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_out_1_0_load"/></StgValue>
</operation>

<operation id="231" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
Relu.exit:0  call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln58"/></StgValue>
</operation>

<operation id="232" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
Relu.exit:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="233" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5">
<![CDATA[
:2  %fc_out_1_0_load = load float* %fc_out_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_out_1_0_load"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_i1 = fpext float %fc_out_1_0_load to double

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="235" st_id="26" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_i1 = fpext float %fc_out_1_0_load to double

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="236" st_id="27" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i1_14 = fmul double %tmp_i1, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i1_14"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="237" st_id="28" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i1_14 = fmul double %tmp_i1, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i1_14"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="238" st_id="29" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i1_14 = fmul double %tmp_i1, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i1_14"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="239" st_id="30" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i1_14 = fmul double %tmp_i1, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i1_14"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="240" st_id="31" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i1_14 = fmul double %tmp_i1, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i1_14"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="241" st_id="32" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
:5  %b_assign = fptrunc double %tmp_i1_14 to float

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="242" st_id="33" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
:5  %b_assign = fptrunc double %tmp_i1_14 to float

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="243" st_id="33" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_10 = fcmp ogt float %fc_out_1_0_load, %b_assign

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="244" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln23"/></StgValue>
</operation>

<operation id="245" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
:7  %bitcast_ln23 = bitcast float %fc_out_1_0_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</operation>

<operation id="246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln23, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="23" op_0_bw="32">
<![CDATA[
:9  %trunc_ln23 = trunc i32 %bitcast_ln23 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
:10  %bitcast_ln23_1 = bitcast float %b_assign to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln23_1"/></StgValue>
</operation>

<operation id="249" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln23_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="250" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="23" op_0_bw="32">
<![CDATA[
:12  %trunc_ln23_1 = trunc i32 %bitcast_ln23_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="251" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %icmp_ln23 = icmp ne i8 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="252" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14  %icmp_ln23_1 = icmp eq i23 %trunc_ln23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="253" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %or_ln23 = or i1 %icmp_ln23_1, %icmp_ln23

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="254" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %icmp_ln23_2 = icmp ne i8 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln23_2"/></StgValue>
</operation>

<operation id="255" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:17  %icmp_ln23_3 = icmp eq i23 %trunc_ln23_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln23_3"/></StgValue>
</operation>

<operation id="256" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %or_ln23_1 = or i1 %icmp_ln23_3, %icmp_ln23_2

]]></Node>
<StgValue><ssdm name="or_ln23_1"/></StgValue>
</operation>

<operation id="257" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %and_ln23 = and i1 %or_ln23, %or_ln23_1

]]></Node>
<StgValue><ssdm name="and_ln23"/></StgValue>
</operation>

<operation id="258" st_id="34" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_10 = fcmp ogt float %fc_out_1_0_load, %b_assign

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="259" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %and_ln23_1 = and i1 %and_ln23, %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln23_1"/></StgValue>
</operation>

<operation id="260" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %select_ln23 = select i1 %and_ln23_1, float %fc_out_1_0_load, float %b_assign

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="261" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %fc_in_2_relu1_0_addr = getelementptr [20 x float]* @fc_in_2_relu1_0, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="fc_in_2_relu1_0_addr"/></StgValue>
</operation>

<operation id="262" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:24  store float %select_ln23, float* %fc_in_2_relu1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="263" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %5

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="264" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %j_0_i14 = phi i4 [ 0, %Relu.exit ], [ %j_5, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0_i14"/></StgValue>
</operation>

<operation id="265" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="4">
<![CDATA[
.loopexit:1  %j_0_i14_cast5 = zext i4 %j_0_i14 to i6

]]></Node>
<StgValue><ssdm name="j_0_i14_cast5"/></StgValue>
</operation>

<operation id="266" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="267" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %icmp_ln58_1 = icmp eq i4 %j_0_i14, -6

]]></Node>
<StgValue><ssdm name="icmp_ln58_1"/></StgValue>
</operation>

<operation id="268" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %j_5 = add i4 %j_0_i14, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="269" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln58_1, label %MatrixMultiply.exit.preheader, label %7

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="270" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln59_1 = zext i4 %j_0_i14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="271" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc_out_2_0_addr_2 = getelementptr [10 x float]* @fc_out_2_0, i64 0, i64 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="fc_out_2_0_addr_2"/></StgValue>
</operation>

<operation id="272" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="273" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
MatrixMultiply.exit.preheader:0  br label %MatrixMultiply.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="274" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge269 = phi float [ 0.000000e+00, %7 ], [ %tmp_i2_17, %9 ]

]]></Node>
<StgValue><ssdm name="storemerge269"/></StgValue>
</operation>

<operation id="275" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_0_i18 = phi i5 [ 0, %7 ], [ %i_3, %9 ]

]]></Node>
<StgValue><ssdm name="i_0_i18"/></StgValue>
</operation>

<operation id="276" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store float %storemerge269, float* %fc_out_2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="277" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="278" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %icmp_ln60_1 = icmp eq i5 %i_0_i18, -12

]]></Node>
<StgValue><ssdm name="icmp_ln60_1"/></StgValue>
</operation>

<operation id="279" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %i_3 = add i5 %i_0_i18, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="280" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln60_1, label %.loopexit.loopexit, label %9

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="281" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln61_2 = zext i5 %i_0_i18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln61_2"/></StgValue>
</operation>

<operation id="282" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc_in_2_relu1_0_addr_1 = getelementptr [20 x float]* @fc_in_2_relu1_0, i64 0, i64 %zext_ln61_2

]]></Node>
<StgValue><ssdm name="fc_in_2_relu1_0_addr_1"/></StgValue>
</operation>

<operation id="283" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
:2  %fc_in_2_relu1_0_load = load float* %fc_in_2_relu1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_in_2_relu1_0_load"/></StgValue>
</operation>

<operation id="284" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:3  %shl_ln61_2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i18, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln61_2"/></StgValue>
</operation>

<operation id="285" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:4  %shl_ln61_3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0_i18, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln61_3"/></StgValue>
</operation>

<operation id="286" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %add_ln61_2 = add i6 %j_0_i14_cast5, %shl_ln61_3

]]></Node>
<StgValue><ssdm name="add_ln61_2"/></StgValue>
</operation>

<operation id="287" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="6">
<![CDATA[
:6  %zext_ln61_5 = zext i6 %add_ln61_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln61_5"/></StgValue>
</operation>

<operation id="288" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %add_ln61_3 = add i8 %shl_ln61_2, %zext_ln61_5

]]></Node>
<StgValue><ssdm name="add_ln61_3"/></StgValue>
</operation>

<operation id="289" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="8">
<![CDATA[
:8  %zext_ln61_3 = zext i8 %add_ln61_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln61_3"/></StgValue>
</operation>

<operation id="290" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %fc_hidden_layer2_add = getelementptr [200 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln61_3

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_add"/></StgValue>
</operation>

<operation id="291" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="8">
<![CDATA[
:10  %fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa"/></StgValue>
</operation>

<operation id="292" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="293" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
:2  %fc_in_2_relu1_0_load = load float* %fc_in_2_relu1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_in_2_relu1_0_load"/></StgValue>
</operation>

<operation id="294" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="8">
<![CDATA[
:10  %fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="295" st_id="38" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i2 = fmul float %fc_in_2_relu1_0_load, %fc_hidden_layer2_loa

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="296" st_id="39" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i2 = fmul float %fc_in_2_relu1_0_load, %fc_hidden_layer2_loa

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="297" st_id="40" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i2 = fmul float %fc_in_2_relu1_0_load, %fc_hidden_layer2_loa

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="298" st_id="41" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i2_17 = fadd float %storemerge269, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_i2_17"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="299" st_id="42" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i2_17 = fadd float %storemerge269, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_i2_17"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="300" st_id="43" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i2_17 = fadd float %storemerge269, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_i2_17"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="301" st_id="44" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i2_17 = fadd float %storemerge269, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_i2_17"/></StgValue>
</operation>

<operation id="302" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %8

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="303" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
MatrixMultiply.exit:0  %i_0 = phi i4 [ %i, %10 ], [ 0, %MatrixMultiply.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="304" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
MatrixMultiply.exit:1  %probability_sum_0 = phi float [ %probability_sum, %10 ], [ 0.000000e+00, %MatrixMultiply.exit.preheader ]

]]></Node>
<StgValue><ssdm name="probability_sum_0"/></StgValue>
</operation>

<operation id="305" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
MatrixMultiply.exit:2  %icmp_ln143 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="306" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MatrixMultiply.exit:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="307" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
MatrixMultiply.exit:4  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="308" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MatrixMultiply.exit:5  br i1 %icmp_ln143, label %.preheader.preheader, label %10

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="309" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln144 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="310" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc_out_2_0_addr = getelementptr [10 x float]* @fc_out_2_0, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="fc_out_2_0_addr"/></StgValue>
</operation>

<operation id="311" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="4">
<![CDATA[
:2  %fc_out_2_0_load = load float* %fc_out_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_out_2_0_load"/></StgValue>
</operation>

<operation id="312" st_id="45" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp = fpext float %probability_sum_0 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="313" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="4">
<![CDATA[
:2  %fc_out_2_0_load = load float* %fc_out_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_out_2_0_load"/></StgValue>
</operation>

<operation id="314" st_id="46" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_3 = fpext float %fc_out_2_0_load to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="315" st_id="47" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_3 = fpext float %fc_out_2_0_load to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="316" st_id="48" stage="13" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="317" st_id="49" stage="12" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="318" st_id="50" stage="11" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="319" st_id="51" stage="10" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="320" st_id="52" stage="9" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="321" st_id="53" stage="8" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="322" st_id="54" stage="7" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="323" st_id="55" stage="6" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="324" st_id="56" stage="5" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="325" st_id="57" stage="4" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="326" st_id="58" stage="3" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="327" st_id="59" stage="2" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="328" st_id="59" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_5 = fpext float %probability_sum_0 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="329" st_id="60" stage="1" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_4 = call double @llvm.exp.f64(double %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="330" st_id="60" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_5 = fpext float %probability_sum_0 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="331" st_id="61" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_6 = fadd double %tmp_5, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="332" st_id="62" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_6 = fadd double %tmp_5, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="333" st_id="63" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_6 = fadd double %tmp_5, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="334" st_id="64" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_6 = fadd double %tmp_5, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="335" st_id="65" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_6 = fadd double %tmp_5, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="336" st_id="66" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="64">
<![CDATA[
:7  %probability_sum = fptrunc double %tmp_6 to float

]]></Node>
<StgValue><ssdm name="probability_sum"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="337" st_id="67" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="64">
<![CDATA[
:7  %probability_sum = fptrunc double %tmp_6 to float

]]></Node>
<StgValue><ssdm name="probability_sum"/></StgValue>
</operation>

<operation id="338" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %MatrixMultiply.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="339" st_id="68" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp = fpext float %probability_sum_0 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="340" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="341" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %j_0 = phi i4 [ %j, %11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="342" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln145 = icmp eq i4 %j_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="343" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="344" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="345" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln145, label %12, label %11

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="346" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln146 = zext i4 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="347" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc_out_2_0_addr_1 = getelementptr [10 x float]* @fc_out_2_0, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="fc_out_2_0_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="4">
<![CDATA[
:2  %fc_out_2_0_load_1 = load float* %fc_out_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_out_2_0_load_1"/></StgValue>
</operation>

<operation id="349" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="350" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="4">
<![CDATA[
:2  %fc_out_2_0_load_1 = load float* %fc_out_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_out_2_0_load_1"/></StgValue>
</operation>

<operation id="351" st_id="70" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_8 = fpext float %fc_out_2_0_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="352" st_id="71" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_8 = fpext float %fc_out_2_0_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="353" st_id="72" stage="13" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="354" st_id="73" stage="12" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="355" st_id="74" stage="11" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="356" st_id="75" stage="10" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="357" st_id="76" stage="9" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="358" st_id="77" stage="8" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="359" st_id="78" stage="7" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="360" st_id="79" stage="6" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="361" st_id="80" stage="5" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="362" st_id="81" stage="4" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="363" st_id="82" stage="3" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="364" st_id="83" stage="2" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="365" st_id="84" stage="1" lat="13">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="366" st_id="85" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="367" st_id="86" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="368" st_id="87" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="369" st_id="88" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="370" st_id="89" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="371" st_id="90" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="372" st_id="91" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="373" st_id="92" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="374" st_id="93" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="375" st_id="94" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="376" st_id="95" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="377" st_id="96" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="378" st_id="97" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="379" st_id="98" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="380" st_id="99" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="381" st_id="100" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="382" st_id="101" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="383" st_id="102" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="384" st_id="103" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="385" st_id="104" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="386" st_id="105" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="387" st_id="106" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fdiv double %tmp_9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="388" st_id="107" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="64">
<![CDATA[
:6  %tmp_1 = fptrunc double %tmp_s to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="389" st_id="108" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="64">
<![CDATA[
:6  %tmp_1 = fptrunc double %tmp_s to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="390" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %probability_result_a = getelementptr inbounds [10 x float]* @probability_result, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="probability_result_a"/></StgValue>
</operation>

<operation id="391" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store float %tmp_1, float* %probability_result_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="392" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
