

================================================================
== Vitis HLS Report for 'load_input_S0'
================================================================
* Date:           Tue Sep 17 03:53:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.096 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13083|    13083|  52.332 us|  52.332 us|  13083|  13083|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_fu_225  |load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3  |    13009|    13009|  52.036 us|  52.036 us|  13009|  13009|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|      524|     2566|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      492|    -|
|Register             |        -|     -|      158|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      682|     3129|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |grp_load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_fu_225  |load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3  |        0|   0|  524|  2564|    0|
    |mul_8ns_15ns_22_1_1_U773                                           |mul_8ns_15ns_22_1_1                                     |        0|   1|    0|     2|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                              |                                                        |        0|   1|  524|  2566|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_413_p2  |         +|   0|  0|  71|          64|          64|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  71|          64|          64|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  351|         76|    1|         76|
    |kernel_input_blk_n_AR        |    9|          2|    1|          2|
    |m_axi_kernel_input_ARADDR    |   14|          3|   64|        192|
    |m_axi_kernel_input_ARBURST   |    9|          2|    2|          4|
    |m_axi_kernel_input_ARCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_input_ARID      |    9|          2|    1|          2|
    |m_axi_kernel_input_ARLEN     |   14|          3|   32|         96|
    |m_axi_kernel_input_ARLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_input_ARPROT    |    9|          2|    3|          6|
    |m_axi_kernel_input_ARQOS     |    9|          2|    4|          8|
    |m_axi_kernel_input_ARREGION  |    9|          2|    4|          8|
    |m_axi_kernel_input_ARSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_input_ARUSER    |    9|          2|    1|          2|
    |m_axi_kernel_input_ARVALID   |   14|          3|    1|          3|
    |m_axi_kernel_input_RREADY    |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  492|        107|  124|        419|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  75|   0|   75|          0|
    |grp_load_input_S0_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_fu_225_ap_start_reg  |   1|   0|    1|          0|
    |mul9_reg_439                                                                    |  22|   0|   22|          0|
    |trunc_ln_reg_444                                                                |  60|   0|   60|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 158|   0|  158|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|input_0_address0             |  out|   10|   ap_memory|        input_0|         array|
|input_0_ce0                  |  out|    1|   ap_memory|        input_0|         array|
|input_0_we0                  |  out|    1|   ap_memory|        input_0|         array|
|input_0_d0                   |  out|   32|   ap_memory|        input_0|         array|
|input_1_address0             |  out|   10|   ap_memory|        input_1|         array|
|input_1_ce0                  |  out|    1|   ap_memory|        input_1|         array|
|input_1_we0                  |  out|    1|   ap_memory|        input_1|         array|
|input_1_d0                   |  out|   32|   ap_memory|        input_1|         array|
|input_2_address0             |  out|   10|   ap_memory|        input_2|         array|
|input_2_ce0                  |  out|    1|   ap_memory|        input_2|         array|
|input_2_we0                  |  out|    1|   ap_memory|        input_2|         array|
|input_2_d0                   |  out|   32|   ap_memory|        input_2|         array|
|input_3_address0             |  out|   10|   ap_memory|        input_3|         array|
|input_3_ce0                  |  out|    1|   ap_memory|        input_3|         array|
|input_3_we0                  |  out|    1|   ap_memory|        input_3|         array|
|input_3_d0                   |  out|   32|   ap_memory|        input_3|         array|
|input_4_address0             |  out|   10|   ap_memory|        input_4|         array|
|input_4_ce0                  |  out|    1|   ap_memory|        input_4|         array|
|input_4_we0                  |  out|    1|   ap_memory|        input_4|         array|
|input_4_d0                   |  out|   32|   ap_memory|        input_4|         array|
|input_5_address0             |  out|   10|   ap_memory|        input_5|         array|
|input_5_ce0                  |  out|    1|   ap_memory|        input_5|         array|
|input_5_we0                  |  out|    1|   ap_memory|        input_5|         array|
|input_5_d0                   |  out|   32|   ap_memory|        input_5|         array|
|input_6_address0             |  out|   10|   ap_memory|        input_6|         array|
|input_6_ce0                  |  out|    1|   ap_memory|        input_6|         array|
|input_6_we0                  |  out|    1|   ap_memory|        input_6|         array|
|input_6_d0                   |  out|   32|   ap_memory|        input_6|         array|
|input_7_address0             |  out|   10|   ap_memory|        input_7|         array|
|input_7_ce0                  |  out|    1|   ap_memory|        input_7|         array|
|input_7_we0                  |  out|    1|   ap_memory|        input_7|         array|
|input_7_d0                   |  out|   32|   ap_memory|        input_7|         array|
|input_8_address0             |  out|   10|   ap_memory|        input_8|         array|
|input_8_ce0                  |  out|    1|   ap_memory|        input_8|         array|
|input_8_we0                  |  out|    1|   ap_memory|        input_8|         array|
|input_8_d0                   |  out|   32|   ap_memory|        input_8|         array|
|input_9_address0             |  out|   10|   ap_memory|        input_9|         array|
|input_9_ce0                  |  out|    1|   ap_memory|        input_9|         array|
|input_9_we0                  |  out|    1|   ap_memory|        input_9|         array|
|input_9_d0                   |  out|   32|   ap_memory|        input_9|         array|
|input_10_address0            |  out|   10|   ap_memory|       input_10|         array|
|input_10_ce0                 |  out|    1|   ap_memory|       input_10|         array|
|input_10_we0                 |  out|    1|   ap_memory|       input_10|         array|
|input_10_d0                  |  out|   32|   ap_memory|       input_10|         array|
|input_11_address0            |  out|   10|   ap_memory|       input_11|         array|
|input_11_ce0                 |  out|    1|   ap_memory|       input_11|         array|
|input_11_we0                 |  out|    1|   ap_memory|       input_11|         array|
|input_11_d0                  |  out|   32|   ap_memory|       input_11|         array|
|input_12_address0            |  out|   10|   ap_memory|       input_12|         array|
|input_12_ce0                 |  out|    1|   ap_memory|       input_12|         array|
|input_12_we0                 |  out|    1|   ap_memory|       input_12|         array|
|input_12_d0                  |  out|   32|   ap_memory|       input_12|         array|
|input_13_address0            |  out|   10|   ap_memory|       input_13|         array|
|input_13_ce0                 |  out|    1|   ap_memory|       input_13|         array|
|input_13_we0                 |  out|    1|   ap_memory|       input_13|         array|
|input_13_d0                  |  out|   32|   ap_memory|       input_13|         array|
|input_14_address0            |  out|   10|   ap_memory|       input_14|         array|
|input_14_ce0                 |  out|    1|   ap_memory|       input_14|         array|
|input_14_we0                 |  out|    1|   ap_memory|       input_14|         array|
|input_14_d0                  |  out|   32|   ap_memory|       input_14|         array|
|input_15_address0            |  out|   10|   ap_memory|       input_15|         array|
|input_15_ce0                 |  out|    1|   ap_memory|       input_15|         array|
|input_15_we0                 |  out|    1|   ap_memory|       input_15|         array|
|input_15_d0                  |  out|   32|   ap_memory|       input_15|         array|
|input_16_address0            |  out|   10|   ap_memory|       input_16|         array|
|input_16_ce0                 |  out|    1|   ap_memory|       input_16|         array|
|input_16_we0                 |  out|    1|   ap_memory|       input_16|         array|
|input_16_d0                  |  out|   32|   ap_memory|       input_16|         array|
|input_17_address0            |  out|   10|   ap_memory|       input_17|         array|
|input_17_ce0                 |  out|    1|   ap_memory|       input_17|         array|
|input_17_we0                 |  out|    1|   ap_memory|       input_17|         array|
|input_17_d0                  |  out|   32|   ap_memory|       input_17|         array|
|input_18_address0            |  out|   10|   ap_memory|       input_18|         array|
|input_18_ce0                 |  out|    1|   ap_memory|       input_18|         array|
|input_18_we0                 |  out|    1|   ap_memory|       input_18|         array|
|input_18_d0                  |  out|   32|   ap_memory|       input_18|         array|
|input_19_address0            |  out|   10|   ap_memory|       input_19|         array|
|input_19_ce0                 |  out|    1|   ap_memory|       input_19|         array|
|input_19_we0                 |  out|    1|   ap_memory|       input_19|         array|
|input_19_d0                  |  out|   32|   ap_memory|       input_19|         array|
|input_20_address0            |  out|   10|   ap_memory|       input_20|         array|
|input_20_ce0                 |  out|    1|   ap_memory|       input_20|         array|
|input_20_we0                 |  out|    1|   ap_memory|       input_20|         array|
|input_20_d0                  |  out|   32|   ap_memory|       input_20|         array|
|input_21_address0            |  out|   10|   ap_memory|       input_21|         array|
|input_21_ce0                 |  out|    1|   ap_memory|       input_21|         array|
|input_21_we0                 |  out|    1|   ap_memory|       input_21|         array|
|input_21_d0                  |  out|   32|   ap_memory|       input_21|         array|
|input_22_address0            |  out|   10|   ap_memory|       input_22|         array|
|input_22_ce0                 |  out|    1|   ap_memory|       input_22|         array|
|input_22_we0                 |  out|    1|   ap_memory|       input_22|         array|
|input_22_d0                  |  out|   32|   ap_memory|       input_22|         array|
|input_23_address0            |  out|   10|   ap_memory|       input_23|         array|
|input_23_ce0                 |  out|    1|   ap_memory|       input_23|         array|
|input_23_we0                 |  out|    1|   ap_memory|       input_23|         array|
|input_23_d0                  |  out|   32|   ap_memory|       input_23|         array|
|input_24_address0            |  out|   10|   ap_memory|       input_24|         array|
|input_24_ce0                 |  out|    1|   ap_memory|       input_24|         array|
|input_24_we0                 |  out|    1|   ap_memory|       input_24|         array|
|input_24_d0                  |  out|   32|   ap_memory|       input_24|         array|
|input_25_address0            |  out|   10|   ap_memory|       input_25|         array|
|input_25_ce0                 |  out|    1|   ap_memory|       input_25|         array|
|input_25_we0                 |  out|    1|   ap_memory|       input_25|         array|
|input_25_d0                  |  out|   32|   ap_memory|       input_25|         array|
|input_26_address0            |  out|   10|   ap_memory|       input_26|         array|
|input_26_ce0                 |  out|    1|   ap_memory|       input_26|         array|
|input_26_we0                 |  out|    1|   ap_memory|       input_26|         array|
|input_26_d0                  |  out|   32|   ap_memory|       input_26|         array|
|input_27_address0            |  out|   10|   ap_memory|       input_27|         array|
|input_27_ce0                 |  out|    1|   ap_memory|       input_27|         array|
|input_27_we0                 |  out|    1|   ap_memory|       input_27|         array|
|input_27_d0                  |  out|   32|   ap_memory|       input_27|         array|
|input_28_address0            |  out|   10|   ap_memory|       input_28|         array|
|input_28_ce0                 |  out|    1|   ap_memory|       input_28|         array|
|input_28_we0                 |  out|    1|   ap_memory|       input_28|         array|
|input_28_d0                  |  out|   32|   ap_memory|       input_28|         array|
|input_29_address0            |  out|   10|   ap_memory|       input_29|         array|
|input_29_ce0                 |  out|    1|   ap_memory|       input_29|         array|
|input_29_we0                 |  out|    1|   ap_memory|       input_29|         array|
|input_29_d0                  |  out|   32|   ap_memory|       input_29|         array|
|input_30_address0            |  out|   10|   ap_memory|       input_30|         array|
|input_30_ce0                 |  out|    1|   ap_memory|       input_30|         array|
|input_30_we0                 |  out|    1|   ap_memory|       input_30|         array|
|input_30_d0                  |  out|   32|   ap_memory|       input_30|         array|
|input_31_address0            |  out|   10|   ap_memory|       input_31|         array|
|input_31_ce0                 |  out|    1|   ap_memory|       input_31|         array|
|input_31_we0                 |  out|    1|   ap_memory|       input_31|         array|
|input_31_d0                  |  out|   32|   ap_memory|       input_31|         array|
|input_32_address0            |  out|   10|   ap_memory|       input_32|         array|
|input_32_ce0                 |  out|    1|   ap_memory|       input_32|         array|
|input_32_we0                 |  out|    1|   ap_memory|       input_32|         array|
|input_32_d0                  |  out|   32|   ap_memory|       input_32|         array|
|input_33_address0            |  out|   10|   ap_memory|       input_33|         array|
|input_33_ce0                 |  out|    1|   ap_memory|       input_33|         array|
|input_33_we0                 |  out|    1|   ap_memory|       input_33|         array|
|input_33_d0                  |  out|   32|   ap_memory|       input_33|         array|
|input_34_address0            |  out|   10|   ap_memory|       input_34|         array|
|input_34_ce0                 |  out|    1|   ap_memory|       input_34|         array|
|input_34_we0                 |  out|    1|   ap_memory|       input_34|         array|
|input_34_d0                  |  out|   32|   ap_memory|       input_34|         array|
|input_35_address0            |  out|   10|   ap_memory|       input_35|         array|
|input_35_ce0                 |  out|    1|   ap_memory|       input_35|         array|
|input_35_we0                 |  out|    1|   ap_memory|       input_35|         array|
|input_35_d0                  |  out|   32|   ap_memory|       input_35|         array|
|input_36_address0            |  out|   10|   ap_memory|       input_36|         array|
|input_36_ce0                 |  out|    1|   ap_memory|       input_36|         array|
|input_36_we0                 |  out|    1|   ap_memory|       input_36|         array|
|input_36_d0                  |  out|   32|   ap_memory|       input_36|         array|
|input_37_address0            |  out|   10|   ap_memory|       input_37|         array|
|input_37_ce0                 |  out|    1|   ap_memory|       input_37|         array|
|input_37_we0                 |  out|    1|   ap_memory|       input_37|         array|
|input_37_d0                  |  out|   32|   ap_memory|       input_37|         array|
|input_38_address0            |  out|   10|   ap_memory|       input_38|         array|
|input_38_ce0                 |  out|    1|   ap_memory|       input_38|         array|
|input_38_we0                 |  out|    1|   ap_memory|       input_38|         array|
|input_38_d0                  |  out|   32|   ap_memory|       input_38|         array|
|input_39_address0            |  out|   10|   ap_memory|       input_39|         array|
|input_39_ce0                 |  out|    1|   ap_memory|       input_39|         array|
|input_39_we0                 |  out|    1|   ap_memory|       input_39|         array|
|input_39_d0                  |  out|   32|   ap_memory|       input_39|         array|
|input_40_address0            |  out|   10|   ap_memory|       input_40|         array|
|input_40_ce0                 |  out|    1|   ap_memory|       input_40|         array|
|input_40_we0                 |  out|    1|   ap_memory|       input_40|         array|
|input_40_d0                  |  out|   32|   ap_memory|       input_40|         array|
|input_41_address0            |  out|   10|   ap_memory|       input_41|         array|
|input_41_ce0                 |  out|    1|   ap_memory|       input_41|         array|
|input_41_we0                 |  out|    1|   ap_memory|       input_41|         array|
|input_41_d0                  |  out|   32|   ap_memory|       input_41|         array|
|input_42_address0            |  out|   10|   ap_memory|       input_42|         array|
|input_42_ce0                 |  out|    1|   ap_memory|       input_42|         array|
|input_42_we0                 |  out|    1|   ap_memory|       input_42|         array|
|input_42_d0                  |  out|   32|   ap_memory|       input_42|         array|
|input_43_address0            |  out|   10|   ap_memory|       input_43|         array|
|input_43_ce0                 |  out|    1|   ap_memory|       input_43|         array|
|input_43_we0                 |  out|    1|   ap_memory|       input_43|         array|
|input_43_d0                  |  out|   32|   ap_memory|       input_43|         array|
|input_44_address0            |  out|   10|   ap_memory|       input_44|         array|
|input_44_ce0                 |  out|    1|   ap_memory|       input_44|         array|
|input_44_we0                 |  out|    1|   ap_memory|       input_44|         array|
|input_44_d0                  |  out|   32|   ap_memory|       input_44|         array|
|input_45_address0            |  out|   10|   ap_memory|       input_45|         array|
|input_45_ce0                 |  out|    1|   ap_memory|       input_45|         array|
|input_45_we0                 |  out|    1|   ap_memory|       input_45|         array|
|input_45_d0                  |  out|   32|   ap_memory|       input_45|         array|
|input_46_address0            |  out|   10|   ap_memory|       input_46|         array|
|input_46_ce0                 |  out|    1|   ap_memory|       input_46|         array|
|input_46_we0                 |  out|    1|   ap_memory|       input_46|         array|
|input_46_d0                  |  out|   32|   ap_memory|       input_46|         array|
|input_47_address0            |  out|   10|   ap_memory|       input_47|         array|
|input_47_ce0                 |  out|    1|   ap_memory|       input_47|         array|
|input_47_we0                 |  out|    1|   ap_memory|       input_47|         array|
|input_47_d0                  |  out|   32|   ap_memory|       input_47|         array|
|input_48_address0            |  out|   10|   ap_memory|       input_48|         array|
|input_48_ce0                 |  out|    1|   ap_memory|       input_48|         array|
|input_48_we0                 |  out|    1|   ap_memory|       input_48|         array|
|input_48_d0                  |  out|   32|   ap_memory|       input_48|         array|
|input_49_address0            |  out|   10|   ap_memory|       input_49|         array|
|input_49_ce0                 |  out|    1|   ap_memory|       input_49|         array|
|input_49_we0                 |  out|    1|   ap_memory|       input_49|         array|
|input_49_d0                  |  out|   32|   ap_memory|       input_49|         array|
|input_50_address0            |  out|   10|   ap_memory|       input_50|         array|
|input_50_ce0                 |  out|    1|   ap_memory|       input_50|         array|
|input_50_we0                 |  out|    1|   ap_memory|       input_50|         array|
|input_50_d0                  |  out|   32|   ap_memory|       input_50|         array|
|input_51_address0            |  out|   10|   ap_memory|       input_51|         array|
|input_51_ce0                 |  out|    1|   ap_memory|       input_51|         array|
|input_51_we0                 |  out|    1|   ap_memory|       input_51|         array|
|input_51_d0                  |  out|   32|   ap_memory|       input_51|         array|
|input_52_address0            |  out|   10|   ap_memory|       input_52|         array|
|input_52_ce0                 |  out|    1|   ap_memory|       input_52|         array|
|input_52_we0                 |  out|    1|   ap_memory|       input_52|         array|
|input_52_d0                  |  out|   32|   ap_memory|       input_52|         array|
|input_53_address0            |  out|   10|   ap_memory|       input_53|         array|
|input_53_ce0                 |  out|    1|   ap_memory|       input_53|         array|
|input_53_we0                 |  out|    1|   ap_memory|       input_53|         array|
|input_53_d0                  |  out|   32|   ap_memory|       input_53|         array|
|input_54_address0            |  out|   10|   ap_memory|       input_54|         array|
|input_54_ce0                 |  out|    1|   ap_memory|       input_54|         array|
|input_54_we0                 |  out|    1|   ap_memory|       input_54|         array|
|input_54_d0                  |  out|   32|   ap_memory|       input_54|         array|
|input_55_address0            |  out|   10|   ap_memory|       input_55|         array|
|input_55_ce0                 |  out|    1|   ap_memory|       input_55|         array|
|input_55_we0                 |  out|    1|   ap_memory|       input_55|         array|
|input_55_d0                  |  out|   32|   ap_memory|       input_55|         array|
|input_56_address0            |  out|   10|   ap_memory|       input_56|         array|
|input_56_ce0                 |  out|    1|   ap_memory|       input_56|         array|
|input_56_we0                 |  out|    1|   ap_memory|       input_56|         array|
|input_56_d0                  |  out|   32|   ap_memory|       input_56|         array|
|input_57_address0            |  out|   10|   ap_memory|       input_57|         array|
|input_57_ce0                 |  out|    1|   ap_memory|       input_57|         array|
|input_57_we0                 |  out|    1|   ap_memory|       input_57|         array|
|input_57_d0                  |  out|   32|   ap_memory|       input_57|         array|
|input_58_address0            |  out|   10|   ap_memory|       input_58|         array|
|input_58_ce0                 |  out|    1|   ap_memory|       input_58|         array|
|input_58_we0                 |  out|    1|   ap_memory|       input_58|         array|
|input_58_d0                  |  out|   32|   ap_memory|       input_58|         array|
|input_59_address0            |  out|   10|   ap_memory|       input_59|         array|
|input_59_ce0                 |  out|    1|   ap_memory|       input_59|         array|
|input_59_we0                 |  out|    1|   ap_memory|       input_59|         array|
|input_59_d0                  |  out|   32|   ap_memory|       input_59|         array|
|input_60_address0            |  out|   10|   ap_memory|       input_60|         array|
|input_60_ce0                 |  out|    1|   ap_memory|       input_60|         array|
|input_60_we0                 |  out|    1|   ap_memory|       input_60|         array|
|input_60_d0                  |  out|   32|   ap_memory|       input_60|         array|
|input_61_address0            |  out|   10|   ap_memory|       input_61|         array|
|input_61_ce0                 |  out|    1|   ap_memory|       input_61|         array|
|input_61_we0                 |  out|    1|   ap_memory|       input_61|         array|
|input_61_d0                  |  out|   32|   ap_memory|       input_61|         array|
|input_62_address0            |  out|   10|   ap_memory|       input_62|         array|
|input_62_ce0                 |  out|    1|   ap_memory|       input_62|         array|
|input_62_we0                 |  out|    1|   ap_memory|       input_62|         array|
|input_62_d0                  |  out|   32|   ap_memory|       input_62|         array|
|input_63_address0            |  out|   10|   ap_memory|       input_63|         array|
|input_63_ce0                 |  out|    1|   ap_memory|       input_63|         array|
|input_63_we0                 |  out|    1|   ap_memory|       input_63|         array|
|input_63_d0                  |  out|   32|   ap_memory|       input_63|         array|
|input_64_address0            |  out|   10|   ap_memory|       input_64|         array|
|input_64_ce0                 |  out|    1|   ap_memory|       input_64|         array|
|input_64_we0                 |  out|    1|   ap_memory|       input_64|         array|
|input_64_d0                  |  out|   32|   ap_memory|       input_64|         array|
|input_65_address0            |  out|   10|   ap_memory|       input_65|         array|
|input_65_ce0                 |  out|    1|   ap_memory|       input_65|         array|
|input_65_we0                 |  out|    1|   ap_memory|       input_65|         array|
|input_65_d0                  |  out|   32|   ap_memory|       input_65|         array|
|input_66_address0            |  out|   10|   ap_memory|       input_66|         array|
|input_66_ce0                 |  out|    1|   ap_memory|       input_66|         array|
|input_66_we0                 |  out|    1|   ap_memory|       input_66|         array|
|input_66_d0                  |  out|   32|   ap_memory|       input_66|         array|
|input_67_address0            |  out|   10|   ap_memory|       input_67|         array|
|input_67_ce0                 |  out|    1|   ap_memory|       input_67|         array|
|input_67_we0                 |  out|    1|   ap_memory|       input_67|         array|
|input_67_d0                  |  out|   32|   ap_memory|       input_67|         array|
|input_68_address0            |  out|   10|   ap_memory|       input_68|         array|
|input_68_ce0                 |  out|    1|   ap_memory|       input_68|         array|
|input_68_we0                 |  out|    1|   ap_memory|       input_68|         array|
|input_68_d0                  |  out|   32|   ap_memory|       input_68|         array|
|input_69_address0            |  out|   10|   ap_memory|       input_69|         array|
|input_69_ce0                 |  out|    1|   ap_memory|       input_69|         array|
|input_69_we0                 |  out|    1|   ap_memory|       input_69|         array|
|input_69_d0                  |  out|   32|   ap_memory|       input_69|         array|
|input_70_address0            |  out|   10|   ap_memory|       input_70|         array|
|input_70_ce0                 |  out|    1|   ap_memory|       input_70|         array|
|input_70_we0                 |  out|    1|   ap_memory|       input_70|         array|
|input_70_d0                  |  out|   32|   ap_memory|       input_70|         array|
|input_71_address0            |  out|   10|   ap_memory|       input_71|         array|
|input_71_ce0                 |  out|    1|   ap_memory|       input_71|         array|
|input_71_we0                 |  out|    1|   ap_memory|       input_71|         array|
|input_71_d0                  |  out|   32|   ap_memory|       input_71|         array|
|input_72_address0            |  out|   10|   ap_memory|       input_72|         array|
|input_72_ce0                 |  out|    1|   ap_memory|       input_72|         array|
|input_72_we0                 |  out|    1|   ap_memory|       input_72|         array|
|input_72_d0                  |  out|   32|   ap_memory|       input_72|         array|
|input_73_address0            |  out|   10|   ap_memory|       input_73|         array|
|input_73_ce0                 |  out|    1|   ap_memory|       input_73|         array|
|input_73_we0                 |  out|    1|   ap_memory|       input_73|         array|
|input_73_d0                  |  out|   32|   ap_memory|       input_73|         array|
|input_74_address0            |  out|   10|   ap_memory|       input_74|         array|
|input_74_ce0                 |  out|    1|   ap_memory|       input_74|         array|
|input_74_we0                 |  out|    1|   ap_memory|       input_74|         array|
|input_74_d0                  |  out|   32|   ap_memory|       input_74|         array|
|input_75_address0            |  out|   10|   ap_memory|       input_75|         array|
|input_75_ce0                 |  out|    1|   ap_memory|       input_75|         array|
|input_75_we0                 |  out|    1|   ap_memory|       input_75|         array|
|input_75_d0                  |  out|   32|   ap_memory|       input_75|         array|
|input_76_address0            |  out|   10|   ap_memory|       input_76|         array|
|input_76_ce0                 |  out|    1|   ap_memory|       input_76|         array|
|input_76_we0                 |  out|    1|   ap_memory|       input_76|         array|
|input_76_d0                  |  out|   32|   ap_memory|       input_76|         array|
|input_77_address0            |  out|   10|   ap_memory|       input_77|         array|
|input_77_ce0                 |  out|    1|   ap_memory|       input_77|         array|
|input_77_we0                 |  out|    1|   ap_memory|       input_77|         array|
|input_77_d0                  |  out|   32|   ap_memory|       input_77|         array|
|input_78_address0            |  out|   10|   ap_memory|       input_78|         array|
|input_78_ce0                 |  out|    1|   ap_memory|       input_78|         array|
|input_78_we0                 |  out|    1|   ap_memory|       input_78|         array|
|input_78_d0                  |  out|   32|   ap_memory|       input_78|         array|
|input_79_address0            |  out|   10|   ap_memory|       input_79|         array|
|input_79_ce0                 |  out|    1|   ap_memory|       input_79|         array|
|input_79_we0                 |  out|    1|   ap_memory|       input_79|         array|
|input_79_d0                  |  out|   32|   ap_memory|       input_79|         array|
|m_axi_kernel_input_AWVALID   |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWREADY   |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWADDR    |  out|   64|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWID      |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWLEN     |  out|   32|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWSIZE    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWBURST   |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWLOCK    |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWCACHE   |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWPROT    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWQOS     |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWREGION  |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWUSER    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WVALID    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WREADY    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WDATA     |  out|  128|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WSTRB     |  out|   16|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WLAST     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WID       |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WUSER     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARVALID   |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARREADY   |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARADDR    |  out|   64|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARID      |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARLEN     |  out|   32|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARSIZE    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARBURST   |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARLOCK    |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARCACHE   |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARPROT    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARQOS     |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARREGION  |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARUSER    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RVALID    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RREADY    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RDATA     |   in|  128|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RLAST     |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RID       |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RFIFONUM  |   in|    9|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RUSER     |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RRESP     |   in|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BVALID    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BREADY    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BRESP     |   in|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BID       |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BUSER     |   in|    1|       m_axi|   kernel_input|       pointer|
|vinput                       |   in|   64|     ap_none|         vinput|        scalar|
|d0                           |   in|    8|     ap_none|             d0|        scalar|
+-----------------------------+-----+-----+------------+---------------+--------------+

