Michel R. C. M. Berkelaar , Jochen A. G. Jess, Gate sizing in MOS digital circuits with linear programming, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
Chung-Ping Chen , C. C.N. Chu , D. F. Wong, Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.7, p.1014-1025, November 2006[doi>10.1109/43.771182]
D. G. Chinnery , K. Keutzer, Linear programming for sizing, Vthand Vddassignment, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077642]
Fulvio Corno , Matteo Sonza Reorda , Giovanni Squillero, RT-Level ITC'99 Benchmarks and First ATPG Results, IEEE Design & Test, v.17 n.3, p.44-53, July 2000[doi>10.1109/54.867894]
Olivier Coudert, Gate sizing for constrained delay/power/area optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.465-472, Dec. 1997[doi>10.1109/92.645073]
Olivier Coudert , Ramsey Haddad , Srilatha Manne, New algorithms for gate sizing: a comparative study, Proceedings of the 33rd annual Design Automation Conference, p.734-739, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240658]
Fishburn, J. and Dunlop, A. 1985. TILOS: A posynomial approach to transistor sizing. In Proceedings of the International Conference on Computer-Aided Design.
Puneet Gupta , Andrew B. Kahng , Puneet Sharma, A Practical Transistor-Level Dual Threshold Voltage Assignment Methodology, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.421-426, March 21-23, 2005[doi>10.1109/ISQED.2005.13]
Mark C. Hansen , Hakan Yalcin , John P. Hayes, Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering, IEEE Design & Test, v.16 n.3, p.72-80, July 1999[doi>10.1109/54.785838]
Kwangok Jeong , Andrew B. Kahng , Hailong Yao, Revisiting the linear programming framework for leakage power vs. performance optimization, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.127-134, March 16-18, 2009[doi>10.1109/ISQED.2009.4810282]
Lee, J. and Gupta, P. 2010. Incremental gate sizing for late process changes. In Proceedings of the International Conference on Computer Design. 215--221.
Wing Ning, Strongly NP-hard discrete gate-sizing problems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.8, p.1045-1051, November 2006[doi>10.1109/43.298040]
Yifang Liu , Jiang Hu, A new algorithm for simultaneous gate sizing and threshold voltage assignment, Proceedings of the 2009 international symposium on Physical design, March 29-April 01, 2009, San Diego, California, USA[doi>10.1145/1514932.1514940]
Mok, S. 2011. Propagation delay approximation considering effective capacitance and slew degradation. Tech. rep., UCLA. http://nanocad.ee.ucla.edu/pub/Main/Publications/MSTR4_paper.pdf.
David Nguyen , Abhijit Davare , Michael Orshansky , David Chinnery , Brandon Thompson , Kurt Keutzer, Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871545]
Supamas Sirichotiyakul , Tim Edwards , Chanhee Oh , Rajendran Panda , David Blaauw, Duet: an accurate leakage estimation and optimization tool for dual-Vtcircuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.2, p.79-90, April 2002[doi>10.1109/92.994980]
Supamas Sirichotiyakul , Tim Edwards , Chanhee Oh , Jingyan Zuo , Abhijit Dharchoudhury , Rajendran Panda , David Blaauw, Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.436-441, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309975]
Ankur Srivastava, Simultaneous Vt selection and assignment for leakage optimization, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871543]
Liqiong Wei , Zhanping Chen , Kaushik Roy , Mark C. Johnson , Yibin Ye , Vivek K. De, Design and optimization of dual-threshold circuits for low-voltage low-power applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.16-24, March 1999[doi>10.1109/92.748196]
