FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;4.833543;1.128139;0.103407;0.202734;0.288456;0.023217;Number of seconds simulated 
sim_ticks;4833542830000;1128138630000;103407100000;202734350000;288455520000;23216830000;Number of ticks simulated 
final_tick;4833542830000;5961681460000;6065088560000;6267822910000;6556278430000;6579495260000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;1456341;3292138;71641450;30862540;9848558;466913979;Simulator instruction rate (inst/s) 
host_op_rate;1456341;3292138;71641209;30862496;9848554;466906387;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;43660963577;13146861638;25674494152;20473444617;7713762139;29346856091;Simulator tick rate (ticks/s) 
host_mem_usage;473584;477680;478704;478704;478704;478704;Number of bytes of host memory used 
host_seconds;110.71;85.81;4.03;9.90;37.40;0.79;Real time elapsed on the host 
sim_insts;161226032;282499909;288541416;305609547;368285771;369372528;Number of instructions simulated 
sim_ops;161226032;282499909;288541416;305609547;368285771;369372528;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu0.inst;44923968;15007808;127296;503168;563520;13376;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu0.data;155834880;4144832;8192;123840;4659200;2048;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;4032;;;128;128;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.inst;23116544;926528;337408;149312;419200;6656;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.data;8752576;808640;296064;23680;4083008;1920;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu2.inst;36601984;18111168;2189248;1747776;2458304;3072;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu2.data;11276736;5531136;1301312;1266560;5556224;832;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu3.inst;3737088;16274560;504256;792128;555712;7936;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu3.data;1595328;4489088;350976;501824;4141376;2240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu4.inst;3640192;18485504;385472;1119040;1042432;200064;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu4.data;3048832;6773824;752512;1337600;5085056;265792;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu5.inst;2782272;20975168;100480;187200;549376;104256;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu5.data;1788672;6533888;22912;180352;4103424;137472;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu6.inst;1472896;503552;133760;687552;422272;357120;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu6.data;496000;67136;41344;170816;4240384;747904;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu7.inst;1726464;11549312;34752;311104;383808;3072;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu7.data;1102592;3245376;6592;104320;4057600;832;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;301901056;133427520;6592576;9206400;42321024;1854592;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu0.inst;44923968;15007808;127296;503168;563520;13376;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu1.inst;23116544;926528;337408;149312;419200;6656;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu2.inst;36601984;18111168;2189248;1747776;2458304;3072;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu3.inst;3737088;16274560;504256;792128;555712;7936;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu4.inst;3640192;18485504;385472;1119040;1042432;200064;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu5.inst;2782272;20975168;100480;187200;549376;104256;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu6.inst;1472896;503552;133760;687552;422272;357120;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu7.inst;1726464;11549312;34752;311104;383808;3072;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;118001408;101833600;3812672;5497280;6394624;695552;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;31984576;17872960;1687680;2094528;23444160;721600;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;34816960;18720832;2424960;2799040;24144576;721600;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu0.inst;701937;234497;1989;7862;8805;209;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu0.data;2434920;64763;128;1935;72800;32;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;63;;;2;2;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.inst;361196;14477;5272;2333;6550;104;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.data;136759;12635;4626;370;63797;30;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu2.inst;571906;282987;34207;27309;38411;48;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu2.data;176199;86424;20333;19790;86816;13;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu3.inst;58392;254290;7879;12377;8683;124;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu3.data;24927;70142;5484;7841;64709;35;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu4.inst;56878;288836;6023;17485;16288;3126;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu4.data;47638;105841;11758;20900;79454;4153;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu5.inst;43473;327737;1570;2925;8584;1629;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu5.data;27948;102092;358;2818;64116;2148;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu6.inst;23014;7868;2090;10743;6598;5580;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu6.data;7750;1049;646;2669;66256;11686;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu7.inst;26976;180458;543;4861;5997;48;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu7.data;17228;50709;103;1630;63400;13;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;4717204;2084805;103009;143850;661266;28978;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;499759;279265;26370;32727;366315;11275;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;544015;292513;37890;43735;377259;11275;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu0.inst;9294211;13303159;1231018;2481908;1953577;576134;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu0.data;32240302;3674045;79221;610849;16152230;88212;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;834;;;631;444;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.inst;4782526;821289;3262909;736491;1453257;286689;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.data;1810799;716791;2863092;116803;14154723;82699;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu2.inst;7572496;16054027;21171157;8621016;8522298;132318;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu2.data;2333017;4902887;12584358;6247387;19261978;35836;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu3.inst;773157;14426028;4876416;3907221;1926508;341821;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu3.data;330054;3979199;3394119;2475279;14357070;96482;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu4.inst;753111;16385844;3727713;5519736;3613840;8617197;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu4.data;630765;6004425;7277179;6597797;17628562;11448247;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu5.inst;575618;18592722;971693;923376;1904543;4490536;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu5.data;370054;5791742;221571;889598;14225500;5921222;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu6.inst;304724;446356;1293528;3391394;1463907;15381945;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu6.data;102616;59510;399818;842561;14700305;32213872;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu7.inst;357184;10237494;336070;1534540;1330562;132318;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu7.data;228113;2876753;63748;514565;14066640;35836;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;62459580;118272273;63753611;45411150;146715944;79881362;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu0.inst;9294211;13303159;1231018;2481908;1953577;576134;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu1.inst;4782526;821289;3262909;736491;1453257;286689;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu2.inst;7572496;16054027;21171157;8621016;8522298;132318;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu3.inst;773157;14426028;4876416;3907221;1926508;341821;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu4.inst;753111;16385844;3727713;5519736;3613840;8617197;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu5.inst;575618;18592722;971693;923376;1904543;4490536;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu6.inst;304724;446356;1293528;3391394;1463907;15381945;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu7.inst;357184;10237494;336070;1534540;1330562;132318;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;24413026;90266920;36870505;27115681;22168492;29958956;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;6617212;15842876;16320736;10331392;81274784;31080901;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;585985;751567;7129878;3475050;2428159;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;7203197;16594443;23450614;13806442;83702943;31080901;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;6617212;15842876;16320736;10331392;81274784;31080901;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.inst;9294211;13303159;1231018;2481908;1953577;576134;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.data;32240302;3674045;79221;610849;16152230;88212;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;586819;751567;7129878;3475681;2428603;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.inst;4782526;821289;3262909;736491;1453257;286689;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.data;1810799;716791;2863092;116803;14154723;82699;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu2.inst;7572496;16054027;21171157;8621016;8522298;132318;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu2.data;2333017;4902887;12584358;6247387;19261978;35836;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu3.inst;773157;14426028;4876416;3907221;1926508;341821;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu3.data;330054;3979199;3394119;2475279;14357070;96482;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu4.inst;753111;16385844;3727713;5519736;3613840;8617197;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu4.data;630765;6004425;7277179;6597797;17628562;11448247;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu5.inst;575618;18592722;971693;923376;1904543;4490536;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu5.data;370054;5791742;221571;889598;14225500;5921222;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu6.inst;304724;446356;1293528;3391394;1463907;15381945;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu6.data;102616;59510;399818;842561;14700305;32213872;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu7.inst;357184;10237494;336070;1534540;1330562;132318;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu7.data;228113;2876753;63748;514565;14066640;35836;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;69662777;134866716;87204225;59217592;230418887;110962263;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;4717204;2084805;103009;143850;661266;28978;Number of read requests accepted 
system.mem_ctrls.writeReqs;544015;292513;37890;43735;377259;11275;Number of write requests accepted 
system.mem_ctrls.readBursts;4717204;2084805;103009;143850;661266;28978;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;544015;292513;37890;43735;377259;11275;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;299105536;128086016;6520704;9051584;41964160;1842944;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;2795520;5341504;71872;154816;356864;11648;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;34404800;18004672;2416192;2775872;24124096;721024;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;301901056;133427520;6592576;9206400;42321024;1854592;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;34816960;18720832;2424960;2799040;24144576;721600;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;43680;83461;1123;2419;5576;182;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;6409;11206;133;362;310;10;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;78086;161916;2825;5102;5386;345;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;342609;113632;6204;7152;38042;2148;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;255590;160914;2276;4169;40660;1682;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;247676;218680;7072;12876;34714;1456;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;210605;52825;3688;4670;32896;1702;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;226283;60295;4830;7257;37467;1717;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;261429;77535;7816;8469;39399;1879;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;273566;134585;5433;6058;35604;1450;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;260913;97335;6308;8760;42842;1947;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;373946;450402;9858;18024;44198;1681;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;323749;62784;6078;8907;48055;1199;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;343235;125214;7405;9517;43325;1610;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;355176;94756;8124;10637;49114;2122;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;276264;121786;7273;10336;45060;1442;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;325460;104768;8502;10788;45966;3043;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;263133;56795;5693;6599;36946;1754;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;333890;69038;5326;7212;41402;1964;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;32650;13516;2487;2045;21694;811;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;39793;15478;1496;1650;27000;961;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;25022;11421;1946;2084;17272;322;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;22016;26210;2020;2136;21345;946;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;25580;10109;2241;2779;23594;579;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;34014;15267;3165;3578;22736;539;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;29480;17866;2337;2611;22730;762;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;30226;27632;2655;3261;27924;827;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;28504;16357;2338;3119;21447;362;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;28170;22819;2885;4188;25890;244;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;28268;13841;2632;3382;25005;835;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;59217;30045;2510;3185;27079;748;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;32340;17891;2022;3068;24989;730;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;25415;20493;2090;2739;23957;1122;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;29822;10844;2490;1712;19882;750;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;67058;11534;2439;1836;24395;728;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;0;0;0;0;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;13;2;6;4;0;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;4833542740000;1128138630000;103407100000;202734350000;288455520000;23216830000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;4717204;2084805;103009;143850;661266;28978;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;544015;292513;37890;43735;377259;11275;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;4499781;1862112;99125;134690;532158;28310;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;87867;121854;1851;4538;96211;302;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;27271;13706;352;1025;18824;80;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;22721;2867;232;560;5739;45;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;15686;565;175;326;1938;27;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;11412;182;102;204;630;20;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;5830;54;48;85;168;12;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;2943;4;1;3;22;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;25447;13135;1459;1765;14880;580;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;26372;13510;1609;1937;15471;585;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;28687;15326;1718;2058;19550;631;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;28899;15446;1760;2105;21189;633;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;29043;15465;1780;2137;21672;631;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;29400;15608;1899;2240;21707;631;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;29513;15646;1943;2256;21718;631;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;30131;15848;2081;2419;21749;631;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;30477;15949;2181;2550;21853;631;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;31229;16210;2382;2763;22091;631;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;31014;16183;2338;2708;22281;631;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;30889;16185;2305;2688;22129;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;30704;16057;2257;2614;22041;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;30914;16240;2288;2642;22443;630;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;30162;15795;2103;2462;21511;631;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;29902;15713;2071;2391;21322;631;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;29623;15620;1994;2281;21184;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;29553;15600;1967;2261;21138;631;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;525;142;150;129;125;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;365;103;119;75;57;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;304;74;90;62;39;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;278;72;85;59;35;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;261;84;77;48;27;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;246;71;79;44;28;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;218;58;70;40;27;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;214;48;61;40;32;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;193;51;57;29;32;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;200;52;41;25;40;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;198;48;37;27;34;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;183;57;38;28;41;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;174;61;45;28;46;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;174;73;42;27;41;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;183;76;46;31;34;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;156;65;47;35;32;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;150;76;47;38;34;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;134;73;41;40;33;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;144;68;39;33;30;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;142;59;50;30;43;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;131;57;45;29;36;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;124;44;46;23;34;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;132;49;40;22;36;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;134;50;43;25;33;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;139;43;37;28;24;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;129;31;34;23;17;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;122;26;33;19;9;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;109;23;27;19;9;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;69;21;21;20;8;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;57;10;17;11;2;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;44;6;18;9;2;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;1582395;1073154;50413;69859;697140;14810;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;210.762810;136.131724;177.278718;169.309266;94.798382;173.124105;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;138.264340;106.439674;120.581859;118.296077;77.753587;115.301918;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;235.225109;126.341418;204.827334;191.070411;110.583535;206.196790;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;710125;575108;25662;35335;570100;8315;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;421446;343826;14201;20990;95022;3498;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;200541;97121;4725;6228;12844;1207;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;74578;32211;1888;2590;6260;542;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;60643;11411;1437;1888;4298;491;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;26245;4076;504;603;1885;153;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;11374;2316;357;345;1277;140;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;6598;1573;222;257;1044;147;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;70845;5512;1417;1623;4410;317;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;1582395;1073154;50413;69859;697140;14810;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;28884;15435;1790;2114;20963;631;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;161.801620;129.665565;56.909497;66.902081;31.277250;45.640254;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;6074.016012;109.547093;85.168879;133.705571;53.608971;41.298206;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;28883;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;28884;15435;1790;2114;20963;631;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;28884;15435;1790;2114;20963;631;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;18.611515;18.226304;21.091061;20.517029;17.981157;17.854200;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;18.257149;18.024486;19.732177;19.390780;17.814335;17.845484;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;5.852430;4.220013;11.586218;10.320879;3.809418;0.541289;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-19;27914;15065;1541;1874;19819;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-23;108;97;33;28;943;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-27;116;32;25;21;27;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-31;220;77;52;58;47;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-35;135;44;33;33;26;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-39;60;18;17;9;17;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::40-43;43;13;14;15;14;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-47;49;17;15;15;11;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-51;32;18;9;10;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::52-55;18;5;7;5;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-59;18;6;3;3;6;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::60-63;22;8;7;8;8;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-67;23;7;3;6;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::68-71;19;1;6;3;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-75;18;2;1;5;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::76-79;14;4;3;3;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-83;12;4;3;2;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-87;12;2;;3;6;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::88-91;7;2;3;4;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-95;11;5;5;3;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-99;12;6;8;5;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::100-103;7;;1;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::108-111;2;;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::112-115;4;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::120-123;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::124-127;2;;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::136-139;1;;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::140-143;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::144-147;1;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::188-191;1;;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;28884;15435;1790;2114;20963;631;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;46729189748;26732043251;1316975749;1838270250;14670559243;369682999;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;134357764748;64257243251;3227338249;4490101500;26964746743;909607999;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;23367620000;10006720000;509430000;707155000;3278450000;143980000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;9998.71;13357.05;12925.97;12997.65;22374.23;12838.00;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;28748.71;32107.05;31675.97;31747.65;41124.23;31588.00;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;61.88;113.54;63.06;44.65;145.48;79.38;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;7.12;15.96;23.37;13.69;83.63;31.06;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;62.46;118.27;63.75;45.41;146.72;79.88;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;7.20;16.59;23.45;13.81;83.70;31.08;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.54;1.01;0.68;0.46;1.79;0.86;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.48;0.89;0.49;0.35;1.14;0.62;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.06;0.12;0.18;0.11;0.65;0.24;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;2.17;1.04;1.01;1.03;1.13;1.01;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;24.95;24.67;24.46;24.48;24.77;24.16;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;3281077;1060892;60705;83255;203990;17178;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;347624;148620;28522;31692;131497;8074;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;70.21;53.01;59.58;58.87;31.11;59.65;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;64.66;52.83;75.54;73.07;34.88;71.67;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;918711.56;474542.59;733909.40;1080759.92;277755.01;576772.66;Average gap between requests 
system.mem_ctrls.pageHitRate;69.63;52.99;63.90;62.20;32.49;63.03;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;2539640696757;143947782272;42090024750;106336705000;84477371502;5139385000;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;161402540000;37670880000;3453060000;6769880000;9631960000;775320000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;2132497525743;946515915228;57866025250;89631615000;194340328498;17304445000;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;4904618040;8531633880;8695338120;8918932680;11413097640;11463719400;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;7058288160;11544301440;11761734600;12066274080;14842487520;14903829360;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;2676130875;4655157375;4744480125;4866481125;6227384625;6255005625;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;3851248500;6298974000;6417613125;6583780500;8098579500;8132049750;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;16213626000;23356866000;23697164400;24160578000;26513237400;26622281400;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;20239822200;28707026400;29161462200;29801249400;32562909600;32678474400;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;1547300880;2438287920;2557182960;2687716080;3881947680;3919188240;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;1936185120;2868054480;2993915520;3144439440;4392772560;4428535680;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;315703368240;389387609520;396141794880;409383680160;428223793920;429740319840;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;315703368240;389387609520;396141794880;409383680160;428223793920;429740319840;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;1094300367705;1655105096925;1685068989165;1731144631365;1848946459545;1858063134735;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;1189575657090;1772878119300;1807019501355;1858562246970;1982105861850;1991501744130;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;1940211846000;2125158387000;2160919782750;2242145579250;2311880292750;2317814367750;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;1856637030750;2021848718250;2053945649250;2130375741000;2195073799500;2200762956000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;3375557257740;4208633038620;4281824732400;4423307598660;4637086213560;4653878016990;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;3395001600060;4233532803390;4307441670930;4449917411550;4665300204450;4682147909160;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;698.361188;705.948090;705.979446;705.716793;707.274846;707.331062;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;702.383982;710.124730;710.203120;709.962257;711.578205;711.627731;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;4772272;2696650;96115;150857;360519;21133;Transaction distribution 
system.membus.trans_dist::ReadResp;4772259;2696649;96115;150856;360518;21133;Transaction distribution 
system.membus.trans_dist::ReadRespWithInvalidate;13;1;;1;1;;Transaction distribution 
system.membus.trans_dist::WriteReq;52870;36105;2895;4179;4507;210;Transaction distribution 
system.membus.trans_dist::WriteResp;52870;36105;2895;4179;4507;210;Transaction distribution 
system.membus.trans_dist::Writeback;499759;279265;26370;32727;366315;11275;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;124646;366032;3992;8267;8312;376;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;76903;177170;2233;4320;5791;257;Transaction distribution 
system.membus.trans_dist::UpgradeResp;201549;543202;6225;12587;14103;633;Transaction distribution 
system.membus.trans_dist::SCUpgradeFailReq;1265;239;20;38;67;11;Transaction distribution 
system.membus.trans_dist::UpgradeFailResp;1265;239;20;38;67;11;Transaction distribution 
system.membus.trans_dist::ReadExReq;392170;204861;21292;23889;333391;9529;Transaction distribution 
system.membus.trans_dist::ReadExResp;392170;204861;21292;23889;333391;9529;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88784;26529;23068;22046;21919;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88784;26529;23068;22046;21919;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port;1403875;468994;3978;15724;17610;418;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::total;1403875;468994;3978;15724;17610;418;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave;35878;22320;11744;13534;11174;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port;5272014;381007;2910;11663;200523;410;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::total;5307892;403327;14654;25197;211697;460;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port;722392;28955;10544;4666;13100;208;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::total;722392;28955;10544;4666;13100;208;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave;15610;2380;232;456;690;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port;514214;47873;13499;3049;175212;260;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::total;529824;50253;13731;3505;175902;310;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port;1143849;565974;68414;54618;76822;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.icache.mem_side::total;1143849;565974;68414;54618;76822;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave;20980;11404;1314;1392;1748;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port;658745;467019;59261;58453;239608;165;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::total;679725;478423;60575;59845;241356;215;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port;116789;508580;15758;24754;17366;248;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.icache.mem_side::total;116789;508580;15758;24754;17366;248;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave;9950;10278;344;690;690;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port;113331;422179;17982;27250;176169;330;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::total;123281;432457;18326;27940;176859;380;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port;113760;577672;12046;34971;32576;6252;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu4.icache.mem_side::total;113760;577672;12046;34971;32576;6252;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave;9754;12078;242;634;704;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port;156235;565828;31727;62659;216828;12061;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu4.dcache.mem_side::total;165989;577906;31969;63293;217532;12113;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port;86965;655474;3140;5850;17168;3258;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu5.icache.mem_side::total;86965;655474;3140;5850;17168;3258;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave;9584;13880;236;470;702;54;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port;108703;589340;2311;8184;175315;5606;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu5.dcache.mem_side::total;118287;603220;2547;8654;176017;5660;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port;46028;15736;4180;21486;13196;11161;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu6.icache.mem_side::total;46028;15736;4180;21486;13196;11161;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave;9556;2366;246;554;664;64;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port;60078;16046;3481;12271;181159;31194;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu6.dcache.mem_side::total;69634;18412;3727;12825;181823;31258;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port;53953;360916;1086;9722;11994;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu7.icache.mem_side::total;53953;360916;1086;9722;11994;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave;9562;7538;228;504;664;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port;83535;294295;1113;8762;172359;141;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu7.dcache.mem_side::total;93097;301833;1341;9266;173023;191;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;10864124;6074661;289084;404362;1775960;72324;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2836416;847872;737280;704640;700544;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2836416;847872;737280;704640;700544;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port;44923968;15007808;127296;503168;563520;13376;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::total;44923968;15007808;127296;503168;563520;13376;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave;76370;43314;6810;8664;8310;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port;174266944;6424704;13056;179200;7630080;2688;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::total;174343314;6468018;19866;187864;7638390;2888;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port;23116544;926528;337408;149312;419200;6656;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::total;23116544;926528;337408;149312;419200;6656;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave;62440;9520;921;1824;2760;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port;11867200;1269248;495168;32384;6757888;2688;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::total;11929640;1278768;496089;34208;6760648;2888;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port;36601984;18111168;2189248;1747776;2458304;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.icache.mem_side::total;36601984;18111168;2189248;1747776;2458304;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave;58100;42973;2532;3371;4191;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port;18688768;8711488;2090816;2003264;9265664;896;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::total;18746868;8754461;2093348;2006635;9269855;1096;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port;3737088;16274560;504256;792128;555712;7936;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.icache.mem_side::total;3737088;16274560;504256;792128;555712;7936;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave;39112;40880;1260;2528;2644;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port;2329920;7187392;555648;766592;6845568;2880;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::total;2369032;7228272;556908;769120;6848212;3080;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port;3640192;18485504;385472;1119040;1042432;200064;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu4.icache.mem_side::total;3640192;18485504;385472;1119040;1042432;200064;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave;38552;48312;968;2529;2809;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port;4169408;11051392;1209088;2177984;8415936;456256;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu4.dcache.mem_side::total;4207960;11099704;1210056;2180513;8418745;456464;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port;2782272;20975168;100480;187200;549376;104256;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu5.icache.mem_side::total;2782272;20975168;100480;187200;549376;104256;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave;38315;55520;944;1764;2692;216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port;2372416;9851520;34368;258432;6782336;200000;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu5.dcache.mem_side::total;2410731;9907040;35312;260196;6785028;200216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port;1472896;503552;133760;687552;422272;357120;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu6.icache.mem_side::total;1472896;503552;133760;687552;422272;357120;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave;38224;9464;984;2093;2656;256;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port;592320;71488;61376;234176;6981696;1214272;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu6.dcache.mem_side::total;630544;80952;62360;236269;6984352;1214528;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port;1726464;11549312;34752;311104;383808;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu7.icache.mem_side::total;1726464;11549312;34752;311104;383808;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave;38248;30131;912;2016;2656;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port;1593216;4899648;8064;151488;6691264;960;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu7.dcache.mem_side::total;1631464;4929779;8976;153504;6693920;1160;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;337107377;152428466;9032867;12030229;66494318;2577872;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;564399;1193214;13420;33481;37417;1983;Total snoops (count) 
system.membus.snoop_fanout::samples;5903717;3732450;157150;226172;1081328;42581;Request fanout histogram 
system.membus.snoop_fanout::mean;16;16;16;16;16;16;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::4;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::5;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::6;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::7;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::8;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::9;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::10;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::11;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::12;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::13;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::14;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::15;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::16;5903717;3732450;157150;226172;1081328;42581;Request fanout histogram 
system.membus.snoop_fanout::17;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;16;16;16;16;16;16;Request fanout histogram 
system.membus.snoop_fanout::max_value;16;16;16;16;16;16;Request fanout histogram 
system.membus.snoop_fanout::total;5903717;3732450;157150;226172;1081328;42581;Request fanout histogram 
system.membus.reqLayer0.occupancy;113311992;77260966;10189998;13301994;13026998;420000;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;10258896430;6076065235;460319453;576136167;4099653746;132786994;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.2;0.5;0.4;0.3;1.4;0.6;Layer utilization (%) 
system.membus.respLayer1.occupancy;46155236;13549746;11776498;11266995;11212992;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;6576013746;2199177998;18750750;73805250;82772000;1962500;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.1;0.2;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer3.occupancy;23262305427;1723959242;19395975;65466531;746176900;1264119;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;0.5;0.2;0.0;0.0;0.3;0.0;Layer utilization (%) 
system.membus.respLayer4.occupancy;3383742249;136140750;49359250;21895750;61537499;973000;Layer occupancy (ticks) 
system.membus.respLayer4.utilization;0.1;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer5.occupancy;2448793338;196716353;50018017;15411750;646474285;1478470;Layer occupancy (ticks) 
system.membus.respLayer5.utilization;0.1;0.0;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer6.occupancy;5350865499;2652773997;320169000;255534250;359520500;450000;Layer occupancy (ticks) 
system.membus.respLayer6.utilization;0.1;0.2;0.3;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer7.occupancy;2851624323;2125002358;226660341;230434334;869309277;899466;Layer occupancy (ticks) 
system.membus.respLayer7.utilization;0.1;0.2;0.2;0.1;0.3;0.0;Layer utilization (%) 
system.membus.respLayer8.occupancy;547507500;2383788496;73910500;115974000;81512250;1164250;Layer occupancy (ticks) 
system.membus.respLayer8.utilization;0.0;0.2;0.1;0.1;0.0;0.0;Layer utilization (%) 
system.membus.respLayer9.occupancy;548726379;1941404481;72477842;117307500;643366758;2197478;Layer occupancy (ticks) 
system.membus.respLayer9.utilization;0.0;0.2;0.1;0.1;0.2;0.0;Layer utilization (%) 
system.membus.respLayer10.occupancy;533162250;2708092748;56434250;163800000;152686249;29255500;Layer occupancy (ticks) 
system.membus.respLayer10.utilization;0.0;0.2;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer11.occupancy;715672611;2541490582;115779277;241778553;789899873;44829705;Layer occupancy (ticks) 
system.membus.respLayer11.utilization;0.0;0.2;0.1;0.1;0.3;0.2;Layer utilization (%) 
system.membus.respLayer12.occupancy;407771500;3073363749;14733750;27442000;80571499;15300500;Layer occupancy (ticks) 
system.membus.respLayer12.utilization;0.0;0.3;0.0;0.0;0.0;0.1;Layer utilization (%) 
system.membus.respLayer13.occupancy;529809626;2705921326;11173001;32760637;640866067;22138449;Layer occupancy (ticks) 
system.membus.respLayer13.utilization;0.0;0.2;0.0;0.0;0.2;0.1;Layer utilization (%) 
system.membus.respLayer14.occupancy;216317500;74189750;19622250;100672750;61984250;52273250;Layer occupancy (ticks) 
system.membus.respLayer14.utilization;0.0;0.0;0.0;0.0;0.0;0.2;Layer utilization (%) 
system.membus.respLayer15.occupancy;333402582;74821709;16742448;60911301;667120337;112716948;Layer occupancy (ticks) 
system.membus.respLayer15.utilization;0.0;0.0;0.0;0.0;0.2;0.5;Layer utilization (%) 
system.membus.respLayer16.occupancy;253533500;1691360499;5112000;45595250;56330500;452250;Layer occupancy (ticks) 
system.membus.respLayer16.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer17.occupancy;402657744;1381624239;5316039;44440421;629637195;645720;Layer occupancy (ticks) 
system.membus.respLayer17.utilization;0.0;0.1;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.iocache.tags.replacements;44433;13281;11548;11036;10973;0;number of replacements 
system.iocache.tags.tagsinuse;1.433774;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44433;13281;11548;11036;10973;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;4380478808000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;1.433774;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.089611;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.089611;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::4;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400185;119529;103932;99324;98757;0;Number of tag accesses 
system.iocache.tags.data_accesses;400185;119529;103932;99324;98757;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;209;33;28;28;29;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;209;33;28;28;29;;number of ReadReq misses 
system.iocache.demand_misses::tsunami.ide;209;33;28;28;29;;number of demand (read+write) misses 
system.iocache.demand_misses::total;209;33;28;28;29;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;209;33;28;28;29;;number of overall misses 
system.iocache.overall_misses::total;209;33;28;28;29;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;33785354;4268982;3638983;3647734;3722982;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;33785354;4268982;3638983;3647734;3722982;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;33785354;4268982;3638983;3647734;3722982;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;33785354;4268982;3638983;3647734;3722982;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;33785354;4268982;3638983;3647734;3722982;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;33785354;4268982;3638983;3647734;3722982;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;209;33;28;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;209;33;28;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;209;33;28;28;29;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;209;33;28;28;29;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;209;33;28;28;29;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;209;33;28;28;29;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;161652.411483;129363.090909;129963.678571;130276.214286;128378.689655;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;161652.411483;129363.090909;129963.678571;130276.214286;128378.689655;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;161652.411483;129363.090909;129963.678571;130276.214286;128378.689655;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;161652.411483;129363.090909;129963.678571;130276.214286;128378.689655;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;161652.411483;129363.090909;129963.678571;130276.214286;128378.689655;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;161652.411483;129363.090909;129963.678571;130276.214286;128378.689655;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;442;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;9.822222;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;209;33;28;28;29;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;209;33;28;28;29;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;209;33;28;28;29;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;209;33;28;28;29;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;209;33;28;28;29;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;209;33;28;28;29;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;22915854;2552982;2182983;2190234;2214982;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;22915854;2552982;2182983;2190234;2214982;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;2736478982;817135598;713161062;683332629;674332640;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;2736478982;817135598;713161062;683332629;674332640;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;22915854;2552982;2182983;2190234;2214982;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;22915854;2552982;2182983;2190234;2214982;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;22915854;2552982;2182983;2190234;2214982;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;22915854;2552982;2182983;2190234;2214982;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;109645.234450;77363.090909;77963.678571;78222.642857;76378.689655;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;109645.234450;77363.090909;77963.678571;78222.642857;76378.689655;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;61832.948798;61679.921347;61906.342187;62076.001908;61616.652047;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;61832.948798;61679.921347;61906.342187;62076.001908;61616.652047;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;109645.234450;77363.090909;77963.678571;78222.642857;76378.689655;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;109645.234450;77363.090909;77963.678571;78222.642857;76378.689655;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;109645.234450;77363.090909;77963.678571;78222.642857;76378.689655;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;109645.234450;77363.090909;77963.678571;78222.642857;76378.689655;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;10000;10000;10000;10000;10000;10000;Clock period in ticks 
system.cpu0.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu0.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu0.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu0.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu0.dtb.read_hits;12123462;3810980;174923;487427;1356992;11352;DTB read hits 
system.cpu0.dtb.read_misses;43;1045;0;26;5125;0;DTB read misses 
system.cpu0.dtb.read_acv;0;24;0;0;0;0;DTB read access violations 
system.cpu0.dtb.read_accesses;1040;473789;0;203611;1054161;0;DTB read accesses 
system.cpu0.dtb.write_hits;5216827;1881183;83606;232930;487773;6170;DTB write hits 
system.cpu0.dtb.write_misses;2;406;0;6;49996;0;DTB write misses 
system.cpu0.dtb.write_acv;0;18;0;0;0;0;DTB write access violations 
system.cpu0.dtb.write_accesses;508;109611;0;93915;302602;0;DTB write accesses 
system.cpu0.dtb.data_hits;17340289;5692163;258529;720357;1844765;17522;DTB hits 
system.cpu0.dtb.data_misses;45;1451;0;32;55121;0;DTB misses 
system.cpu0.dtb.data_acv;0;42;0;0;0;0;DTB access violations 
system.cpu0.dtb.data_accesses;1548;583400;0;297526;1356763;0;DTB accesses 
system.cpu0.itb.fetch_hits;1876601;3091060;50006;1107561;6743675;5587;ITB hits 
system.cpu0.itb.fetch_misses;24;263;0;9;14;0;ITB misses 
system.cpu0.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu0.itb.fetch_accesses;1876625;3091323;50006;1107570;6743689;5587;ITB accesses 
system.cpu0.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu0.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu0.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu0.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu0.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu0.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu0.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu0.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu0.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu0.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu0.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu0.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu0.numCycles;483305687;112793218;10351563;20312655;28808199;2343749;number of cpu cycles simulated 
system.cpu0.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu0.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu0.committedInsts;69961041;17705097;899931;2437333;8173635;49759;Number of instructions committed 
system.cpu0.committedOps;69961041;17705097;899931;2437333;8173635;49759;Number of ops (including micro ops) committed 
system.cpu0.num_int_alu_accesses;67628870;16697491;865721;2189658;4871712;47692;Number of integer alu accesses 
system.cpu0.num_fp_alu_accesses;177240;1200572;0;480990;3180554;0;Number of float alu accesses 
system.cpu0.num_func_calls;2270636;672346;88746;116998;108605;2272;number of times a function call or return occured 
system.cpu0.num_conditional_control_insts;9132515;1687435;65250;216719;365990;3536;number of instructions that are conditional controls 
system.cpu0.num_int_insts;67628870;16697491;865721;2189658;4871712;47692;number of integer instructions 
system.cpu0.num_fp_insts;177240;1200572;0;480990;3180554;0;number of float instructions 
system.cpu0.num_int_register_reads;92513433;24574039;1093837;3404892;9534908;64687;number of times the integer registers were read 
system.cpu0.num_int_register_writes;52342851;12443402;679533;1499556;3888192;37462;number of times the integer registers were written 
system.cpu0.num_fp_register_reads;62939;1290961;0;478427;5408341;0;number of times the floating registers were read 
system.cpu0.num_fp_register_writes;64616;996378;0;385636;3146974;0;number of times the floating registers were written 
system.cpu0.num_mem_refs;17361515;5729313;258663;721046;1905496;17547;number of memory refs 
system.cpu0.num_load_insts;12132617;3831826;174943;487718;1367292;11352;Number of load instructions 
system.cpu0.num_store_insts;5228898;1897487;83720;233328;538204;6195;Number of store instructions 
system.cpu0.num_idle_cycles;282773854.565291;62254689.621798;7869638.349196;13717080.158364;7728728.353309;2204342.511521;Number of idle cycles 
system.cpu0.num_busy_cycles;200531832.434709;50538528.378202;2481924.650804;6595574.841636;21079470.646691;139406.488479;Number of busy cycles 
system.cpu0.not_idle_fraction;0.414917;0.448064;0.239763;0.324703;0.731718;0.059480;Percentage of non-idle cycles 
system.cpu0.idle_fraction;0.585083;0.551936;0.760237;0.675297;0.268282;0.940520;Percentage of idle cycles 
system.cpu0.Branches;11896820;2573397;165441;353005;495934;6777;Number of branches fetched 
system.cpu0.op_class::No_OpClass;1372493;82020;5469;10995;140785;224;Class of executed instruction 
system.cpu0.op_class::IntAlu;50055520;10877677;603241;1459737;2458426;29484;Class of executed instruction 
system.cpu0.op_class::IntMult;140542;39301;928;2652;3404;188;Class of executed instruction 
system.cpu0.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::FloatAdd;54255;388335;0;99294;1605947;0;Class of executed instruction 
system.cpu0.op_class::FloatCmp;0;24492;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::FloatCvt;0;4919;0;600;5;0;Class of executed instruction 
system.cpu0.op_class::FloatMult;0;110914;0;92080;1507532;0;Class of executed instruction 
system.cpu0.op_class::FloatDiv;82;21372;0;941;0;0;Class of executed instruction 
system.cpu0.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::MemRead;12392046;3924292;186828;503902;1383121;11675;Class of executed instruction 
system.cpu0.op_class::MemWrite;5250330;1905521;83933;233789;539034;6243;Class of executed instruction 
system.cpu0.op_class::IprAccess;695818;327747;19532;33375;590502;1945;Class of executed instruction 
system.cpu0.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::total;69961086;17706590;899931;2437365;8228756;49759;Class of executed instruction 
system.cpu0.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu0.kern.inst.quiesce;8052;2493;248;370;255;25;number of quiesce instructions executed 
system.cpu0.kern.inst.hwrei;169518;65854;4802;7909;64408;478;number of hwrei instructions executed 
system.cpu0.kern.ipl_count::0;53958;19012;1770;2589;2730;97;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::21;14;10;10;10;10;;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::22;4593;1162;106;208;295;24;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::30;783;1690;8;31;21;1;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::31;97752;30850;2710;4485;5500;308;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::total;157100;52724;4604;7323;8556;430;number of times we switched to this ipl 
system.cpu0.kern.ipl_good::0;53857;19012;1770;2589;2730;97;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::21;14;10;10;10;10;;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::22;4593;1162;106;208;295;24;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::30;783;1690;8;31;21;1;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::31;53078;17329;1762;2558;2711;96;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::total;112325;39203;3656;5396;5767;218;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_ticks::0;4022398770000;780399810000;83124700000;171858280000;255047680000;22329150000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::21;65630000;46910000;46150000;46440000;46820000;;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::22;15207270000;3862050000;326220000;654160000;968820000;74140000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::30;6047180000;12299390000;79570000;247000000;184860000;9900000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::31;789337740000;331324020000;19938990000;30320670000;31833810000;1024300000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::total;4833056590000;1127932180000;103515630000;203126550000;288081990000;23437490000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_used::0;0.998128;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::31;0.542986;0.561718;0.650185;0.570346;0.492909;0.311688;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::total;0.714990;0.743551;0.794092;0.736856;0.674030;0.506977;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.syscall::3;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::45;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::71;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::total;3;8;;1;1;;number of syscalls executed 
system.cpu0.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wripir;1259;1728;;12;53;;number of callpals executed 
system.cpu0.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpctx;1812;3769;;47;22;;number of callpals executed 
system.cpu0.kern.callpal::tbi;1;10;;;2;;number of callpals executed 
system.cpu0.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpipl;146231;43637;4356;6744;7793;380;number of callpals executed 
system.cpu0.kern.callpal::rdps;9254;2328;198;404;576;48;number of callpals executed 
system.cpu0.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::rdusp;2;;;;;;number of callpals executed 
system.cpu0.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu0.kern.callpal::rti;5482;6232;124;330;437;25;number of callpals executed 
system.cpu0.kern.callpal::callsys;4;3249;;80;35;;number of callpals executed 
system.cpu0.kern.callpal::imb;2;2;;;;;number of callpals executed 
system.cpu0.kern.callpal::total;164061;61243;4678;7619;8947;453;number of callpals executed 
system.cpu0.kern.mode_switch::kernel;7205;10001;124;377;459;25;number of protection mode switches 
system.cpu0.kern.mode_switch::user;6;3447;0;110;297;0;number of protection mode switches 
system.cpu0.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu0.kern.mode_switch_good::kernel;0.000833;0.344666;0;0.291777;0.647059;0;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::user;1;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::total;0.001664;0.512641;0;0.451745;0.785714;0;fraction of useful protection mode switches 
system.cpu0.kern.mode_ticks::kernel;4535155470000;1351029650000;0;256828740000;115125670000;0;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::user;172780000;59900450000;0;26515630000;164658080000;0;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu0.kern.swap_context;1813;3769;0;47;22;0;number of times the context was actually changed 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;7776;5050;4426;4966;4040;;Transaction distribution 
system.iobus.trans_dist::ReadResp;7776;5050;4426;4966;4040;;Transaction distribution 
system.iobus.trans_dist::WriteReq;97126;49353;14415;15187;15451;210;Transaction distribution 
system.iobus.trans_dist::WriteResp;97126;49353;14415;15187;15451;210;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;86794;68224;2238;4420;5704;420;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;292;24;24;24;32;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;208;80;80;80;80;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20504;13052;11428;12942;10348;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;6440;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5912;864;816;768;872;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;120874;82244;14586;18234;17036;420;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88930;26562;23096;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88930;26562;23096;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;209804;108806;37682;40306;38982;420;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;347176;272896;8952;17680;22816;1680;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1168;96;96;96;128;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;202;110;110;110;110;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10252;6526;5714;6471;5174;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;25740;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3750;486;459;432;490;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;389361;280114;15331;24789;28718;1680;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837640;848136;737504;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837640;848136;737504;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;3227001;1128250;752835;729525;729366;1680;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;86677000;68196000;2211000;4394000;5674000;420000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;218000;18000;18000;18000;24000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;181000;70000;70000;70000;70000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15164000;8241000;7226000;8190000;6551000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;6123000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4473000;702000;663000;624000;706000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398834072;119314326;103751543;99141858;98570614;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;0.0;0.1;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;68004000;46139000;11691000;14055000;12529000;210000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45126764;13315254;11578502;11066005;11002008;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.cpu0.icache.tags.replacements;701424;234497;1989;7862;8805;209;number of replacements 
system.cpu0.icache.tags.tagsinuse;500.712041;512;512;512;512;512;Cycle average of tags in use 
system.cpu0.icache.tags.total_refs;68791322;17671566;375485;2153472;6240004;3096338;Total number of references to valid blocks. 
system.cpu0.icache.tags.sampled_refs;701424;234497;1989;7862;8805;721;Sample count of references to valid blocks. 
system.cpu0.icache.tags.avg_refs;98.073807;75.359454;188.780794;273.908929;708.688700;4294.504854;Average number of references to valid blocks. 
system.cpu0.icache.tags.warmup_cycle;472646802500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.icache.tags.occ_blocks::cpu0.inst;500.712041;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu0.icache.tags.occ_percent::cpu0.inst;0.977953;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_percent::total;0.977953;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::2;2;2;2;12;2;2;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::3;27;49;31;16;9;45;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::4;483;461;479;484;501;465;Occupied blocks per task id 
system.cpu0.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu0.icache.tags.tag_accesses;140624110;35647677;1801851;4882592;16466317;99727;Number of tag accesses 
system.cpu0.icache.tags.data_accesses;140624110;35647677;1801851;4882592;16466317;99727;Number of data accesses 
system.cpu0.icache.ReadReq_hits::cpu0.inst;69259148;17472093;897942;2429503;8219951;49550;number of ReadReq hits 
system.cpu0.icache.ReadReq_hits::total;69259148;17472093;897942;2429503;8219951;49550;number of ReadReq hits 
system.cpu0.icache.demand_hits::cpu0.inst;69259148;17472093;897942;2429503;8219951;49550;number of demand (read+write) hits 
system.cpu0.icache.demand_hits::total;69259148;17472093;897942;2429503;8219951;49550;number of demand (read+write) hits 
system.cpu0.icache.overall_hits::cpu0.inst;69259148;17472093;897942;2429503;8219951;49550;number of overall hits 
system.cpu0.icache.overall_hits::total;69259148;17472093;897942;2429503;8219951;49550;number of overall hits 
system.cpu0.icache.ReadReq_misses::cpu0.inst;701938;234497;1989;7862;8805;209;number of ReadReq misses 
system.cpu0.icache.ReadReq_misses::total;701938;234497;1989;7862;8805;209;number of ReadReq misses 
system.cpu0.icache.demand_misses::cpu0.inst;701938;234497;1989;7862;8805;209;number of demand (read+write) misses 
system.cpu0.icache.demand_misses::total;701938;234497;1989;7862;8805;209;number of demand (read+write) misses 
system.cpu0.icache.overall_misses::cpu0.inst;701938;234497;1989;7862;8805;209;number of overall misses 
system.cpu0.icache.overall_misses::total;701938;234497;1989;7862;8805;209;number of overall misses 
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst;67289727746;22748748998;201767750;769411250;871467000;19969500;number of ReadReq miss cycles 
system.cpu0.icache.ReadReq_miss_latency::total;67289727746;22748748998;201767750;769411250;871467000;19969500;number of ReadReq miss cycles 
system.cpu0.icache.demand_miss_latency::cpu0.inst;67289727746;22748748998;201767750;769411250;871467000;19969500;number of demand (read+write) miss cycles 
system.cpu0.icache.demand_miss_latency::total;67289727746;22748748998;201767750;769411250;871467000;19969500;number of demand (read+write) miss cycles 
system.cpu0.icache.overall_miss_latency::cpu0.inst;67289727746;22748748998;201767750;769411250;871467000;19969500;number of overall miss cycles 
system.cpu0.icache.overall_miss_latency::total;67289727746;22748748998;201767750;769411250;871467000;19969500;number of overall miss cycles 
system.cpu0.icache.ReadReq_accesses::cpu0.inst;69961086;17706590;899931;2437365;8228756;49759;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.ReadReq_accesses::total;69961086;17706590;899931;2437365;8228756;49759;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.demand_accesses::cpu0.inst;69961086;17706590;899931;2437365;8228756;49759;number of demand (read+write) accesses 
system.cpu0.icache.demand_accesses::total;69961086;17706590;899931;2437365;8228756;49759;number of demand (read+write) accesses 
system.cpu0.icache.overall_accesses::cpu0.inst;69961086;17706590;899931;2437365;8228756;49759;number of overall (read+write) accesses 
system.cpu0.icache.overall_accesses::total;69961086;17706590;899931;2437365;8228756;49759;number of overall (read+write) accesses 
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst;0.010033;0.013243;0.002210;0.003226;0.001070;0.004200;miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_miss_rate::total;0.010033;0.013243;0.002210;0.003226;0.001070;0.004200;miss rate for ReadReq accesses 
system.cpu0.icache.demand_miss_rate::cpu0.inst;0.010033;0.013243;0.002210;0.003226;0.001070;0.004200;miss rate for demand accesses 
system.cpu0.icache.demand_miss_rate::total;0.010033;0.013243;0.002210;0.003226;0.001070;0.004200;miss rate for demand accesses 
system.cpu0.icache.overall_miss_rate::cpu0.inst;0.010033;0.013243;0.002210;0.003226;0.001070;0.004200;miss rate for overall accesses 
system.cpu0.icache.overall_miss_rate::total;0.010033;0.013243;0.002210;0.003226;0.001070;0.004200;miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst;95862.779542;97010.831687;101441.804927;97864.570084;98974.105622;95547.846890;average ReadReq miss latency 
system.cpu0.icache.ReadReq_avg_miss_latency::total;95862.779542;97010.831687;101441.804927;97864.570084;98974.105622;95547.846890;average ReadReq miss latency 
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst;95862.779542;97010.831687;101441.804927;97864.570084;98974.105622;95547.846890;average overall miss latency 
system.cpu0.icache.demand_avg_miss_latency::total;95862.779542;97010.831687;101441.804927;97864.570084;98974.105622;95547.846890;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst;95862.779542;97010.831687;101441.804927;97864.570084;98974.105622;95547.846890;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::total;95862.779542;97010.831687;101441.804927;97864.570084;98974.105622;95547.846890;average overall miss latency 
system.cpu0.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst;701938;234497;1989;7862;8805;209;number of ReadReq MSHR misses 
system.cpu0.icache.ReadReq_mshr_misses::total;701938;234497;1989;7862;8805;209;number of ReadReq MSHR misses 
system.cpu0.icache.demand_mshr_misses::cpu0.inst;701938;234497;1989;7862;8805;209;number of demand (read+write) MSHR misses 
system.cpu0.icache.demand_mshr_misses::total;701938;234497;1989;7862;8805;209;number of demand (read+write) MSHR misses 
system.cpu0.icache.overall_mshr_misses::cpu0.inst;701938;234497;1989;7862;8805;209;number of overall MSHR misses 
system.cpu0.icache.overall_mshr_misses::total;701938;234497;1989;7862;8805;209;number of overall MSHR misses 
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst;49295086254;16686107002;148993250;565346750;642351000;14503500;number of ReadReq MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_latency::total;49295086254;16686107002;148993250;565346750;642351000;14503500;number of ReadReq MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst;49295086254;16686107002;148993250;565346750;642351000;14503500;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::total;49295086254;16686107002;148993250;565346750;642351000;14503500;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst;49295086254;16686107002;148993250;565346750;642351000;14503500;number of overall MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::total;49295086254;16686107002;148993250;565346750;642351000;14503500;number of overall MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst;0.010033;0.013243;0.002210;0.003226;0.001070;0.004200;mshr miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_mshr_miss_rate::total;0.010033;0.013243;0.002210;0.003226;0.001070;0.004200;mshr miss rate for ReadReq accesses 
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst;0.010033;0.013243;0.002210;0.003226;0.001070;0.004200;mshr miss rate for demand accesses 
system.cpu0.icache.demand_mshr_miss_rate::total;0.010033;0.013243;0.002210;0.003226;0.001070;0.004200;mshr miss rate for demand accesses 
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst;0.010033;0.013243;0.002210;0.003226;0.001070;0.004200;mshr miss rate for overall accesses 
system.cpu0.icache.overall_mshr_miss_rate::total;0.010033;0.013243;0.002210;0.003226;0.001070;0.004200;mshr miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst;70227.122985;71157.016943;74908.622423;71908.770033;72952.981261;69394.736842;average ReadReq mshr miss latency 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total;70227.122985;71157.016943;74908.622423;71908.770033;72952.981261;69394.736842;average ReadReq mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst;70227.122985;71157.016943;74908.622423;71908.770033;72952.981261;69394.736842;average overall mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::total;70227.122985;71157.016943;74908.622423;71908.770033;72952.981261;69394.736842;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst;70227.122985;71157.016943;74908.622423;71908.770033;72952.981261;69394.736842;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::total;70227.122985;71157.016943;74908.622423;71908.770033;72952.981261;69394.736842;average overall mshr miss latency 
system.cpu0.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu0.dcache.tags.replacements;2442703;75470;148;3035;73781;40;number of replacements 
system.cpu0.dcache.tags.tagsinuse;992.138799;928.280585;782.236950;853.750585;929.098180;863.303679;Cycle average of tags in use 
system.cpu0.dcache.tags.total_refs;14442390;5380107;15370;900018;1906375;205606;Total number of references to valid blocks. 
system.cpu0.dcache.tags.sampled_refs;2442703;75470;148;3035;73781;869;Sample count of references to valid blocks. 
system.cpu0.dcache.tags.avg_refs;5.912463;71.288022;103.851351;296.546293;25.838292;236.600690;Average number of references to valid blocks. 
system.cpu0.dcache.tags.warmup_cycle;1107238750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.dcache.tags.occ_blocks::cpu0.data;992.138799;928.280585;782.236950;853.750585;929.098180;863.303679;Average occupied blocks per requestor 
system.cpu0.dcache.tags.occ_percent::cpu0.data;0.968886;0.906524;0.763903;0.833741;0.907322;0.843070;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_percent::total;0.968886;0.906524;0.763903;0.833741;0.907322;0.843070;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_task_id_blocks::1024;873;809;772;854;866;829;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::3;11;21;16;9;3;13;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::4;862;788;756;840;862;815;Occupied blocks per task id 
system.cpu0.dcache.tags.occ_task_id_percent::1024;0.852539;0.790039;0.753906;0.833984;0.845703;0.809570;Percentage of cache occupancy per task id 
system.cpu0.dcache.tags.tag_accesses;37170499;11595897;506135;1433357;3765770;35091;Number of tag accesses 
system.cpu0.dcache.tags.data_accesses;37170499;11595897;506135;1433357;3765770;35091;Number of data accesses 
system.cpu0.dcache.ReadReq_hits::cpu0.data;9673674;3636281;167240;473565;1316671;11096;number of ReadReq hits 
system.cpu0.dcache.ReadReq_hits::total;9673674;3636281;167240;473565;1316671;11096;number of ReadReq hits 
system.cpu0.dcache.WriteReq_hits::cpu0.data;4826533;1758183;78905;225627;439639;5884;number of WriteReq hits 
system.cpu0.dcache.WriteReq_hits::total;4826533;1758183;78905;225627;439639;5884;number of WriteReq hits 
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data;156713;36169;2719;4149;4627;157;number of LoadLockedReq hits 
system.cpu0.dcache.LoadLockedReq_hits::total;156713;36169;2719;4149;4627;157;number of LoadLockedReq hits 
system.cpu0.dcache.StoreCondReq_hits::cpu0.data;148066;25360;1864;2924;3411;115;number of StoreCondReq hits 
system.cpu0.dcache.StoreCondReq_hits::total;148066;25360;1864;2924;3411;115;number of StoreCondReq hits 
system.cpu0.dcache.demand_hits::cpu0.data;14500207;5394464;246145;699192;1756310;16980;number of demand (read+write) hits 
system.cpu0.dcache.demand_hits::total;14500207;5394464;246145;699192;1756310;16980;number of demand (read+write) hits 
system.cpu0.dcache.overall_hits::cpu0.data;14500207;5394464;246145;699192;1756310;16980;number of overall hits 
system.cpu0.dcache.overall_hits::total;14500207;5394464;246145;699192;1756310;16980;number of overall hits 
system.cpu0.dcache.ReadReq_misses::cpu0.data;2282396;134989;589;4820;36193;94;number of ReadReq misses 
system.cpu0.dcache.ReadReq_misses::total;2282396;134989;589;4820;36193;94;number of ReadReq misses 
system.cpu0.dcache.WriteReq_misses::cpu0.data;222771;75062;820;1750;41932;100;number of WriteReq misses 
system.cpu0.dcache.WriteReq_misses::total;222771;75062;820;1750;41932;100;number of WriteReq misses 
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data;14337;18483;173;386;859;5;number of LoadLockedReq misses 
system.cpu0.dcache.LoadLockedReq_misses::total;14337;18483;173;386;859;5;number of LoadLockedReq misses 
system.cpu0.dcache.StoreCondReq_misses::cpu0.data;13468;25770;349;689;1002;41;number of StoreCondReq misses 
system.cpu0.dcache.StoreCondReq_misses::total;13468;25770;349;689;1002;41;number of StoreCondReq misses 
system.cpu0.dcache.demand_misses::cpu0.data;2505167;210051;1409;6570;78125;194;number of demand (read+write) misses 
system.cpu0.dcache.demand_misses::total;2505167;210051;1409;6570;78125;194;number of demand (read+write) misses 
system.cpu0.dcache.overall_misses::cpu0.data;2505167;210051;1409;6570;78125;194;number of overall misses 
system.cpu0.dcache.overall_misses::total;2505167;210051;1409;6570;78125;194;number of overall misses 
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data;206483556099;9997203661;39703500;358474000;3809745978;6539747;number of ReadReq miss cycles 
system.cpu0.dcache.ReadReq_miss_latency::total;206483556099;9997203661;39703500;358474000;3809745978;6539747;number of ReadReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data;19175130922;4873458317;46791071;105631725;4511273570;5624658;number of WriteReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::total;19175130922;4873458317;46791071;105631725;4511273570;5624658;number of WriteReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data;1141539743;1162097749;11208500;24550000;62642500;390750;number of LoadLockedReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::total;1141539743;1162097749;11208500;24550000;62642500;390750;number of LoadLockedReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data;795278663;1565449515;20463904;40688806;60423852;2217964;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::total;795278663;1565449515;20463904;40688806;60423852;2217964;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data;1584000;2594000;360000;442000;576000;;number of StoreCondFailReq miss cycles 
system.cpu0.dcache.StoreCondFailReq_miss_latency::total;1584000;2594000;360000;442000;576000;;number of StoreCondFailReq miss cycles 
system.cpu0.dcache.demand_miss_latency::cpu0.data;225658687021;14870661978;86494571;464105725;8321019548;12164405;number of demand (read+write) miss cycles 
system.cpu0.dcache.demand_miss_latency::total;225658687021;14870661978;86494571;464105725;8321019548;12164405;number of demand (read+write) miss cycles 
system.cpu0.dcache.overall_miss_latency::cpu0.data;225658687021;14870661978;86494571;464105725;8321019548;12164405;number of overall miss cycles 
system.cpu0.dcache.overall_miss_latency::total;225658687021;14870661978;86494571;464105725;8321019548;12164405;number of overall miss cycles 
system.cpu0.dcache.ReadReq_accesses::cpu0.data;11956070;3771270;167829;478385;1352864;11190;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.ReadReq_accesses::total;11956070;3771270;167829;478385;1352864;11190;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::cpu0.data;5049304;1833245;79725;227377;481571;5984;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::total;5049304;1833245;79725;227377;481571;5984;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data;171050;54652;2892;4535;5486;162;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::total;171050;54652;2892;4535;5486;162;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data;161534;51130;2213;3613;4413;156;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::total;161534;51130;2213;3613;4413;156;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.demand_accesses::cpu0.data;17005374;5604515;247554;705762;1834435;17174;number of demand (read+write) accesses 
system.cpu0.dcache.demand_accesses::total;17005374;5604515;247554;705762;1834435;17174;number of demand (read+write) accesses 
system.cpu0.dcache.overall_accesses::cpu0.data;17005374;5604515;247554;705762;1834435;17174;number of overall (read+write) accesses 
system.cpu0.dcache.overall_accesses::total;17005374;5604515;247554;705762;1834435;17174;number of overall (read+write) accesses 
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data;0.190899;0.035794;0.003510;0.010076;0.026753;0.008400;miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_miss_rate::total;0.190899;0.035794;0.003510;0.010076;0.026753;0.008400;miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data;0.044119;0.040945;0.010285;0.007696;0.087073;0.016711;miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::total;0.044119;0.040945;0.010285;0.007696;0.087073;0.016711;miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data;0.083818;0.338194;0.059820;0.085116;0.156580;0.030864;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::total;0.083818;0.338194;0.059820;0.085116;0.156580;0.030864;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data;0.083376;0.504009;0.157704;0.190700;0.227056;0.262821;miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::total;0.083376;0.504009;0.157704;0.190700;0.227056;0.262821;miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_miss_rate::cpu0.data;0.147316;0.037479;0.005692;0.009309;0.042588;0.011296;miss rate for demand accesses 
system.cpu0.dcache.demand_miss_rate::total;0.147316;0.037479;0.005692;0.009309;0.042588;0.011296;miss rate for demand accesses 
system.cpu0.dcache.overall_miss_rate::cpu0.data;0.147316;0.037479;0.005692;0.009309;0.042588;0.011296;miss rate for overall accesses 
system.cpu0.dcache.overall_miss_rate::total;0.147316;0.037479;0.005692;0.009309;0.042588;0.011296;miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data;90467.892556;74059.394921;67408.319185;74372.199170;105261.956124;69571.776596;average ReadReq miss latency 
system.cpu0.dcache.ReadReq_avg_miss_latency::total;90467.892556;74059.394921;67408.319185;74372.199170;105261.956124;69571.776596;average ReadReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data;86075.525638;64925.772255;57062.281707;60360.985714;107585.461461;56246.580000;average WriteReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::total;86075.525638;64925.772255;57062.281707;60360.985714;107585.461461;56246.580000;average WriteReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data;79621.939248;62873.870530;64789.017341;63601.036269;72924.912689;78150;average LoadLockedReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total;79621.939248;62873.870530;64789.017341;63601.036269;72924.912689;78150;average LoadLockedReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data;59049.499777;60746.973807;58635.828080;59054.870827;60303.245509;54096.682927;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total;59049.499777;60746.973807;58635.828080;59054.870827;60303.245509;54096.682927;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data;90077.303038;70795.482897;61387.204400;70640.140791;106509.050214;62703.118557;average overall miss latency 
system.cpu0.dcache.demand_avg_miss_latency::total;90077.303038;70795.482897;61387.204400;70640.140791;106509.050214;62703.118557;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data;90077.303038;70795.482897;61387.204400;70640.140791;106509.050214;62703.118557;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::total;90077.303038;70795.482897;61387.204400;70640.140791;106509.050214;62703.118557;average overall miss latency 
system.cpu0.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.dcache.writebacks::writebacks;288001;35623;76;865;46420;10;number of writebacks 
system.cpu0.dcache.writebacks::total;288001;35623;76;865;46420;10;number of writebacks 
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data;2282396;134989;589;4820;36193;94;number of ReadReq MSHR misses 
system.cpu0.dcache.ReadReq_mshr_misses::total;2282396;134989;589;4820;36193;94;number of ReadReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data;222771;75062;820;1750;41932;100;number of WriteReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::total;222771;75062;820;1750;41932;100;number of WriteReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data;14337;18483;173;386;859;5;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::total;14337;18483;173;386;859;5;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data;13467;25749;349;689;1001;41;number of StoreCondReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::total;13467;25749;349;689;1001;41;number of StoreCondReq MSHR misses 
system.cpu0.dcache.demand_mshr_misses::cpu0.data;2505167;210051;1409;6570;78125;194;number of demand (read+write) MSHR misses 
system.cpu0.dcache.demand_mshr_misses::total;2505167;210051;1409;6570;78125;194;number of demand (read+write) MSHR misses 
system.cpu0.dcache.overall_mshr_misses::cpu0.data;2505167;210051;1409;6570;78125;194;number of overall MSHR misses 
system.cpu0.dcache.overall_mshr_misses::total;2505167;210051;1409;6570;78125;194;number of overall MSHR misses 
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data;150476400901;6795058339;26319500;244003000;2840317022;4327253;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_miss_latency::total;150476400901;6795058339;26319500;244003000;2840317022;4327253;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data;13569739078;2915595683;20990929;54987275;3378639430;2377342;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::total;13569739078;2915595683;20990929;54987275;3378639430;2377342;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data;787088257;753568251;7362500;15975000;42709500;276250;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total;787088257;753568251;7362500;15975000;42709500;276250;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data;451930337;961590485;11841096;23540194;36955148;920036;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total;451930337;961590485;11841096;23540194;36955148;920036;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data;1100000;1780000;250000;310000;400000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total;1100000;1780000;250000;310000;400000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data;164046139979;9710654022;47310429;298990275;6218956452;6704595;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::total;164046139979;9710654022;47310429;298990275;6218956452;6704595;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data;164046139979;9710654022;47310429;298990275;6218956452;6704595;number of overall MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::total;164046139979;9710654022;47310429;298990275;6218956452;6704595;number of overall MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data;1141591000;1063422000;928841000;1049844000;839740000;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total;1141591000;1063422000;928841000;1049844000;839740000;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data;2771140000;1393034000;363982000;440454000;390418000;5782000;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total;2771140000;1393034000;363982000;440454000;390418000;5782000;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data;3912731000;2456456000;1292823000;1490298000;1230158000;5782000;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::total;3912731000;2456456000;1292823000;1490298000;1230158000;5782000;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data;0.190899;0.035794;0.003510;0.010076;0.026753;0.008400;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_mshr_miss_rate::total;0.190899;0.035794;0.003510;0.010076;0.026753;0.008400;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data;0.044119;0.040945;0.010285;0.007696;0.087073;0.016711;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::total;0.044119;0.040945;0.010285;0.007696;0.087073;0.016711;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data;0.083818;0.338194;0.059820;0.085116;0.156580;0.030864;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total;0.083818;0.338194;0.059820;0.085116;0.156580;0.030864;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data;0.083369;0.503599;0.157704;0.190700;0.226830;0.262821;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total;0.083369;0.503599;0.157704;0.190700;0.226830;0.262821;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data;0.147316;0.037479;0.005692;0.009309;0.042588;0.011296;mshr miss rate for demand accesses 
system.cpu0.dcache.demand_mshr_miss_rate::total;0.147316;0.037479;0.005692;0.009309;0.042588;0.011296;mshr miss rate for demand accesses 
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data;0.147316;0.037479;0.005692;0.009309;0.042588;0.011296;mshr miss rate for overall accesses 
system.cpu0.dcache.overall_mshr_miss_rate::total;0.147316;0.037479;0.005692;0.009309;0.042588;0.011296;mshr miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data;65929.138020;50337.867078;44685.059423;50623.029046;78476.971293;46034.606383;average ReadReq mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total;65929.138020;50337.867078;44685.059423;50623.029046;78476.971293;46034.606383;average ReadReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data;60913.400209;38842.499307;25598.693902;31421.300000;80574.249499;23773.420000;average WriteReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total;60913.400209;38842.499307;25598.693902;31421.300000;80574.249499;23773.420000;average WriteReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data;54899.090256;40770.884110;42557.803468;41386.010363;49720.023283;55250;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total;54899.090256;40770.884110;42557.803468;41386.010363;49720.023283;55250;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data;33558.352788;37344.770088;33928.641834;34165.738752;36918.229770;22439.902439;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total;33558.352788;37344.770088;33928.641834;34165.738752;36918.229770;22439.902439;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data;65483.115489;46229.982347;33577.309439;45508.413242;79602.642586;34559.768041;average overall mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::total;65483.115489;46229.982347;33577.309439;45508.413242;79602.642586;34559.768041;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data;65483.115489;46229.982347;33577.309439;45508.413242;79602.642586;34559.768041;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::total;65483.115489;46229.982347;33577.309439;45508.413242;79602.642586;34559.768041;average overall mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu1.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu1.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu1.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu1.dtb.read_hits;4455842;538157;195352;81558;1207708;8521;DTB read hits 
system.cpu1.dtb.read_misses;0;371;108;13;5124;0;DTB read misses 
system.cpu1.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu1.dtb.read_accesses;0;34037;132777;319;1062624;0;DTB read accesses 
system.cpu1.dtb.write_hits;2636965;325992;130961;44095;417145;4523;DTB write hits 
system.cpu1.dtb.write_misses;0;106;18;5;49870;0;DTB write misses 
system.cpu1.dtb.write_acv;0;5;9;0;0;0;DTB write access violations 
system.cpu1.dtb.write_accesses;0;15515;86253;147;304773;0;DTB write accesses 
system.cpu1.dtb.data_hits;7092807;864149;326313;125653;1624853;13044;DTB hits 
system.cpu1.dtb.data_misses;0;477;126;18;54994;0;DTB misses 
system.cpu1.dtb.data_acv;0;5;9;0;0;0;DTB access violations 
system.cpu1.dtb.data_accesses;0;49552;219030;466;1367397;0;DTB accesses 
system.cpu1.itb.fetch_hits;1521856;406618;572251;48960;6754159;5155;ITB hits 
system.cpu1.itb.fetch_misses;0;152;144;10;12;0;ITB misses 
system.cpu1.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu1.itb.fetch_accesses;1521856;406770;572395;48970;6754171;5155;ITB accesses 
system.cpu1.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu1.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu1.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu1.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu1.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu1.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu1.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu1.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu1.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu1.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu1.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu1.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu1.numCycles;483304351;112863795;10280722;20312620;28808482;2343753;number of cpu cycles simulated 
system.cpu1.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu1.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu1.committedInsts;21834207;2601875;837633;373825;7412249;38516;Number of instructions committed 
system.cpu1.committedOps;21834207;2601875;837633;373825;7412249;38516;Number of ops (including micro ops) committed 
system.cpu1.num_int_alu_accesses;21132050;2502668;811211;358265;4140059;36849;Number of integer alu accesses 
system.cpu1.num_fp_alu_accesses;258241;3752;407;1190;3181513;0;Number of float alu accesses 
system.cpu1.num_func_calls;767595;93649;26717;15284;26957;1600;number of times a function call or return occured 
system.cpu1.num_conditional_control_insts;2047734;218333;81355;28737;309987;2898;number of instructions that are conditional controls 
system.cpu1.num_int_insts;21132050;2502668;811211;358265;4140059;36849;number of integer instructions 
system.cpu1.num_fp_insts;258241;3752;407;1190;3181513;0;number of float instructions 
system.cpu1.num_int_register_reads;29509368;3490272;1112510;492958;8628732;50061;number of times the integer registers were read 
system.cpu1.num_int_register_writes;16099391;1934634;588399;281697;3318227;29129;number of times the integer registers were written 
system.cpu1.num_fp_register_reads;125029;2433;281;611;5408842;0;number of times the floating registers were read 
system.cpu1.num_fp_register_writes;128798;2420;102;622;3147473;0;number of times the floating registers were written 
system.cpu1.num_mem_refs;7124772;866464;326721;126045;1685527;13069;number of memory refs 
system.cpu1.num_load_insts;4471096;539006;195579;81666;1218059;8521;Number of load instructions 
system.cpu1.num_store_insts;2653676;327458;131142;44379;467468;4548;Number of store instructions 
system.cpu1.num_idle_cycles;420133691.999659;105612050.260113;7875637.912662;19273814.544248;9922597.611381;2237091.620858;Number of idle cycles 
system.cpu1.num_busy_cycles;63170659.000341;7251744.739887;2405084.087338;1038805.455752;18885884.388619;106661.379142;Number of busy cycles 
system.cpu1.not_idle_fraction;0.130706;0.064252;0.233941;0.051141;0.655567;0.045509;Percentage of non-idle cycles 
system.cpu1.idle_fraction;0.869294;0.935748;0.766059;0.948859;0.344433;0.954491;Percentage of idle cycles 
system.cpu1.Branches;3128246;356038;116461;51380;349261;5307;Number of branches fetched 
system.cpu1.op_class::No_OpClass;108867;21324;13380;2313;136418;224;Class of executed instruction 
system.cpu1.op_class::IntAlu;13870141;1601706;482547;226083;1948597;23151;Class of executed instruction 
system.cpu1.op_class::IntMult;59277;9155;771;1359;2605;140;Class of executed instruction 
system.cpu1.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::FloatAdd;12028;1176;30;69;1605988;0;Class of executed instruction 
system.cpu1.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::FloatCvt;0;0;0;21;5;0;Class of executed instruction 
system.cpu1.op_class::FloatMult;0;0;0;0;1507542;0;Class of executed instruction 
system.cpu1.op_class::FloatDiv;4;227;0;4;0;0;Class of executed instruction 
system.cpu1.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::MemRead;4560676;549069;197471;83383;1221580;8700;Class of executed instruction 
system.cpu1.op_class::MemWrite;2709182;327533;131423;44393;467614;4548;Class of executed instruction 
system.cpu1.op_class::IprAccess;514032;92167;12146;16218;576894;1753;Class of executed instruction 
system.cpu1.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::total;21834207;2602357;837768;373843;7467243;38516;Class of executed instruction 
system.cpu1.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu1.kern.inst.quiesce;7955;1167;92;223;132;25;number of quiesce instructions executed 
system.cpu1.kern.inst.hwrei;120520;21681;2666;3879;61165;430;number of hwrei instructions executed 
system.cpu1.kern.ipl_count::0;35867;4944;661;923;1526;97;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::22;4466;1155;106;208;295;24;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::30;1599;28;8;16;28;1;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::31;65103;12496;1358;2237;3570;260;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::total;107035;18623;2133;3384;5419;382;number of times we switched to this ipl 
system.cpu1.kern.ipl_good::0;35097;4942;661;923;1526;97;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::22;4466;1155;106;208;295;24;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::30;1599;28;8;16;28;1;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::31;33505;4914;653;907;1498;96;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::total;74667;11039;1428;2054;3347;218;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_ticks::0;3975438130000;1089971090000;98367060000;195227820000;274156610000;22659120000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::22;14082220000;3552240000;336000000;640800000;972100000;73230000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::30;11799550000;273940000;79790000;142700000;238640000;9880000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::31;831723330000;34827230000;4037820000;7114880000;12717470000;695300000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::total;4833043230000;1128624500000;102820670000;203126200000;288084820000;23437530000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_used::0;0.978532;0.999595;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::31;0.514646;0.393246;0.480854;0.405454;0.419608;0.369231;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::total;0.697594;0.592762;0.669480;0.606974;0.617642;0.570681;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wripir;1501;7;1;4;22;;number of callpals executed 
system.cpu1.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpctx;3050;55;13;17;36;;number of callpals executed 
system.cpu1.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpipl;94148;16158;1870;2912;4651;332;number of callpals executed 
system.cpu1.kern.callpal::rdps;8918;2344;212;420;590;48;number of callpals executed 
system.cpu1.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu1.kern.callpal::rti;6828;1282;149;248;445;25;number of callpals executed 
system.cpu1.kern.callpal::rdunique;1;;;2;45;;number of callpals executed 
system.cpu1.kern.callpal::total;114460;19864;2273;3627;5836;405;number of callpals executed 
system.cpu1.kern.mode_switch::kernel;1854;167;70;32;332;0;number of protection mode switches 
system.cpu1.kern.mode_switch::user;0;101;52;24;301;0;number of protection mode switches 
system.cpu1.kern.mode_switch::idle;7257;1169;93;233;149;25;number of protection mode switches 
system.cpu1.kern.mode_switch_good::kernel;0.820928;0.610778;0.757143;1;0.957831;nan;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::user;nan;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::idle;0.209729;0.000855;0.010753;0.034335;0.114094;0;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::total;0.334102;0.141962;0.493023;0.221453;0.813299;0;fraction of useful protection mode switches 
system.cpu1.kern.mode_ticks::kernel;404045250000;10875430000;5526520000;1341790000;18955170000;0;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::user;0;4233980000;15489940000;60850000;164932750000;0;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::idle;4320751460000;1221761570000;0;245836430000;95802480000;0;number of ticks spent at the given mode 
system.cpu1.kern.swap_context;3051;55;13;17;36;0;number of times the context was actually changed 
system.cpu1.icache.tags.replacements;360703;14451;5271;2333;6550;104;number of replacements 
system.cpu1.icache.tags.tagsinuse;443.329577;490.874907;511.999903;512;512;512;Cycle average of tags in use 
system.cpu1.icache.tags.total_refs;15615674;8251785;861442;327631;4854162;2853307;Total number of references to valid blocks. 
system.cpu1.icache.tags.sampled_refs;360703;14451;5271;2333;6550;616;Sample count of references to valid blocks. 
system.cpu1.icache.tags.avg_refs;43.292332;571.018269;163.430469;140.433348;741.093435;4631.991883;Average number of references to valid blocks. 
system.cpu1.icache.tags.warmup_cycle;0;5948337928750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.icache.tags.occ_blocks::cpu1.inst;443.329577;490.874907;511.999903;512;512;512;Average occupied blocks per requestor 
system.cpu1.icache.tags.occ_percent::cpu1.inst;0.865878;0.958740;1.000000;1;1;1;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_percent::total;0.865878;0.958740;1.000000;1;1;1;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_task_id_blocks::1024;486;511;512;512;512;512;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::2;2;20;2;9;2;2;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::3;12;306;1;5;;28;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::4;472;109;509;498;510;482;Occupied blocks per task id 
system.cpu1.icache.tags.occ_task_id_percent::1024;0.949219;0.998047;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu1.icache.tags.tag_accesses;44029610;5219194;1680806;750019;14941036;77136;Number of tag accesses 
system.cpu1.icache.tags.data_accesses;44029610;5219194;1680806;750019;14941036;77136;Number of data accesses 
system.cpu1.icache.ReadReq_hits::cpu1.inst;21473011;2587880;832495;371510;7460693;38412;number of ReadReq hits 
system.cpu1.icache.ReadReq_hits::total;21473011;2587880;832495;371510;7460693;38412;number of ReadReq hits 
system.cpu1.icache.demand_hits::cpu1.inst;21473011;2587880;832495;371510;7460693;38412;number of demand (read+write) hits 
system.cpu1.icache.demand_hits::total;21473011;2587880;832495;371510;7460693;38412;number of demand (read+write) hits 
system.cpu1.icache.overall_hits::cpu1.inst;21473011;2587880;832495;371510;7460693;38412;number of overall hits 
system.cpu1.icache.overall_hits::total;21473011;2587880;832495;371510;7460693;38412;number of overall hits 
system.cpu1.icache.ReadReq_misses::cpu1.inst;361196;14478;5272;2333;6550;104;number of ReadReq misses 
system.cpu1.icache.ReadReq_misses::total;361196;14478;5272;2333;6550;104;number of ReadReq misses 
system.cpu1.icache.demand_misses::cpu1.inst;361196;14478;5272;2333;6550;104;number of demand (read+write) misses 
system.cpu1.icache.demand_misses::total;361196;14478;5272;2333;6550;104;number of demand (read+write) misses 
system.cpu1.icache.overall_misses::cpu1.inst;361196;14478;5272;2333;6550;104;number of overall misses 
system.cpu1.icache.overall_misses::total;361196;14478;5272;2333;6550;104;number of overall misses 
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst;34767020249;1426364750;505515250;227664750;652537499;10385000;number of ReadReq miss cycles 
system.cpu1.icache.ReadReq_miss_latency::total;34767020249;1426364750;505515250;227664750;652537499;10385000;number of ReadReq miss cycles 
system.cpu1.icache.demand_miss_latency::cpu1.inst;34767020249;1426364750;505515250;227664750;652537499;10385000;number of demand (read+write) miss cycles 
system.cpu1.icache.demand_miss_latency::total;34767020249;1426364750;505515250;227664750;652537499;10385000;number of demand (read+write) miss cycles 
system.cpu1.icache.overall_miss_latency::cpu1.inst;34767020249;1426364750;505515250;227664750;652537499;10385000;number of overall miss cycles 
system.cpu1.icache.overall_miss_latency::total;34767020249;1426364750;505515250;227664750;652537499;10385000;number of overall miss cycles 
system.cpu1.icache.ReadReq_accesses::cpu1.inst;21834207;2602358;837767;373843;7467243;38516;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.ReadReq_accesses::total;21834207;2602358;837767;373843;7467243;38516;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.demand_accesses::cpu1.inst;21834207;2602358;837767;373843;7467243;38516;number of demand (read+write) accesses 
system.cpu1.icache.demand_accesses::total;21834207;2602358;837767;373843;7467243;38516;number of demand (read+write) accesses 
system.cpu1.icache.overall_accesses::cpu1.inst;21834207;2602358;837767;373843;7467243;38516;number of overall (read+write) accesses 
system.cpu1.icache.overall_accesses::total;21834207;2602358;837767;373843;7467243;38516;number of overall (read+write) accesses 
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst;0.016543;0.005563;0.006293;0.006241;0.000877;0.002700;miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_miss_rate::total;0.016543;0.005563;0.006293;0.006241;0.000877;0.002700;miss rate for ReadReq accesses 
system.cpu1.icache.demand_miss_rate::cpu1.inst;0.016543;0.005563;0.006293;0.006241;0.000877;0.002700;miss rate for demand accesses 
system.cpu1.icache.demand_miss_rate::total;0.016543;0.005563;0.006293;0.006241;0.000877;0.002700;miss rate for demand accesses 
system.cpu1.icache.overall_miss_rate::cpu1.inst;0.016543;0.005563;0.006293;0.006241;0.000877;0.002700;miss rate for overall accesses 
system.cpu1.icache.overall_miss_rate::total;0.016543;0.005563;0.006293;0.006241;0.000877;0.002700;miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst;96255.274834;98519.460561;95886.807663;97584.547793;99624.045649;99855.769231;average ReadReq miss latency 
system.cpu1.icache.ReadReq_avg_miss_latency::total;96255.274834;98519.460561;95886.807663;97584.547793;99624.045649;99855.769231;average ReadReq miss latency 
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst;96255.274834;98519.460561;95886.807663;97584.547793;99624.045649;99855.769231;average overall miss latency 
system.cpu1.icache.demand_avg_miss_latency::total;96255.274834;98519.460561;95886.807663;97584.547793;99624.045649;99855.769231;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst;96255.274834;98519.460561;95886.807663;97584.547793;99624.045649;99855.769231;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::total;96255.274834;98519.460561;95886.807663;97584.547793;99624.045649;99855.769231;average overall miss latency 
system.cpu1.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst;361196;14478;5272;2333;6550;104;number of ReadReq MSHR misses 
system.cpu1.icache.ReadReq_mshr_misses::total;361196;14478;5272;2333;6550;104;number of ReadReq MSHR misses 
system.cpu1.icache.demand_mshr_misses::cpu1.inst;361196;14478;5272;2333;6550;104;number of demand (read+write) MSHR misses 
system.cpu1.icache.demand_mshr_misses::total;361196;14478;5272;2333;6550;104;number of demand (read+write) MSHR misses 
system.cpu1.icache.overall_mshr_misses::cpu1.inst;361196;14478;5272;2333;6550;104;number of overall MSHR misses 
system.cpu1.icache.overall_mshr_misses::total;361196;14478;5272;2333;6550;104;number of overall MSHR misses 
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst;25495840751;1047198250;369924750;167495250;483381501;7675000;number of ReadReq MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_latency::total;25495840751;1047198250;369924750;167495250;483381501;7675000;number of ReadReq MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst;25495840751;1047198250;369924750;167495250;483381501;7675000;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::total;25495840751;1047198250;369924750;167495250;483381501;7675000;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst;25495840751;1047198250;369924750;167495250;483381501;7675000;number of overall MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::total;25495840751;1047198250;369924750;167495250;483381501;7675000;number of overall MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst;0.016543;0.005563;0.006293;0.006241;0.000877;0.002700;mshr miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_mshr_miss_rate::total;0.016543;0.005563;0.006293;0.006241;0.000877;0.002700;mshr miss rate for ReadReq accesses 
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst;0.016543;0.005563;0.006293;0.006241;0.000877;0.002700;mshr miss rate for demand accesses 
system.cpu1.icache.demand_mshr_miss_rate::total;0.016543;0.005563;0.006293;0.006241;0.000877;0.002700;mshr miss rate for demand accesses 
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst;0.016543;0.005563;0.006293;0.006241;0.000877;0.002700;mshr miss rate for overall accesses 
system.cpu1.icache.overall_mshr_miss_rate::total;0.016543;0.005563;0.006293;0.006241;0.000877;0.002700;mshr miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst;70587.273256;72330.311507;70167.820561;71793.934848;73798.702443;73798.076923;average ReadReq mshr miss latency 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total;70587.273256;72330.311507;70167.820561;71793.934848;73798.702443;73798.076923;average ReadReq mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst;70587.273256;72330.311507;70167.820561;71793.934848;73798.702443;73798.076923;average overall mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::total;70587.273256;72330.311507;70167.820561;71793.934848;73798.702443;73798.076923;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst;70587.273256;72330.311507;70167.820561;71793.934848;73798.702443;73798.076923;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::total;70587.273256;72330.311507;70167.820561;71793.934848;73798.702443;73798.076923;average overall mshr miss latency 
system.cpu1.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.dcache.tags.replacements;117939;12617;5060;401;64795;27;number of replacements 
system.cpu1.dcache.tags.tagsinuse;659.678031;651.762589;922.611555;802.385433;955.869098;895.985417;Cycle average of tags in use 
system.cpu1.dcache.tags.total_refs;5828648;1703369;422364;23345;1500989;226682;Total number of references to valid blocks. 
system.cpu1.dcache.tags.sampled_refs;117939;12617;5060;401;64795;882;Sample count of references to valid blocks. 
system.cpu1.dcache.tags.avg_refs;49.420870;135.005865;83.471146;58.216958;23.165198;257.009070;Average number of references to valid blocks. 
system.cpu1.dcache.tags.warmup_cycle;0;5949589068750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.dcache.tags.occ_blocks::cpu1.data;659.678031;651.762589;922.611555;802.385433;955.869098;895.985417;Average occupied blocks per requestor 
system.cpu1.dcache.tags.occ_percent::cpu1.data;0.644217;0.636487;0.900988;0.783580;0.933466;0.874986;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_percent::total;0.644217;0.636487;0.900988;0.783580;0.933466;0.874986;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_task_id_blocks::1024;673;1024;799;800;899;855;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::2;1;767;;3;1;1;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::3;7;149;4;3;3;17;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::4;665;15;795;794;895;837;Occupied blocks per task id 
system.cpu1.dcache.tags.occ_task_id_percent::1024;0.657227;1;0.780273;0.781250;0.877930;0.834961;Percentage of cache occupancy per task id 
system.cpu1.dcache.tags.tag_accesses;14476351;1747345;657926;252626;3327231;26175;Number of tag accesses 
system.cpu1.dcache.tags.data_accesses;14476351;1747345;657926;252626;3327231;26175;Number of data accesses 
system.cpu1.dcache.ReadReq_hits::cpu1.data;4250330;520655;191351;79498;1182314;8296;number of ReadReq hits 
system.cpu1.dcache.ReadReq_hits::total;4250330;520655;191351;79498;1182314;8296;number of ReadReq hits 
system.cpu1.dcache.WriteReq_hits::cpu1.data;2470037;309949;127458;42456;375125;4366;number of WriteReq hits 
system.cpu1.dcache.WriteReq_hits::total;2470037;309949;127458;42456;375125;4366;number of WriteReq hits 
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data;41789;4839;956;777;1590;92;number of LoadLockedReq hits 
system.cpu1.dcache.LoadLockedReq_hits::total;41789;4839;956;777;1590;92;number of LoadLockedReq hits 
system.cpu1.dcache.StoreCondReq_hits::cpu1.data;31492;3705;968;630;1455;67;number of StoreCondReq hits 
system.cpu1.dcache.StoreCondReq_hits::total;31492;3705;968;630;1455;67;number of StoreCondReq hits 
system.cpu1.dcache.demand_hits::cpu1.data;6720367;830604;318809;121954;1557439;12662;number of demand (read+write) hits 
system.cpu1.dcache.demand_hits::total;6720367;830604;318809;121954;1557439;12662;number of demand (read+write) hits 
system.cpu1.dcache.overall_hits::cpu1.data;6720367;830604;318809;121954;1557439;12662;number of overall hits 
system.cpu1.dcache.overall_hits::total;6720367;830604;318809;121954;1557439;12662;number of overall hits 
system.cpu1.dcache.ReadReq_misses::cpu1.data;162869;12933;3036;1262;28426;127;number of ReadReq misses 
system.cpu1.dcache.ReadReq_misses::total;162869;12933;3036;1262;28426;127;number of ReadReq misses 
system.cpu1.dcache.WriteReq_misses::cpu1.data;112462;9905;2310;560;39520;34;number of WriteReq misses 
system.cpu1.dcache.WriteReq_misses::total;112462;9905;2310;560;39520;34;number of WriteReq misses 
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data;16068;208;128;116;605;6;number of LoadLockedReq misses 
system.cpu1.dcache.LoadLockedReq_misses::total;16068;208;128;116;605;6;number of LoadLockedReq misses 
system.cpu1.dcache.StoreCondReq_misses::cpu1.data;24715;1293;108;243;682;23;number of StoreCondReq misses 
system.cpu1.dcache.StoreCondReq_misses::total;24715;1293;108;243;682;23;number of StoreCondReq misses 
system.cpu1.dcache.demand_misses::cpu1.data;275331;22838;5346;1822;67946;161;number of demand (read+write) misses 
system.cpu1.dcache.demand_misses::total;275331;22838;5346;1822;67946;161;number of demand (read+write) misses 
system.cpu1.dcache.overall_misses::cpu1.data;275331;22838;5346;1822;67946;161;number of overall misses 
system.cpu1.dcache.overall_misses::total;275331;22838;5346;1822;67946;161;number of overall misses 
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data;12819136679;1021221558;278369948;91618112;2963556681;8399999;number of ReadReq miss cycles 
system.cpu1.dcache.ReadReq_miss_latency::total;12819136679;1021221558;278369948;91618112;2963556681;8399999;number of ReadReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data;9010393681;800512168;212609126;35253485;4321916926;2470981;number of WriteReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::total;9010393681;800512168;212609126;35253485;4321916926;2470981;number of WriteReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data;1094259692;16865750;10794000;7424250;40947750;463500;number of LoadLockedReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::total;1094259692;16865750;10794000;7424250;40947750;463500;number of LoadLockedReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data;1491848287;69600878;5996943;13912903;41171928;963990;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::total;1491848287;69600878;5996943;13912903;41171928;963990;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data;9514999;586999;216000;360000;802000;360000;number of StoreCondFailReq miss cycles 
system.cpu1.dcache.StoreCondFailReq_miss_latency::total;9514999;586999;216000;360000;802000;360000;number of StoreCondFailReq miss cycles 
system.cpu1.dcache.demand_miss_latency::cpu1.data;21829530360;1821733726;490979074;126871597;7285473607;10870980;number of demand (read+write) miss cycles 
system.cpu1.dcache.demand_miss_latency::total;21829530360;1821733726;490979074;126871597;7285473607;10870980;number of demand (read+write) miss cycles 
system.cpu1.dcache.overall_miss_latency::cpu1.data;21829530360;1821733726;490979074;126871597;7285473607;10870980;number of overall miss cycles 
system.cpu1.dcache.overall_miss_latency::total;21829530360;1821733726;490979074;126871597;7285473607;10870980;number of overall miss cycles 
system.cpu1.dcache.ReadReq_accesses::cpu1.data;4413199;533588;194387;80760;1210740;8423;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.ReadReq_accesses::total;4413199;533588;194387;80760;1210740;8423;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::cpu1.data;2582499;319854;129768;43016;414645;4400;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::total;2582499;319854;129768;43016;414645;4400;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data;57857;5047;1084;893;2195;98;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::total;57857;5047;1084;893;2195;98;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data;56207;4998;1076;873;2137;90;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::total;56207;4998;1076;873;2137;90;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.demand_accesses::cpu1.data;6995698;853442;324155;123776;1625385;12823;number of demand (read+write) accesses 
system.cpu1.dcache.demand_accesses::total;6995698;853442;324155;123776;1625385;12823;number of demand (read+write) accesses 
system.cpu1.dcache.overall_accesses::cpu1.data;6995698;853442;324155;123776;1625385;12823;number of overall (read+write) accesses 
system.cpu1.dcache.overall_accesses::total;6995698;853442;324155;123776;1625385;12823;number of overall (read+write) accesses 
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data;0.036905;0.024238;0.015618;0.015627;0.023478;0.015078;miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_miss_rate::total;0.036905;0.024238;0.015618;0.015627;0.023478;0.015078;miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data;0.043548;0.030967;0.017801;0.013018;0.095310;0.007727;miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::total;0.043548;0.030967;0.017801;0.013018;0.095310;0.007727;miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data;0.277719;0.041213;0.118081;0.129899;0.275626;0.061224;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::total;0.277719;0.041213;0.118081;0.129899;0.275626;0.061224;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data;0.439714;0.258703;0.100372;0.278351;0.319139;0.255556;miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::total;0.439714;0.258703;0.100372;0.278351;0.319139;0.255556;miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_miss_rate::cpu1.data;0.039357;0.026760;0.016492;0.014720;0.041803;0.012556;miss rate for demand accesses 
system.cpu1.dcache.demand_miss_rate::total;0.039357;0.026760;0.016492;0.014720;0.041803;0.012556;miss rate for demand accesses 
system.cpu1.dcache.overall_miss_rate::cpu1.data;0.039357;0.026760;0.016492;0.014720;0.041803;0.012556;miss rate for overall accesses 
system.cpu1.dcache.overall_miss_rate::total;0.039357;0.026760;0.016492;0.014720;0.041803;0.012556;miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data;78708.266638;78962.464857;91689.706192;72597.553090;104255.142510;66141.724409;average ReadReq miss latency 
system.cpu1.dcache.ReadReq_avg_miss_latency::total;78708.266638;78962.464857;91689.706192;72597.553090;104255.142510;66141.724409;average ReadReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data;80119.450846;80818.997274;92038.582684;62952.651786;109360.246103;72675.911765;average WriteReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::total;80119.450846;80818.997274;92038.582684;62952.651786;109360.246103;72675.911765;average WriteReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data;68101.798108;81085.336538;84328.125000;64002.155172;67682.231405;77250;average LoadLockedReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total;68101.798108;81085.336538;84328.125000;64002.155172;67682.231405;77250;average LoadLockedReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data;60362.058952;53828.985305;55527.250000;57254.744856;60369.395894;41912.608696;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total;60362.058952;53828.985305;55527.250000;57254.744856;60369.395894;41912.608696;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data;79284.680476;79767.655924;91840.455294;69633.148738;107224.466591;67521.614907;average overall miss latency 
system.cpu1.dcache.demand_avg_miss_latency::total;79284.680476;79767.655924;91840.455294;69633.148738;107224.466591;67521.614907;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data;79284.680476;79767.655924;91840.455294;69633.148738;107224.466591;67521.614907;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::total;79284.680476;79767.655924;91840.455294;69633.148738;107224.466591;67521.614907;average overall miss latency 
system.cpu1.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.dcache.writebacks::writebacks;48666;7197;3111;136;41796;12;number of writebacks 
system.cpu1.dcache.writebacks::total;48666;7197;3111;136;41796;12;number of writebacks 
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data;162869;12933;3036;1262;28426;127;number of ReadReq MSHR misses 
system.cpu1.dcache.ReadReq_mshr_misses::total;162869;12933;3036;1262;28426;127;number of ReadReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data;112462;9905;2310;560;39520;34;number of WriteReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::total;112462;9905;2310;560;39520;34;number of WriteReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data;16068;208;128;116;605;6;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::total;16068;208;128;116;605;6;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data;24712;1293;108;243;681;22;number of StoreCondReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::total;24712;1293;108;243;681;22;number of StoreCondReq MSHR misses 
system.cpu1.dcache.demand_mshr_misses::cpu1.data;275331;22838;5346;1822;67946;161;number of demand (read+write) MSHR misses 
system.cpu1.dcache.demand_mshr_misses::total;275331;22838;5346;1822;67946;161;number of demand (read+write) MSHR misses 
system.cpu1.dcache.overall_mshr_misses::cpu1.data;275331;22838;5346;1822;67946;161;number of overall MSHR misses 
system.cpu1.dcache.overall_mshr_misses::total;275331;22838;5346;1822;67946;161;number of overall MSHR misses 
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data;8845125321;706503442;199283052;60827888;2204020319;5516001;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_miss_latency::total;8845125321;706503442;199283052;60827888;2204020319;5516001;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data;6210693319;540809832;154973874;19715515;3258401074;1465019;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::total;6210693319;540809832;154973874;19715515;3258401074;1465019;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data;724448308;11715250;7505000;4843750;27279250;322500;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total;724448308;11715250;7505000;4843750;27279250;322500;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data;911093713;29509122;3068057;7636097;25645072;480010;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total;911093713;29509122;3068057;7636097;25645072;480010;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data;6600001;400001;150000;250000;560000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total;6600001;400001;150000;250000;560000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data;15055818640;1247313274;354256926;80543403;5462421393;6981020;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::total;15055818640;1247313274;354256926;80543403;5462421393;6981020;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data;15055818640;1247313274;354256926;80543403;5462421393;6981020;number of overall MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::total;15055818640;1247313274;354256926;80543403;5462421393;6981020;number of overall MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data;8832000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total;8832000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data;1746110000;265274000;26276000;51766000;76964000;5734000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total;1746110000;265274000;26276000;51766000;76964000;5734000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data;1754942000;265274000;26276000;51766000;76964000;5734000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::total;1754942000;265274000;26276000;51766000;76964000;5734000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data;0.036905;0.024238;0.015618;0.015627;0.023478;0.015078;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_mshr_miss_rate::total;0.036905;0.024238;0.015618;0.015627;0.023478;0.015078;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data;0.043548;0.030967;0.017801;0.013018;0.095310;0.007727;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::total;0.043548;0.030967;0.017801;0.013018;0.095310;0.007727;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data;0.277719;0.041213;0.118081;0.129899;0.275626;0.061224;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total;0.277719;0.041213;0.118081;0.129899;0.275626;0.061224;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data;0.439661;0.258703;0.100372;0.278351;0.318671;0.244444;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total;0.439661;0.258703;0.100372;0.278351;0.318671;0.244444;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data;0.039357;0.026760;0.016492;0.014720;0.041803;0.012556;mshr miss rate for demand accesses 
system.cpu1.dcache.demand_mshr_miss_rate::total;0.039357;0.026760;0.016492;0.014720;0.041803;0.012556;mshr miss rate for demand accesses 
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data;0.039357;0.026760;0.016492;0.014720;0.041803;0.012556;mshr miss rate for overall accesses 
system.cpu1.dcache.overall_mshr_miss_rate::total;0.039357;0.026760;0.016492;0.014720;0.041803;0.012556;mshr miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data;54308.219004;54627.962731;65640.003953;48199.594295;77535.366179;43433.078740;average ReadReq mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total;54308.219004;54627.962731;65640.003953;48199.594295;77535.366179;43433.078740;average ReadReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data;55224.816551;54599.680162;67088.257143;35206.276786;82449.419889;43088.794118;average WriteReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total;55224.816551;54599.680162;67088.257143;35206.276786;82449.419889;43088.794118;average WriteReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data;45086.402041;56323.317308;58632.812500;41756.465517;45089.669421;53750;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total;45086.402041;56323.317308;58632.812500;41756.465517;45089.669421;53750;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data;36868.473333;22822.213457;28407.935185;31424.267490;37657.961821;21818.636364;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total;36868.473333;22822.213457;28407.935185;31424.267490;37657.961821;21818.636364;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data;54682.613436;54615.696383;66265.792368;44206.038968;80393.568319;43360.372671;average overall mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::total;54682.613436;54615.696383;66265.792368;44206.038968;80393.568319;43360.372671;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data;54682.613436;54615.696383;66265.792368;44206.038968;80393.568319;43360.372671;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::total;54682.613436;54615.696383;66265.792368;44206.038968;80393.568319;43360.372671;average overall mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu2.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu2.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu2.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu2.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu2.dtb.read_hits;5055495;4118630;435125;837134;1531438;7630;DTB read hits 
system.cpu2.dtb.read_misses;4559;894;788;370;5526;0;DTB read misses 
system.cpu2.dtb.read_acv;0;0;12;0;0;0;DTB read access violations 
system.cpu2.dtb.read_accesses;428024;432856;126283;575815;1092578;0;DTB read accesses 
system.cpu2.dtb.write_hits;3133935;2176595;268830;476781;656390;4173;DTB write hits 
system.cpu2.dtb.write_misses;500;756;190;146;49964;0;DTB write misses 
system.cpu2.dtb.write_acv;62;0;16;7;7;0;DTB write access violations 
system.cpu2.dtb.write_accesses;147827;117123;67986;282448;325764;0;DTB write accesses 
system.cpu2.dtb.data_hits;8189430;6295225;703955;1313915;2187828;11803;DTB hits 
system.cpu2.dtb.data_misses;5059;1650;978;516;55490;0;DTB misses 
system.cpu2.dtb.data_acv;62;0;28;7;7;0;DTB access violations 
system.cpu2.dtb.data_accesses;575851;549979;194269;858263;1418342;0;DTB accesses 
system.cpu2.itb.fetch_hits;3201114;3060573;827164;2868726;7037864;5119;ITB hits 
system.cpu2.itb.fetch_misses;2557;297;531;309;363;0;ITB misses 
system.cpu2.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu2.itb.fetch_accesses;3203671;3060870;827695;2869035;7038227;5119;ITB accesses 
system.cpu2.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu2.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu2.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu2.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu2.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu2.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu2.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu2.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu2.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu2.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu2.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu2.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu2.numCycles;483304622;112792685;10351561;20312538;28808570;2343748;number of cpu cycles simulated 
system.cpu2.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu2.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu2.committedInsts;25939663;19233545;2267038;4108343;9211726;33738;Number of instructions committed 
system.cpu2.committedOps;25939663;19233545;2267038;4108343;9211726;33738;Number of ops (including micro ops) committed 
system.cpu2.num_int_alu_accesses;25091170;18230774;2048244;3630631;5880813;32141;Number of integer alu accesses 
system.cpu2.num_fp_alu_accesses;134929;1153483;223071;686372;3184727;0;Number of float alu accesses 
system.cpu2.num_func_calls;929460;653403;69834;146990;77047;1444;number of times a function call or return occured 
system.cpu2.num_conditional_control_insts;2459466;1956954;246728;351318;529611;2381;number of instructions that are conditional controls 
system.cpu2.num_int_insts;25091170;18230774;2048244;3630631;5880813;32141;number of integer instructions 
system.cpu2.num_fp_insts;134929;1153483;223071;686372;3184727;0;number of float instructions 
system.cpu2.num_int_register_reads;34651302;26800826;3057803;5675316;11054578;43317;number of times the integer registers were read 
system.cpu2.num_int_register_writes;19184102;13441836;1449884;2467330;4583953;25362;number of times the integer registers were written 
system.cpu2.num_fp_register_reads;68702;1205392;275600;665373;5410874;0;number of times the floating registers were read 
system.cpu2.num_fp_register_writes;69770;927132;183130;542191;3149027;0;number of times the floating registers were written 
system.cpu2.num_mem_refs;8218075;6337979;707480;1316137;2250323;11828;number of memory refs 
system.cpu2.num_load_insts;5071708;4142265;437726;838507;1543240;7630;Number of load instructions 
system.cpu2.num_store_insts;3146367;2195714;269754;477630;707083;4198;Number of store instructions 
system.cpu2.num_idle_cycles;407623508.711477;57357875.112298;3895470.267807;8998205.500034;4721250.309168;2250098.343930;Number of idle cycles 
system.cpu2.num_busy_cycles;75681113.288523;55434809.887702;6456090.732193;11314332.499966;24087319.690832;93649.656070;Number of busy cycles 
system.cpu2.not_idle_fraction;0.156591;0.491475;0.623683;0.557012;0.836116;0.039957;Percentage of non-idle cycles 
system.cpu2.idle_fraction;0.843409;0.508525;0.376317;0.442988;0.163884;0.960043;Percentage of idle cycles 
system.cpu2.Branches;3738366;2841566;338674;516511;634844;4576;Number of branches fetched 
system.cpu2.op_class::No_OpClass;164082;108949;52017;172610;161745;218;Class of executed instruction 
system.cpu2.op_class::IntAlu;16642859;11797479;1314252;2231631;3113542;19658;Class of executed instruction 
system.cpu2.op_class::IntMult;55710;43850;5430;53112;6760;120;Class of executed instruction 
system.cpu2.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::FloatAdd;14866;348878;76936;147103;1606703;0;Class of executed instruction 
system.cpu2.op_class::FloatCmp;0;25528;5969;1;75;0;Class of executed instruction 
system.cpu2.op_class::FloatCvt;0;6216;9129;17331;207;0;Class of executed instruction 
system.cpu2.op_class::FloatMult;0;97243;40975;105088;1507532;0;Class of executed instruction 
system.cpu2.op_class::FloatDiv;1536;22064;2291;18223;47;0;Class of executed instruction 
system.cpu2.op_class::FloatSqrt;0;1;0;1;0;0;Class of executed instruction 
system.cpu2.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::MemRead;5231285;4236036;448599;846853;1557715;7807;Class of executed instruction 
system.cpu2.op_class::MemWrite;3152666;2202595;270479;478334;707855;4198;Class of executed instruction 
system.cpu2.op_class::IprAccess;681780;346356;41967;38579;605042;1737;Class of executed instruction 
system.cpu2.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::total;25944784;19235195;2268044;4108866;9267223;33738;Class of executed instruction 
system.cpu2.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu2.kern.inst.quiesce;8110;2644;109;166;120;25;number of quiesce instructions executed 
system.cpu2.kern.inst.hwrei;155995;68193;8328;8107;67249;426;number of hwrei instructions executed 
system.cpu2.kern.ipl_count::0;44473;20036;2154;2082;3540;97;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::21;104;18;17;16;22;;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::22;4458;1171;106;208;295;24;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::30;806;2069;20;34;24;1;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::31;85849;30055;3439;3980;6142;256;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::total;135690;53349;5736;6320;10023;378;number of times we switched to this ipl 
system.cpu2.kern.ipl_good::0;43753;20035;2153;2081;3539;97;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::21;104;18;17;16;22;;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::22;4458;1171;106;208;295;24;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::30;806;2069;20;34;24;1;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::31;42952;17991;2134;2051;3517;96;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::total;92073;41284;4430;4390;7397;218;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_ticks::0;3976749070000;752935480000;85044110000;183156020000;255871170000;22663520000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::21;533120000;96870000;90980000;84360000;106550000;;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::22;14401310000;3991720000;359790000;673350000;999860000;73170000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::30;5820950000;14950630000;147380000;249820000;190600000;9860000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::31;835541490000;355952150000;17873350000;18961830000;30917520000;690930000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::total;4833045940000;1127926850000;103515610000;203125380000;288085700000;23437480000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_used::0;0.983810;0.999950;0.999536;0.999520;0.999718;1;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::31;0.500320;0.598603;0.620529;0.515327;0.572615;0.375000;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::total;0.678554;0.773848;0.772315;0.694620;0.738003;0.576720;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.syscall::2;6;;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::3;15;;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::4;4;8;33;7;31;;number of syscalls executed 
system.cpu2.kern.syscall::6;19;;1;;;;number of syscalls executed 
system.cpu2.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::17;9;4;5;5;6;;number of syscalls executed 
system.cpu2.kern.syscall::19;7;;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::20;3;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::23;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::24;3;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::33;7;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::45;28;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::47;3;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::48;3;;1;;;;number of syscalls executed 
system.cpu2.kern.syscall::54;6;1;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::71;22;20;8;8;12;;number of syscalls executed 
system.cpu2.kern.syscall::73;3;;2;;4;;number of syscalls executed 
system.cpu2.kern.syscall::74;6;7;7;7;8;;number of syscalls executed 
system.cpu2.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::92;5;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::132;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::144;1;1;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::total;159;44;66;35;68;;number of syscalls executed 
system.cpu2.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::wripir;832;2031;72;76;72;;number of callpals executed 
system.cpu2.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::swpctx;1925;4370;173;126;110;;number of callpals executed 
system.cpu2.kern.callpal::tbi;15;7;6;2;3;;number of callpals executed 
system.cpu2.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu2.kern.callpal::swpipl;123568;43076;5149;5559;9044;328;number of callpals executed 
system.cpu2.kern.callpal::rdps;9465;2460;302;490;680;48;number of callpals executed 
system.cpu2.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::wrusp;3;1;1;1;1;;number of callpals executed 
system.cpu2.kern.callpal::rdusp;6;;1;1;1;;number of callpals executed 
system.cpu2.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu2.kern.callpal::rti;6758;7034;444;504;640;25;number of callpals executed 
system.cpu2.kern.callpal::callsys;248;3609;163;169;119;;number of callpals executed 
system.cpu2.kern.callpal::imb;117;;2;1;;;number of callpals executed 
system.cpu2.kern.callpal::rdunique;1;418;334;88;379;;number of callpals executed 
system.cpu2.kern.callpal::total;142952;63007;6648;7018;11050;401;number of callpals executed 
system.cpu2.kern.mode_switch::kernel;7977;11404;617;629;750;25;number of protection mode switches 
system.cpu2.kern.mode_switch::user;720;3876;320;332;482;0;number of protection mode switches 
system.cpu2.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu2.kern.mode_switch_good::kernel;0.090259;0.339881;0.518639;0.527822;0.642667;0;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::user;1;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::total;0.165574;0.507330;0.683031;0.690947;0.782468;0;fraction of useful protection mode switches 
system.cpu2.kern.mode_ticks::kernel;4704432340000;1117296970000;106885740000;129316070000;117360650000;0;number of ticks spent at the given mode 
system.cpu2.kern.mode_ticks::user;42072650000;57675170000;19390510000;73421860000;171008100000;0;number of ticks spent at the given mode 
system.cpu2.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu2.kern.swap_context;1926;4370;173;126;110;0;number of times the context was actually changed 
system.cpu2.icache.tags.replacements;571318;282987;34207;27309;38411;48;number of replacements 
system.cpu2.icache.tags.tagsinuse;457.871369;512;512;512;512;512;Cycle average of tags in use 
system.cpu2.icache.tags.total_refs;25201826;17359547;3941988;4087180;9223963;88441;Total number of references to valid blocks. 
system.cpu2.icache.tags.sampled_refs;571318;282987;34207;27309;38411;560;Sample count of references to valid blocks. 
system.cpu2.icache.tags.avg_refs;44.111731;61.343973;115.239220;149.664213;240.138580;157.930357;Average number of references to valid blocks. 
system.cpu2.icache.tags.warmup_cycle;4381437752500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu2.icache.tags.occ_blocks::cpu2.inst;457.871369;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu2.icache.tags.occ_percent::cpu2.inst;0.894280;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu2.icache.tags.occ_percent::total;0.894280;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu2.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::4;510;510;491;443;510;510;Occupied blocks per task id 
system.cpu2.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu2.icache.tags.tag_accesses;52461511;38753377;4570295;8245041;18572857;67524;Number of tag accesses 
system.cpu2.icache.tags.data_accesses;52461511;38753377;4570295;8245041;18572857;67524;Number of data accesses 
system.cpu2.icache.ReadReq_hits::cpu2.inst;25372841;18952208;2233837;4081557;9228812;33690;number of ReadReq hits 
system.cpu2.icache.ReadReq_hits::total;25372841;18952208;2233837;4081557;9228812;33690;number of ReadReq hits 
system.cpu2.icache.demand_hits::cpu2.inst;25372841;18952208;2233837;4081557;9228812;33690;number of demand (read+write) hits 
system.cpu2.icache.demand_hits::total;25372841;18952208;2233837;4081557;9228812;33690;number of demand (read+write) hits 
system.cpu2.icache.overall_hits::cpu2.inst;25372841;18952208;2233837;4081557;9228812;33690;number of overall hits 
system.cpu2.icache.overall_hits::total;25372841;18952208;2233837;4081557;9228812;33690;number of overall hits 
system.cpu2.icache.ReadReq_misses::cpu2.inst;571943;282987;34207;27309;38411;48;number of ReadReq misses 
system.cpu2.icache.ReadReq_misses::total;571943;282987;34207;27309;38411;48;number of ReadReq misses 
system.cpu2.icache.demand_misses::cpu2.inst;571943;282987;34207;27309;38411;48;number of demand (read+write) misses 
system.cpu2.icache.demand_misses::total;571943;282987;34207;27309;38411;48;number of demand (read+write) misses 
system.cpu2.icache.overall_misses::cpu2.inst;571943;282987;34207;27309;38411;48;number of overall misses 
system.cpu2.icache.overall_misses::total;571943;282987;34207;27309;38411;48;number of overall misses 
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst;54547004499;27335184997;3275190000;2611151250;3669323500;4804000;number of ReadReq miss cycles 
system.cpu2.icache.ReadReq_miss_latency::total;54547004499;27335184997;3275190000;2611151250;3669323500;4804000;number of ReadReq miss cycles 
system.cpu2.icache.demand_miss_latency::cpu2.inst;54547004499;27335184997;3275190000;2611151250;3669323500;4804000;number of demand (read+write) miss cycles 
system.cpu2.icache.demand_miss_latency::total;54547004499;27335184997;3275190000;2611151250;3669323500;4804000;number of demand (read+write) miss cycles 
system.cpu2.icache.overall_miss_latency::cpu2.inst;54547004499;27335184997;3275190000;2611151250;3669323500;4804000;number of overall miss cycles 
system.cpu2.icache.overall_miss_latency::total;54547004499;27335184997;3275190000;2611151250;3669323500;4804000;number of overall miss cycles 
system.cpu2.icache.ReadReq_accesses::cpu2.inst;25944784;19235195;2268044;4108866;9267223;33738;number of ReadReq accesses(hits+misses) 
system.cpu2.icache.ReadReq_accesses::total;25944784;19235195;2268044;4108866;9267223;33738;number of ReadReq accesses(hits+misses) 
system.cpu2.icache.demand_accesses::cpu2.inst;25944784;19235195;2268044;4108866;9267223;33738;number of demand (read+write) accesses 
system.cpu2.icache.demand_accesses::total;25944784;19235195;2268044;4108866;9267223;33738;number of demand (read+write) accesses 
system.cpu2.icache.overall_accesses::cpu2.inst;25944784;19235195;2268044;4108866;9267223;33738;number of overall (read+write) accesses 
system.cpu2.icache.overall_accesses::total;25944784;19235195;2268044;4108866;9267223;33738;number of overall (read+write) accesses 
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst;0.022045;0.014712;0.015082;0.006646;0.004145;0.001423;miss rate for ReadReq accesses 
system.cpu2.icache.ReadReq_miss_rate::total;0.022045;0.014712;0.015082;0.006646;0.004145;0.001423;miss rate for ReadReq accesses 
system.cpu2.icache.demand_miss_rate::cpu2.inst;0.022045;0.014712;0.015082;0.006646;0.004145;0.001423;miss rate for demand accesses 
system.cpu2.icache.demand_miss_rate::total;0.022045;0.014712;0.015082;0.006646;0.004145;0.001423;miss rate for demand accesses 
system.cpu2.icache.overall_miss_rate::cpu2.inst;0.022045;0.014712;0.015082;0.006646;0.004145;0.001423;miss rate for overall accesses 
system.cpu2.icache.overall_miss_rate::total;0.022045;0.014712;0.015082;0.006646;0.004145;0.001423;miss rate for overall accesses 
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst;95371.399771;96595.196942;95746.192300;95615.044491;95527.934706;100083.333333;average ReadReq miss latency 
system.cpu2.icache.ReadReq_avg_miss_latency::total;95371.399771;96595.196942;95746.192300;95615.044491;95527.934706;100083.333333;average ReadReq miss latency 
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst;95371.399771;96595.196942;95746.192300;95615.044491;95527.934706;100083.333333;average overall miss latency 
system.cpu2.icache.demand_avg_miss_latency::total;95371.399771;96595.196942;95746.192300;95615.044491;95527.934706;100083.333333;average overall miss latency 
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst;95371.399771;96595.196942;95746.192300;95615.044491;95527.934706;100083.333333;average overall miss latency 
system.cpu2.icache.overall_avg_miss_latency::total;95371.399771;96595.196942;95746.192300;95615.044491;95527.934706;100083.333333;average overall miss latency 
system.cpu2.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu2.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu2.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu2.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst;571943;282987;34207;27309;38411;48;number of ReadReq MSHR misses 
system.cpu2.icache.ReadReq_mshr_misses::total;571943;282987;34207;27309;38411;48;number of ReadReq MSHR misses 
system.cpu2.icache.demand_mshr_misses::cpu2.inst;571943;282987;34207;27309;38411;48;number of demand (read+write) MSHR misses 
system.cpu2.icache.demand_mshr_misses::total;571943;282987;34207;27309;38411;48;number of demand (read+write) MSHR misses 
system.cpu2.icache.overall_mshr_misses::cpu2.inst;571943;282987;34207;27309;38411;48;number of overall MSHR misses 
system.cpu2.icache.overall_mshr_misses::total;571943;282987;34207;27309;38411;48;number of overall MSHR misses 
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst;39941955501;20031517003;2397133000;1912023750;2684784500;3561000;number of ReadReq MSHR miss cycles 
system.cpu2.icache.ReadReq_mshr_miss_latency::total;39941955501;20031517003;2397133000;1912023750;2684784500;3561000;number of ReadReq MSHR miss cycles 
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst;39941955501;20031517003;2397133000;1912023750;2684784500;3561000;number of demand (read+write) MSHR miss cycles 
system.cpu2.icache.demand_mshr_miss_latency::total;39941955501;20031517003;2397133000;1912023750;2684784500;3561000;number of demand (read+write) MSHR miss cycles 
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst;39941955501;20031517003;2397133000;1912023750;2684784500;3561000;number of overall MSHR miss cycles 
system.cpu2.icache.overall_mshr_miss_latency::total;39941955501;20031517003;2397133000;1912023750;2684784500;3561000;number of overall MSHR miss cycles 
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst;0.022045;0.014712;0.015082;0.006646;0.004145;0.001423;mshr miss rate for ReadReq accesses 
system.cpu2.icache.ReadReq_mshr_miss_rate::total;0.022045;0.014712;0.015082;0.006646;0.004145;0.001423;mshr miss rate for ReadReq accesses 
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst;0.022045;0.014712;0.015082;0.006646;0.004145;0.001423;mshr miss rate for demand accesses 
system.cpu2.icache.demand_mshr_miss_rate::total;0.022045;0.014712;0.015082;0.006646;0.004145;0.001423;mshr miss rate for demand accesses 
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst;0.022045;0.014712;0.015082;0.006646;0.004145;0.001423;mshr miss rate for overall accesses 
system.cpu2.icache.overall_mshr_miss_rate::total;0.022045;0.014712;0.015082;0.006646;0.004145;0.001423;mshr miss rate for overall accesses 
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst;69835.552670;70785.997247;70077.264887;70014.418324;69896.240660;74187.500000;average ReadReq mshr miss latency 
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total;69835.552670;70785.997247;70077.264887;70014.418324;69896.240660;74187.500000;average ReadReq mshr miss latency 
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst;69835.552670;70785.997247;70077.264887;70014.418324;69896.240660;74187.500000;average overall mshr miss latency 
system.cpu2.icache.demand_avg_mshr_miss_latency::total;69835.552670;70785.997247;70077.264887;70014.418324;69896.240660;74187.500000;average overall mshr miss latency 
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst;69835.552670;70785.997247;70077.264887;70014.418324;69896.240660;74187.500000;average overall mshr miss latency 
system.cpu2.icache.overall_avg_mshr_miss_latency::total;69835.552670;70785.997247;70077.264887;70014.418324;69896.240660;74187.500000;average overall mshr miss latency 
system.cpu2.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu2.dcache.tags.replacements;222178;94300;20901;21116;87371;2;number of replacements 
system.cpu2.dcache.tags.tagsinuse;867.255807;930.437299;953.350130;955.909176;968.422714;623.955157;Cycle average of tags in use 
system.cpu2.dcache.tags.total_refs;7837329;4056700;2757275;1297808;2098376;28424;Total number of references to valid blocks. 
system.cpu2.dcache.tags.sampled_refs;222178;94300;20901;21116;87371;616;Sample count of references to valid blocks. 
system.cpu2.dcache.tags.avg_refs;35.275000;43.019088;131.920721;61.460883;24.016848;46.142857;Average number of references to valid blocks. 
system.cpu2.dcache.tags.warmup_cycle;4409535292500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu2.dcache.tags.occ_blocks::cpu2.data;867.255807;930.437299;953.350130;955.909176;968.422714;623.955157;Average occupied blocks per requestor 
system.cpu2.dcache.tags.occ_percent::cpu2.data;0.846929;0.908630;0.931006;0.933505;0.945725;0.609331;Average percentage of cache occupancy 
system.cpu2.dcache.tags.occ_percent::total;0.846929;0.908630;0.931006;0.933505;0.945725;0.609331;Average percentage of cache occupancy 
system.cpu2.dcache.tags.occ_task_id_blocks::1024;413;787;974;677;718;614;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::2;1;;;;1;1;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::3;3;1;65;105;3;3;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::4;409;786;909;572;714;610;Occupied blocks per task id 
system.cpu2.dcache.tags.occ_task_id_percent::1024;0.403320;0.768555;0.951172;0.661133;0.701172;0.599609;Percentage of cache occupancy per task id 
system.cpu2.dcache.tags.tag_accesses;16691076;12866330;1434686;2653219;4478018;23623;Number of tag accesses 
system.cpu2.dcache.tags.data_accesses;16691076;12866330;1434686;2653219;4478018;23623;Number of data accesses 
system.cpu2.dcache.ReadReq_hits::cpu2.data;4769378;3925733;417595;818822;1490257;7459;number of ReadReq hits 
system.cpu2.dcache.ReadReq_hits::total;4769378;3925733;417595;818822;1490257;7459;number of ReadReq hits 
system.cpu2.dcache.WriteReq_hits::cpu2.data;2930954;2027540;251588;461251;594875;4026;number of WriteReq hits 
system.cpu2.dcache.WriteReq_hits::total;2930954;2027540;251588;461251;594875;4026;number of WriteReq hits 
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data;73483;36945;5153;3940;7083;90;number of LoadLockedReq hits 
system.cpu2.dcache.LoadLockedReq_hits::total;73483;36945;5153;3940;7083;90;number of LoadLockedReq hits 
system.cpu2.dcache.StoreCondReq_hits::cpu2.data;66395;26792;5067;3861;7169;66;number of StoreCondReq hits 
system.cpu2.dcache.StoreCondReq_hits::total;66395;26792;5067;3861;7169;66;number of StoreCondReq hits 
system.cpu2.dcache.demand_hits::cpu2.data;7700332;5953273;669183;1280073;2085132;11485;number of demand (read+write) hits 
system.cpu2.dcache.demand_hits::total;7700332;5953273;669183;1280073;2085132;11485;number of demand (read+write) hits 
system.cpu2.dcache.overall_hits::cpu2.data;7700332;5953273;669183;1280073;2085132;11485;number of overall hits 
system.cpu2.dcache.overall_hits::total;7700332;5953273;669183;1280073;2085132;11485;number of overall hits 
system.cpu2.dcache.ReadReq_misses::cpu2.data;205301;156942;13077;14466;38833;73;number of ReadReq misses 
system.cpu2.dcache.ReadReq_misses::total;205301;156942;13077;14466;38833;73;number of ReadReq misses 
system.cpu2.dcache.WriteReq_misses::cpu2.data;112033;99354;11196;10553;52704;24;number of WriteReq misses 
system.cpu2.dcache.WriteReq_misses::total;112033;99354;11196;10553;52704;24;number of WriteReq misses 
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data;17180;21577;929;759;1355;8;number of LoadLockedReq misses 
system.cpu2.dcache.LoadLockedReq_misses::total;17180;21577;929;759;1355;8;number of LoadLockedReq misses 
system.cpu2.dcache.StoreCondReq_misses::cpu2.data;20896;28599;759;742;1014;21;number of StoreCondReq misses 
system.cpu2.dcache.StoreCondReq_misses::total;20896;28599;759;742;1014;21;number of StoreCondReq misses 
system.cpu2.dcache.demand_misses::cpu2.data;317334;256296;24273;25019;91537;97;number of demand (read+write) misses 
system.cpu2.dcache.demand_misses::total;317334;256296;24273;25019;91537;97;number of demand (read+write) misses 
system.cpu2.dcache.overall_misses::cpu2.data;317334;256296;24273;25019;91537;97;number of overall misses 
system.cpu2.dcache.overall_misses::total;317334;256296;24273;25019;91537;97;number of overall misses 
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data;17454139175;11744643897;1227055978;1309479718;4047152716;4874742;number of ReadReq miss cycles 
system.cpu2.dcache.ReadReq_miss_latency::total;17454139175;11744643897;1227055978;1309479718;4047152716;4874742;number of ReadReq miss cycles 
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data;8444008656;6921309281;1010378452;946991758;5541151902;1677232;number of WriteReq miss cycles 
system.cpu2.dcache.WriteReq_miss_latency::total;8444008656;6921309281;1010378452;946991758;5541151902;1677232;number of WriteReq miss cycles 
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data;1265423995;1365090250;71287000;57993000;105297750;587500;number of LoadLockedReq miss cycles 
system.cpu2.dcache.LoadLockedReq_miss_latency::total;1265423995;1365090250;71287000;57993000;105297750;587500;number of LoadLockedReq miss cycles 
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data;1264197497;1744369930;46286911;44403858;61662909;1043992;number of StoreCondReq miss cycles 
system.cpu2.dcache.StoreCondReq_miss_latency::total;1264197497;1744369930;46286911;44403858;61662909;1043992;number of StoreCondReq miss cycles 
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data;1440000;2924000;;432000;576000;144000;number of StoreCondFailReq miss cycles 
system.cpu2.dcache.StoreCondFailReq_miss_latency::total;1440000;2924000;;432000;576000;144000;number of StoreCondFailReq miss cycles 
system.cpu2.dcache.demand_miss_latency::cpu2.data;25898147831;18665953178;2237434430;2256471476;9588304618;6551974;number of demand (read+write) miss cycles 
system.cpu2.dcache.demand_miss_latency::total;25898147831;18665953178;2237434430;2256471476;9588304618;6551974;number of demand (read+write) miss cycles 
system.cpu2.dcache.overall_miss_latency::cpu2.data;25898147831;18665953178;2237434430;2256471476;9588304618;6551974;number of overall miss cycles 
system.cpu2.dcache.overall_miss_latency::total;25898147831;18665953178;2237434430;2256471476;9588304618;6551974;number of overall miss cycles 
system.cpu2.dcache.ReadReq_accesses::cpu2.data;4974679;4082675;430672;833288;1529090;7532;number of ReadReq accesses(hits+misses) 
system.cpu2.dcache.ReadReq_accesses::total;4974679;4082675;430672;833288;1529090;7532;number of ReadReq accesses(hits+misses) 
system.cpu2.dcache.WriteReq_accesses::cpu2.data;3042987;2126894;262784;471804;647579;4050;number of WriteReq accesses(hits+misses) 
system.cpu2.dcache.WriteReq_accesses::total;3042987;2126894;262784;471804;647579;4050;number of WriteReq accesses(hits+misses) 
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data;90663;58522;6082;4699;8438;98;number of LoadLockedReq accesses(hits+misses) 
system.cpu2.dcache.LoadLockedReq_accesses::total;90663;58522;6082;4699;8438;98;number of LoadLockedReq accesses(hits+misses) 
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data;87291;55391;5826;4603;8183;87;number of StoreCondReq accesses(hits+misses) 
system.cpu2.dcache.StoreCondReq_accesses::total;87291;55391;5826;4603;8183;87;number of StoreCondReq accesses(hits+misses) 
system.cpu2.dcache.demand_accesses::cpu2.data;8017666;6209569;693456;1305092;2176669;11582;number of demand (read+write) accesses 
system.cpu2.dcache.demand_accesses::total;8017666;6209569;693456;1305092;2176669;11582;number of demand (read+write) accesses 
system.cpu2.dcache.overall_accesses::cpu2.data;8017666;6209569;693456;1305092;2176669;11582;number of overall (read+write) accesses 
system.cpu2.dcache.overall_accesses::total;8017666;6209569;693456;1305092;2176669;11582;number of overall (read+write) accesses 
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data;0.041269;0.038441;0.030364;0.017360;0.025396;0.009692;miss rate for ReadReq accesses 
system.cpu2.dcache.ReadReq_miss_rate::total;0.041269;0.038441;0.030364;0.017360;0.025396;0.009692;miss rate for ReadReq accesses 
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data;0.036817;0.046713;0.042605;0.022367;0.081386;0.005926;miss rate for WriteReq accesses 
system.cpu2.dcache.WriteReq_miss_rate::total;0.036817;0.046713;0.042605;0.022367;0.081386;0.005926;miss rate for WriteReq accesses 
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data;0.189493;0.368699;0.152746;0.161524;0.160583;0.081633;miss rate for LoadLockedReq accesses 
system.cpu2.dcache.LoadLockedReq_miss_rate::total;0.189493;0.368699;0.152746;0.161524;0.160583;0.081633;miss rate for LoadLockedReq accesses 
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data;0.239383;0.516311;0.130278;0.161199;0.123915;0.241379;miss rate for StoreCondReq accesses 
system.cpu2.dcache.StoreCondReq_miss_rate::total;0.239383;0.516311;0.130278;0.161199;0.123915;0.241379;miss rate for StoreCondReq accesses 
system.cpu2.dcache.demand_miss_rate::cpu2.data;0.039579;0.041274;0.035003;0.019170;0.042054;0.008375;miss rate for demand accesses 
system.cpu2.dcache.demand_miss_rate::total;0.039579;0.041274;0.035003;0.019170;0.042054;0.008375;miss rate for demand accesses 
system.cpu2.dcache.overall_miss_rate::cpu2.data;0.039579;0.041274;0.035003;0.019170;0.042054;0.008375;miss rate for overall accesses 
system.cpu2.dcache.overall_miss_rate::total;0.039579;0.041274;0.035003;0.019170;0.042054;0.008375;miss rate for overall accesses 
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data;85017.312020;74834.294816;93833.140476;90521.202682;104219.419463;66777.287671;average ReadReq miss latency 
system.cpu2.dcache.ReadReq_avg_miss_latency::total;85017.312020;74834.294816;93833.140476;90521.202682;104219.419463;66777.287671;average ReadReq miss latency 
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data;75370.726982;69663.116543;90244.591997;89736.734388;105137.217327;69884.666667;average WriteReq miss latency 
system.cpu2.dcache.WriteReq_avg_miss_latency::total;75370.726982;69663.116543;90244.591997;89736.734388;105137.217327;69884.666667;average WriteReq miss latency 
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data;73656.809953;63265.989248;76735.199139;76407.114625;77710.516605;73437.500000;average LoadLockedReq miss latency 
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total;73656.809953;63265.989248;76735.199139;76407.114625;77710.516605;73437.500000;average LoadLockedReq miss latency 
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data;60499.497368;60994.088255;60984.072464;59843.474394;60811.547337;49713.904762;average StoreCondReq miss latency 
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total;60499.497368;60994.088255;60984.072464;59843.474394;60811.547337;49713.904762;average StoreCondReq miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data;inf;inf;;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data;81611.638939;72829.670295;92177.910847;90190.314401;104747.857347;67546.123711;average overall miss latency 
system.cpu2.dcache.demand_avg_miss_latency::total;81611.638939;72829.670295;92177.910847;90190.314401;104747.857347;67546.123711;average overall miss latency 
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data;81611.638939;72829.670295;92177.910847;90190.314401;104747.857347;67546.123711;average overall miss latency 
system.cpu2.dcache.overall_avg_miss_latency::total;81611.638939;72829.670295;92177.910847;90190.314401;104747.857347;67546.123711;average overall miss latency 
system.cpu2.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu2.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu2.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu2.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu2.dcache.writebacks::writebacks;115813;49693;12336;11511;57960;1;number of writebacks 
system.cpu2.dcache.writebacks::total;115813;49693;12336;11511;57960;1;number of writebacks 
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data;205301;156942;13077;14466;38833;73;number of ReadReq MSHR misses 
system.cpu2.dcache.ReadReq_mshr_misses::total;205301;156942;13077;14466;38833;73;number of ReadReq MSHR misses 
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data;112033;99354;11196;10553;52704;24;number of WriteReq MSHR misses 
system.cpu2.dcache.WriteReq_mshr_misses::total;112033;99354;11196;10553;52704;24;number of WriteReq MSHR misses 
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data;17180;21577;929;759;1355;8;number of LoadLockedReq MSHR misses 
system.cpu2.dcache.LoadLockedReq_mshr_misses::total;17180;21577;929;759;1355;8;number of LoadLockedReq MSHR misses 
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data;20896;28576;759;742;1014;20;number of StoreCondReq MSHR misses 
system.cpu2.dcache.StoreCondReq_mshr_misses::total;20896;28576;759;742;1014;20;number of StoreCondReq MSHR misses 
system.cpu2.dcache.demand_mshr_misses::cpu2.data;317334;256296;24273;25019;91537;97;number of demand (read+write) MSHR misses 
system.cpu2.dcache.demand_mshr_misses::total;317334;256296;24273;25019;91537;97;number of demand (read+write) MSHR misses 
system.cpu2.dcache.overall_mshr_misses::cpu2.data;317334;256296;24273;25019;91537;97;number of overall MSHR misses 
system.cpu2.dcache.overall_mshr_misses::total;317334;256296;24273;25019;91537;97;number of overall MSHR misses 
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data;12307835825;8017872103;889146022;942344282;3009579284;3171258;number of ReadReq MSHR miss cycles 
system.cpu2.dcache.ReadReq_mshr_miss_latency::total;12307835825;8017872103;889146022;942344282;3009579284;3171258;number of ReadReq MSHR miss cycles 
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data;5741525344;4415649719;734183548;689442242;4156925098;926768;number of WriteReq MSHR miss cycles 
system.cpu2.dcache.WriteReq_mshr_miss_latency::total;5741525344;4415649719;734183548;689442242;4156925098;926768;number of WriteReq MSHR miss cycles 
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data;858918005;886603750;49014000;39750000;72662250;387500;number of LoadLockedReq MSHR miss cycles 
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total;858918005;886603750;49014000;39750000;72662250;387500;number of LoadLockedReq MSHR miss cycles 
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data;766574503;1082961070;28615089;26666142;38552091;560008;number of StoreCondReq MSHR miss cycles 
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total;766574503;1082961070;28615089;26666142;38552091;560008;number of StoreCondReq MSHR miss cycles 
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data;1000000;2000000;;300000;400000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total;1000000;2000000;;300000;400000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data;18049361169;12433521822;1623329570;1631786524;7166504382;4098026;number of demand (read+write) MSHR miss cycles 
system.cpu2.dcache.demand_mshr_miss_latency::total;18049361169;12433521822;1623329570;1631786524;7166504382;4098026;number of demand (read+write) MSHR miss cycles 
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data;18049361169;12433521822;1623329570;1631786524;7166504382;4098026;number of overall MSHR miss cycles 
system.cpu2.dcache.overall_mshr_miss_latency::total;18049361169;12433521822;1623329570;1631786524;7166504382;4098026;number of overall MSHR miss cycles 
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data;338632000;27780000;27410000;24040000;29860000;;number of ReadReq MSHR uncacheable cycles 
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total;338632000;27780000;27410000;24040000;29860000;;number of ReadReq MSHR uncacheable cycles 
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data;1847944000;1200582000;90079000;107549000;134699000;5686000;number of WriteReq MSHR uncacheable cycles 
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total;1847944000;1200582000;90079000;107549000;134699000;5686000;number of WriteReq MSHR uncacheable cycles 
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data;2186576000;1228362000;117489000;131589000;164559000;5686000;number of overall MSHR uncacheable cycles 
system.cpu2.dcache.overall_mshr_uncacheable_latency::total;2186576000;1228362000;117489000;131589000;164559000;5686000;number of overall MSHR uncacheable cycles 
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data;0.041269;0.038441;0.030364;0.017360;0.025396;0.009692;mshr miss rate for ReadReq accesses 
system.cpu2.dcache.ReadReq_mshr_miss_rate::total;0.041269;0.038441;0.030364;0.017360;0.025396;0.009692;mshr miss rate for ReadReq accesses 
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data;0.036817;0.046713;0.042605;0.022367;0.081386;0.005926;mshr miss rate for WriteReq accesses 
system.cpu2.dcache.WriteReq_mshr_miss_rate::total;0.036817;0.046713;0.042605;0.022367;0.081386;0.005926;mshr miss rate for WriteReq accesses 
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data;0.189493;0.368699;0.152746;0.161524;0.160583;0.081633;mshr miss rate for LoadLockedReq accesses 
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total;0.189493;0.368699;0.152746;0.161524;0.160583;0.081633;mshr miss rate for LoadLockedReq accesses 
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data;0.239383;0.515896;0.130278;0.161199;0.123915;0.229885;mshr miss rate for StoreCondReq accesses 
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total;0.239383;0.515896;0.130278;0.161199;0.123915;0.229885;mshr miss rate for StoreCondReq accesses 
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data;0.039579;0.041274;0.035003;0.019170;0.042054;0.008375;mshr miss rate for demand accesses 
system.cpu2.dcache.demand_mshr_miss_rate::total;0.039579;0.041274;0.035003;0.019170;0.042054;0.008375;mshr miss rate for demand accesses 
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data;0.039579;0.041274;0.035003;0.019170;0.042054;0.008375;mshr miss rate for overall accesses 
system.cpu2.dcache.overall_mshr_miss_rate::total;0.039579;0.041274;0.035003;0.019170;0.042054;0.008375;mshr miss rate for overall accesses 
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data;59950.199098;51088.122383;67993.119370;65142.007604;77500.560966;43441.890411;average ReadReq mshr miss latency 
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total;59950.199098;51088.122383;67993.119370;65142.007604;77500.560966;43441.890411;average ReadReq mshr miss latency 
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data;51248.519133;44443.602865;65575.522329;65331.397896;78873.047549;38615.333333;average WriteReq mshr miss latency 
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total;51248.519133;44443.602865;65575.522329;65331.397896;78873.047549;38615.333333;average WriteReq mshr miss latency 
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data;49995.227299;41090.223386;52759.956943;52371.541502;53625.276753;48437.500000;average LoadLockedReq mshr miss latency 
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total;49995.227299;41090.223386;52759.956943;52371.541502;53625.276753;48437.500000;average LoadLockedReq mshr miss latency 
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data;36685.226981;37897.573838;37701.039526;35938.196765;38019.813609;28000.400000;average StoreCondReq mshr miss latency 
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total;36685.226981;37897.573838;37701.039526;35938.196765;38019.813609;28000.400000;average StoreCondReq mshr miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data;inf;inf;;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data;56878.119486;48512.352210;66877.994891;65221.892322;78290.793690;42247.690722;average overall mshr miss latency 
system.cpu2.dcache.demand_avg_mshr_miss_latency::total;56878.119486;48512.352210;66877.994891;65221.892322;78290.793690;42247.690722;average overall mshr miss latency 
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data;56878.119486;48512.352210;66877.994891;65221.892322;78290.793690;42247.690722;average overall mshr miss latency 
system.cpu2.dcache.overall_avg_mshr_miss_latency::total;56878.119486;48512.352210;66877.994891;65221.892322;78290.793690;42247.690722;average overall mshr miss latency 
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu2.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu3.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu3.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu3.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu3.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu3.dtb.read_hits;1917809;3879460;144513;532670;1199777;9386;DTB read hits 
system.cpu3.dtb.read_misses;2053;599;395;405;5407;0;DTB read misses 
system.cpu3.dtb.read_acv;72;0;12;12;12;0;DTB read access violations 
system.cpu3.dtb.read_accesses;13310;411832;30269;352421;1034910;0;DTB read accesses 
system.cpu3.dtb.write_hits;1052819;2017243;89173;275047;416425;4831;DTB write hits 
system.cpu3.dtb.write_misses;208;564;46;45;49780;0;DTB write misses 
system.cpu3.dtb.write_acv;47;0;9;9;9;0;DTB write access violations 
system.cpu3.dtb.write_accesses;6175;101770;21341;164860;294858;0;DTB write accesses 
system.cpu3.dtb.data_hits;2970628;5896703;233686;807717;1616202;14217;DTB hits 
system.cpu3.dtb.data_misses;2261;1163;441;450;55187;0;DTB misses 
system.cpu3.dtb.data_acv;119;0;21;21;21;0;DTB access violations 
system.cpu3.dtb.data_accesses;19485;513602;51610;517281;1329768;0;DTB accesses 
system.cpu3.itb.fetch_hits;1135027;2900989;275861;1944847;6660520;5173;ITB hits 
system.cpu3.itb.fetch_misses;795;78;158;172;138;0;ITB misses 
system.cpu3.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu3.itb.fetch_accesses;1135822;2901067;276019;1945019;6660658;5173;ITB accesses 
system.cpu3.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu3.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu3.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu3.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu3.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu3.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu3.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu3.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu3.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu3.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu3.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu3.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu3.numCycles;483304344;112792963;10351560;20312538;28808840;2350054;number of cpu cycles simulated 
system.cpu3.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu3.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu3.committedInsts;8989915;18071696;774490;2735961;7413866;43094;Number of instructions committed 
system.cpu3.committedOps;8989915;18071696;774490;2735961;7413866;43094;Number of ops (including micro ops) committed 
system.cpu3.num_int_alu_accesses;8614171;17114951;708345;2356920;4138556;41135;Number of integer alu accesses 
system.cpu3.num_fp_alu_accesses;9620;1146219;88431;836297;3181236;0;Number of float alu accesses 
system.cpu3.num_func_calls;355151;617893;20314;33966;28682;1774;number of times a function call or return occured 
system.cpu3.num_conditional_control_insts;721769;1804479;74888;296788;314902;3305;number of instructions that are conditional controls 
system.cpu3.num_int_insts;8614171;17114951;708345;2356920;4138556;41135;number of integer instructions 
system.cpu3.num_fp_insts;9620;1146219;88431;836297;3181236;0;number of float instructions 
system.cpu3.num_int_register_reads;11717963;25274690;1074969;4110810;8613743;56074;number of times the integer registers were read 
system.cpu3.num_int_register_writes;6756757;12650012;510310;1440520;3311846;32628;number of times the integer registers were written 
system.cpu3.num_fp_register_reads;4751;1198305;96034;828329;5408164;0;number of times the floating registers were read 
system.cpu3.num_fp_register_writes;4846;926236;66982;668619;3147111;0;number of times the floating registers were written 
system.cpu3.num_mem_refs;2982744;5938686;235713;810231;1677750;14242;number of memory refs 
system.cpu3.num_load_insts;1923699;3902580;145925;534291;1210929;9386;Number of load instructions 
system.cpu3.num_store_insts;1059045;2036106;89788;275940;466821;4856;Number of store instructions 
system.cpu3.num_idle_cycles;458323704.256203;60910801.268047;8195134.239780;12994811.635268;9918254.859704;2230867.117734;Number of idle cycles 
system.cpu3.num_busy_cycles;24980639.743797;51882161.731953;2156425.760220;7317726.364732;18890585.140296;119186.882266;Number of busy cycles 
system.cpu3.not_idle_fraction;0.051687;0.459977;0.208319;0.360257;0.655722;0.050717;Percentage of non-idle cycles 
system.cpu3.idle_fraction;0.948313;0.540023;0.791681;0.639743;0.344278;0.949283;Percentage of idle cycles 
system.cpu3.Branches;1252673;2641805;104215;344412;356430;5934;Number of branches fetched 
system.cpu3.op_class::No_OpClass;62379;90977;11246;20112;138332;323;Class of executed instruction 
system.cpu3.op_class::IntAlu;5493409;11085020;462408;1528708;1951680;26294;Class of executed instruction 
system.cpu3.op_class::IntMult;30264;41699;1588;3420;2670;150;Class of executed instruction 
system.cpu3.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::FloatAdd;671;349940;21003;172900;1605768;0;Class of executed instruction 
system.cpu3.op_class::FloatCmp;0;25446;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::FloatCvt;0;6018;742;2466;5;0;Class of executed instruction 
system.cpu3.op_class::FloatMult;0;95548;17600;157440;1507341;0;Class of executed instruction 
system.cpu3.op_class::FloatDiv;40;21989;230;3110;3;0;Class of executed instruction 
system.cpu3.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::MemRead;1968107;3984629;149310;539749;1215341;9710;Class of executed instruction 
system.cpu3.op_class::MemWrite;1059392;2042095;89943;276160;466922;4856;Class of executed instruction 
system.cpu3.op_class::IprAccess;378033;329498;20882;32367;581012;1761;Class of executed instruction 
system.cpu3.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::total;8992295;18072859;774952;2736432;7469074;43094;Class of executed instruction 
system.cpu3.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu3.kern.inst.quiesce;7022;2682;110;185;129;25;number of quiesce instructions executed 
system.cpu3.kern.inst.hwrei;88018;64538;3924;6497;61643;432;number of hwrei instructions executed 
system.cpu3.kern.ipl_count::0;20022;19207;910;1612;1591;97;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::22;4451;1169;106;208;295;24;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::30;134;2137;28;47;28;1;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::31;50697;28320;1729;3091;3622;262;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::total;75304;50833;2773;4958;5536;384;number of times we switched to this ipl 
system.cpu3.kern.ipl_good::0;19983;19207;910;1612;1591;97;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::22;4451;1169;106;208;295;24;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::30;134;2137;28;47;28;1;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::31;19849;17102;887;1571;1570;96;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::total;44417;39615;1931;3438;3484;218;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_ticks::0;4187619820000;766156060000;94218720000;187503790000;274017620000;22653330000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::22;13671880000;3969060000;335890000;662050000;975020000;73080000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::30;1211290000;15405170000;243770000;368230000;234030000;9880000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::31;630540170000;342399340000;8717220000;14591310000;12861730000;764250000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::total;4833043160000;1127929630000;103515600000;203125380000;288088400000;23500540000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_used::0;0.998052;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::31;0.391522;0.603884;0.513013;0.508250;0.433462;0.366412;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::total;0.589836;0.779317;0.696358;0.693425;0.629335;0.567708;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.syscall::2;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::6;8;;1;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::45;2;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::48;5;;1;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::59;4;;1;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::total;28;1;5;4;4;;number of syscalls executed 
system.cpu3.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::wripir;43;1817;21;56;5;;number of callpals executed 
system.cpu3.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::swpctx;447;4398;135;176;93;;number of callpals executed 
system.cpu3.kern.callpal::tbi;27;7;5;4;7;;number of callpals executed 
system.cpu3.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu3.kern.callpal::swpipl;65686;40607;2325;4186;4719;334;number of callpals executed 
system.cpu3.kern.callpal::rdps;8925;2380;216;430;594;48;number of callpals executed 
system.cpu3.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::rdusp;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu3.kern.callpal::rti;5032;6938;314;517;494;25;number of callpals executed 
system.cpu3.kern.callpal::callsys;68;3543;120;203;40;;number of callpals executed 
system.cpu3.kern.callpal::imb;12;;2;1;2;;number of callpals executed 
system.cpu3.kern.callpal::rdunique;1;319;32;26;20;;number of callpals executed 
system.cpu3.kern.callpal::total;80256;60009;3170;5599;5974;407;number of callpals executed 
system.cpu3.kern.mode_switch::kernel;5443;11336;449;694;587;25;number of protection mode switches 
system.cpu3.kern.mode_switch::user;412;3728;192;321;355;0;number of protection mode switches 
system.cpu3.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu3.kern.mode_switch_good::kernel;0.075694;0.328864;0.427617;0.462536;0.604770;0;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::user;1;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::total;0.140734;0.494955;0.599064;0.632512;0.753715;0;fraction of useful protection mode switches 
system.cpu3.kern.mode_ticks::kernel;4746053990000;1118554570000;123009430000;154619920000;126318880000;0;number of ticks spent at the given mode 
system.cpu3.kern.mode_ticks::user;2793390000;53877900000;5837230000;48034250000;162097730000;0;number of ticks spent at the given mode 
system.cpu3.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu3.kern.swap_context;448;4398;135;176;93;0;number of times the context was actually changed 
system.cpu3.icache.tags.replacements;57882;254289;7879;12377;8683;124;number of replacements 
system.cpu3.icache.tags.tagsinuse;448.613870;511.978124;512;512;512;512;Cycle average of tags in use 
system.cpu3.icache.tags.total_refs;8760478;15815654;2781395;2543451;7519852;326126;Total number of references to valid blocks. 
system.cpu3.icache.tags.sampled_refs;57882;254289;7879;12377;8683;636;Sample count of references to valid blocks. 
system.cpu3.icache.tags.avg_refs;151.350644;62.195588;353.013707;205.498182;866.043073;512.776730;Average number of references to valid blocks. 
system.cpu3.icache.tags.warmup_cycle;4519797558750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu3.icache.tags.occ_blocks::cpu3.inst;448.613870;511.978124;512;512;512;512;Average occupied blocks per requestor 
system.cpu3.icache.tags.occ_percent::cpu3.inst;0.876199;0.999957;1;1;1;1;Average percentage of cache occupancy 
system.cpu3.icache.tags.occ_percent::total;0.876199;0.999957;1;1;1;1;Average percentage of cache occupancy 
system.cpu3.icache.tags.occ_task_id_blocks::1024;511;512;512;512;512;512;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;12;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::4;509;510;505;509;510;498;Occupied blocks per task id 
system.cpu3.icache.tags.occ_task_id_percent::1024;0.998047;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu3.icache.tags.tag_accesses;18042987;36400008;1557783;5485241;14946831;86312;Number of tag accesses 
system.cpu3.icache.tags.data_accesses;18042987;36400008;1557783;5485241;14946831;86312;Number of data accesses 
system.cpu3.icache.ReadReq_hits::cpu3.inst;8933898;17818569;767073;2724055;7460391;42970;number of ReadReq hits 
system.cpu3.icache.ReadReq_hits::total;8933898;17818569;767073;2724055;7460391;42970;number of ReadReq hits 
system.cpu3.icache.demand_hits::cpu3.inst;8933898;17818569;767073;2724055;7460391;42970;number of demand (read+write) hits 
system.cpu3.icache.demand_hits::total;8933898;17818569;767073;2724055;7460391;42970;number of demand (read+write) hits 
system.cpu3.icache.overall_hits::cpu3.inst;8933898;17818569;767073;2724055;7460391;42970;number of overall hits 
system.cpu3.icache.overall_hits::total;8933898;17818569;767073;2724055;7460391;42970;number of overall hits 
system.cpu3.icache.ReadReq_misses::cpu3.inst;58397;254290;7879;12377;8683;124;number of ReadReq misses 
system.cpu3.icache.ReadReq_misses::total;58397;254290;7879;12377;8683;124;number of ReadReq misses 
system.cpu3.icache.demand_misses::cpu3.inst;58397;254290;7879;12377;8683;124;number of demand (read+write) misses 
system.cpu3.icache.demand_misses::total;58397;254290;7879;12377;8683;124;number of demand (read+write) misses 
system.cpu3.icache.overall_misses::cpu3.inst;58397;254290;7879;12377;8683;124;number of overall misses 
system.cpu3.icache.overall_misses::total;58397;254290;7879;12377;8683;124;number of overall misses 
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst;5688168500;24583178496;768057500;1195135000;856621250;12386250;number of ReadReq miss cycles 
system.cpu3.icache.ReadReq_miss_latency::total;5688168500;24583178496;768057500;1195135000;856621250;12386250;number of ReadReq miss cycles 
system.cpu3.icache.demand_miss_latency::cpu3.inst;5688168500;24583178496;768057500;1195135000;856621250;12386250;number of demand (read+write) miss cycles 
system.cpu3.icache.demand_miss_latency::total;5688168500;24583178496;768057500;1195135000;856621250;12386250;number of demand (read+write) miss cycles 
system.cpu3.icache.overall_miss_latency::cpu3.inst;5688168500;24583178496;768057500;1195135000;856621250;12386250;number of overall miss cycles 
system.cpu3.icache.overall_miss_latency::total;5688168500;24583178496;768057500;1195135000;856621250;12386250;number of overall miss cycles 
system.cpu3.icache.ReadReq_accesses::cpu3.inst;8992295;18072859;774952;2736432;7469074;43094;number of ReadReq accesses(hits+misses) 
system.cpu3.icache.ReadReq_accesses::total;8992295;18072859;774952;2736432;7469074;43094;number of ReadReq accesses(hits+misses) 
system.cpu3.icache.demand_accesses::cpu3.inst;8992295;18072859;774952;2736432;7469074;43094;number of demand (read+write) accesses 
system.cpu3.icache.demand_accesses::total;8992295;18072859;774952;2736432;7469074;43094;number of demand (read+write) accesses 
system.cpu3.icache.overall_accesses::cpu3.inst;8992295;18072859;774952;2736432;7469074;43094;number of overall (read+write) accesses 
system.cpu3.icache.overall_accesses::total;8992295;18072859;774952;2736432;7469074;43094;number of overall (read+write) accesses 
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst;0.006494;0.014070;0.010167;0.004523;0.001163;0.002877;miss rate for ReadReq accesses 
system.cpu3.icache.ReadReq_miss_rate::total;0.006494;0.014070;0.010167;0.004523;0.001163;0.002877;miss rate for ReadReq accesses 
system.cpu3.icache.demand_miss_rate::cpu3.inst;0.006494;0.014070;0.010167;0.004523;0.001163;0.002877;miss rate for demand accesses 
system.cpu3.icache.demand_miss_rate::total;0.006494;0.014070;0.010167;0.004523;0.001163;0.002877;miss rate for demand accesses 
system.cpu3.icache.overall_miss_rate::cpu3.inst;0.006494;0.014070;0.010167;0.004523;0.001163;0.002877;miss rate for overall accesses 
system.cpu3.icache.overall_miss_rate::total;0.006494;0.014070;0.010167;0.004523;0.001163;0.002877;miss rate for overall accesses 
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst;97405.149237;96673.791718;97481.596649;96560.959845;98654.986756;99889.112903;average ReadReq miss latency 
system.cpu3.icache.ReadReq_avg_miss_latency::total;97405.149237;96673.791718;97481.596649;96560.959845;98654.986756;99889.112903;average ReadReq miss latency 
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst;97405.149237;96673.791718;97481.596649;96560.959845;98654.986756;99889.112903;average overall miss latency 
system.cpu3.icache.demand_avg_miss_latency::total;97405.149237;96673.791718;97481.596649;96560.959845;98654.986756;99889.112903;average overall miss latency 
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst;97405.149237;96673.791718;97481.596649;96560.959845;98654.986756;99889.112903;average overall miss latency 
system.cpu3.icache.overall_avg_miss_latency::total;97405.149237;96673.791718;97481.596649;96560.959845;98654.986756;99889.112903;average overall miss latency 
system.cpu3.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu3.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu3.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu3.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst;58397;254290;7879;12377;8683;124;number of ReadReq MSHR misses 
system.cpu3.icache.ReadReq_mshr_misses::total;58397;254290;7879;12377;8683;124;number of ReadReq MSHR misses 
system.cpu3.icache.demand_mshr_misses::cpu3.inst;58397;254290;7879;12377;8683;124;number of demand (read+write) MSHR misses 
system.cpu3.icache.demand_mshr_misses::total;58397;254290;7879;12377;8683;124;number of demand (read+write) MSHR misses 
system.cpu3.icache.overall_mshr_misses::cpu3.inst;58397;254290;7879;12377;8683;124;number of overall MSHR misses 
system.cpu3.icache.overall_mshr_misses::total;58397;254290;7879;12377;8683;124;number of overall MSHR misses 
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst;4165378500;18018725504;563750500;876346000;632039750;9134750;number of ReadReq MSHR miss cycles 
system.cpu3.icache.ReadReq_mshr_miss_latency::total;4165378500;18018725504;563750500;876346000;632039750;9134750;number of ReadReq MSHR miss cycles 
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst;4165378500;18018725504;563750500;876346000;632039750;9134750;number of demand (read+write) MSHR miss cycles 
system.cpu3.icache.demand_mshr_miss_latency::total;4165378500;18018725504;563750500;876346000;632039750;9134750;number of demand (read+write) MSHR miss cycles 
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst;4165378500;18018725504;563750500;876346000;632039750;9134750;number of overall MSHR miss cycles 
system.cpu3.icache.overall_mshr_miss_latency::total;4165378500;18018725504;563750500;876346000;632039750;9134750;number of overall MSHR miss cycles 
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst;0.006494;0.014070;0.010167;0.004523;0.001163;0.002877;mshr miss rate for ReadReq accesses 
system.cpu3.icache.ReadReq_mshr_miss_rate::total;0.006494;0.014070;0.010167;0.004523;0.001163;0.002877;mshr miss rate for ReadReq accesses 
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst;0.006494;0.014070;0.010167;0.004523;0.001163;0.002877;mshr miss rate for demand accesses 
system.cpu3.icache.demand_mshr_miss_rate::total;0.006494;0.014070;0.010167;0.004523;0.001163;0.002877;mshr miss rate for demand accesses 
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst;0.006494;0.014070;0.010167;0.004523;0.001163;0.002877;mshr miss rate for overall accesses 
system.cpu3.icache.overall_mshr_miss_rate::total;0.006494;0.014070;0.010167;0.004523;0.001163;0.002877;mshr miss rate for overall accesses 
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst;71328.638457;70858.962224;71551.021703;70804.395249;72790.481400;73667.338710;average ReadReq mshr miss latency 
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total;71328.638457;70858.962224;71551.021703;70804.395249;72790.481400;73667.338710;average ReadReq mshr miss latency 
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst;71328.638457;70858.962224;71551.021703;70804.395249;72790.481400;73667.338710;average overall mshr miss latency 
system.cpu3.icache.demand_avg_mshr_miss_latency::total;71328.638457;70858.962224;71551.021703;70804.395249;72790.481400;73667.338710;average overall mshr miss latency 
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst;71328.638457;70858.962224;71551.021703;70804.395249;72790.481400;73667.338710;average overall mshr miss latency 
system.cpu3.icache.overall_avg_mshr_miss_latency::total;71328.638457;70858.962224;71551.021703;70804.395249;72790.481400;73667.338710;average overall mshr miss latency 
system.cpu3.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu3.dcache.tags.replacements;25391;76986;5423;9011;64688;37;number of replacements 
system.cpu3.dcache.tags.tagsinuse;779.990078;928.994577;826.796750;908.675367;970.136107;862.455074;Cycle average of tags in use 
system.cpu3.dcache.tags.total_refs;2814344;3953412;1879917;936623;1603429;38630;Total number of references to valid blocks. 
system.cpu3.dcache.tags.sampled_refs;25391;76986;5423;9011;64688;912;Sample count of references to valid blocks. 
system.cpu3.dcache.tags.avg_refs;110.840219;51.352350;346.656279;103.942182;24.787117;42.357456;Average number of references to valid blocks. 
system.cpu3.dcache.tags.warmup_cycle;4543396598750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu3.dcache.tags.occ_blocks::cpu3.data;779.990078;928.994577;826.796750;908.675367;970.136107;862.455074;Average occupied blocks per requestor 
system.cpu3.dcache.tags.occ_percent::cpu3.data;0.761709;0.907221;0.807419;0.887378;0.947399;0.842241;Average percentage of cache occupancy 
system.cpu3.dcache.tags.occ_percent::total;0.761709;0.907221;0.807419;0.887378;0.947399;0.842241;Average percentage of cache occupancy 
system.cpu3.dcache.tags.occ_task_id_blocks::1024;664;781;877;848;874;875;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::2;1;;;;1;28;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::3;3;1;14;4;3;4;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::4;660;780;863;844;870;843;Occupied blocks per task id 
system.cpu3.dcache.tags.occ_task_id_percent::1024;0.648438;0.762695;0.856445;0.828125;0.853516;0.854492;Percentage of cache occupancy per task id 
system.cpu3.dcache.tags.tag_accesses;5996188;12050733;477120;1630084;3310805;28612;Number of tag accesses 
system.cpu3.dcache.tags.data_accesses;5996188;12050733;477120;1630084;3310805;28612;Number of data accesses 
system.cpu3.dcache.ReadReq_hits::cpu3.data;1850516;3700812;138407;521799;1175255;9059;number of ReadReq hits 
system.cpu3.dcache.ReadReq_hits::total;1850516;3700812;138407;521799;1175255;9059;number of ReadReq hits 
system.cpu3.dcache.WriteReq_hits::cpu3.data;1008761;1883087;84472;268105;373851;4664;number of WriteReq hits 
system.cpu3.dcache.WriteReq_hits::total;1008761;1883087;84472;268105;373851;4664;number of WriteReq hits 
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data;23858;33088;1555;2300;1931;109;number of LoadLockedReq hits 
system.cpu3.dcache.LoadLockedReq_hits::total;23858;33088;1555;2300;1931;109;number of LoadLockedReq hits 
system.cpu3.dcache.StoreCondReq_hits::cpu3.data;17419;23030;1398;2101;1871;94;number of StoreCondReq hits 
system.cpu3.dcache.StoreCondReq_hits::total;17419;23030;1398;2101;1871;94;number of StoreCondReq hits 
system.cpu3.dcache.demand_hits::cpu3.data;2859277;5583899;222879;789904;1549106;13723;number of demand (read+write) hits 
system.cpu3.dcache.demand_hits::total;2859277;5583899;222879;789904;1549106;13723;number of demand (read+write) hits 
system.cpu3.dcache.overall_hits::cpu3.data;2859277;5583899;222879;789904;1549106;13723;number of overall hits 
system.cpu3.dcache.overall_hits::total;2859277;5583899;222879;789904;1549106;13723;number of overall hits 
system.cpu3.dcache.ReadReq_misses::cpu3.data;44914;147078;5200;9167;27712;212;number of ReadReq misses 
system.cpu3.dcache.ReadReq_misses::total;44914;147078;5200;9167;27712;212;number of ReadReq misses 
system.cpu3.dcache.WriteReq_misses::cpu3.data;17046;89215;2933;4085;39843;31;number of WriteReq misses 
system.cpu3.dcache.WriteReq_misses::total;17046;89215;2933;4085;39843;31;number of WriteReq misses 
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data;2215;20995;352;600;608;6;number of LoadLockedReq misses 
system.cpu3.dcache.LoadLockedReq_misses::total;2215;20995;352;600;608;6;number of LoadLockedReq misses 
system.cpu3.dcache.StoreCondReq_misses::cpu3.data;4889;28036;437;725;599;14;number of StoreCondReq misses 
system.cpu3.dcache.StoreCondReq_misses::total;4889;28036;437;725;599;14;number of StoreCondReq misses 
system.cpu3.dcache.demand_misses::cpu3.data;61960;236293;8133;13252;67555;243;number of demand (read+write) misses 
system.cpu3.dcache.demand_misses::total;61960;236293;8133;13252;67555;243;number of demand (read+write) misses 
system.cpu3.dcache.overall_misses::cpu3.data;61960;236293;8133;13252;67555;243;number of overall misses 
system.cpu3.dcache.overall_misses::total;61960;236293;8133;13252;67555;243;number of overall misses 
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data;3480994538;10725796145;454687224;770389700;2933628207;14102250;number of ReadReq miss cycles 
system.cpu3.dcache.ReadReq_miss_latency::total;3480994538;10725796145;454687224;770389700;2933628207;14102250;number of ReadReq miss cycles 
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data;1245857922;5944212084;238733961;324965177;4339963614;2304235;number of WriteReq miss cycles 
system.cpu3.dcache.WriteReq_miss_latency::total;1245857922;5944212084;238733961;324965177;4339963614;2304235;number of WriteReq miss cycles 
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data;158733225;1321298250;23851748;41720749;44948998;372000;number of LoadLockedReq miss cycles 
system.cpu3.dcache.LoadLockedReq_miss_latency::total;158733225;1321298250;23851748;41720749;44948998;372000;number of LoadLockedReq miss cycles 
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data;254616704;1711822002;26014909;43431874;36128939;804993;number of StoreCondReq miss cycles 
system.cpu3.dcache.StoreCondReq_miss_latency::total;254616704;1711822002;26014909;43431874;36128939;804993;number of StoreCondReq miss cycles 
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data;32107990;1936000;360000;514000;720000;;number of StoreCondFailReq miss cycles 
system.cpu3.dcache.StoreCondFailReq_miss_latency::total;32107990;1936000;360000;514000;720000;;number of StoreCondFailReq miss cycles 
system.cpu3.dcache.demand_miss_latency::cpu3.data;4726852460;16670008229;693421185;1095354877;7273591821;16406485;number of demand (read+write) miss cycles 
system.cpu3.dcache.demand_miss_latency::total;4726852460;16670008229;693421185;1095354877;7273591821;16406485;number of demand (read+write) miss cycles 
system.cpu3.dcache.overall_miss_latency::cpu3.data;4726852460;16670008229;693421185;1095354877;7273591821;16406485;number of overall miss cycles 
system.cpu3.dcache.overall_miss_latency::total;4726852460;16670008229;693421185;1095354877;7273591821;16406485;number of overall miss cycles 
system.cpu3.dcache.ReadReq_accesses::cpu3.data;1895430;3847890;143607;530966;1202967;9271;number of ReadReq accesses(hits+misses) 
system.cpu3.dcache.ReadReq_accesses::total;1895430;3847890;143607;530966;1202967;9271;number of ReadReq accesses(hits+misses) 
system.cpu3.dcache.WriteReq_accesses::cpu3.data;1025807;1972302;87405;272190;413694;4695;number of WriteReq accesses(hits+misses) 
system.cpu3.dcache.WriteReq_accesses::total;1025807;1972302;87405;272190;413694;4695;number of WriteReq accesses(hits+misses) 
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data;26073;54083;1907;2900;2539;115;number of LoadLockedReq accesses(hits+misses) 
system.cpu3.dcache.LoadLockedReq_accesses::total;26073;54083;1907;2900;2539;115;number of LoadLockedReq accesses(hits+misses) 
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data;22308;51066;1835;2826;2470;108;number of StoreCondReq accesses(hits+misses) 
system.cpu3.dcache.StoreCondReq_accesses::total;22308;51066;1835;2826;2470;108;number of StoreCondReq accesses(hits+misses) 
system.cpu3.dcache.demand_accesses::cpu3.data;2921237;5820192;231012;803156;1616661;13966;number of demand (read+write) accesses 
system.cpu3.dcache.demand_accesses::total;2921237;5820192;231012;803156;1616661;13966;number of demand (read+write) accesses 
system.cpu3.dcache.overall_accesses::cpu3.data;2921237;5820192;231012;803156;1616661;13966;number of overall (read+write) accesses 
system.cpu3.dcache.overall_accesses::total;2921237;5820192;231012;803156;1616661;13966;number of overall (read+write) accesses 
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data;0.023696;0.038223;0.036210;0.017265;0.023036;0.022867;miss rate for ReadReq accesses 
system.cpu3.dcache.ReadReq_miss_rate::total;0.023696;0.038223;0.036210;0.017265;0.023036;0.022867;miss rate for ReadReq accesses 
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data;0.016617;0.045234;0.033556;0.015008;0.096310;0.006603;miss rate for WriteReq accesses 
system.cpu3.dcache.WriteReq_miss_rate::total;0.016617;0.045234;0.033556;0.015008;0.096310;0.006603;miss rate for WriteReq accesses 
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data;0.084954;0.388200;0.184583;0.206897;0.239464;0.052174;miss rate for LoadLockedReq accesses 
system.cpu3.dcache.LoadLockedReq_miss_rate::total;0.084954;0.388200;0.184583;0.206897;0.239464;0.052174;miss rate for LoadLockedReq accesses 
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data;0.219159;0.549015;0.238147;0.256546;0.242510;0.129630;miss rate for StoreCondReq accesses 
system.cpu3.dcache.StoreCondReq_miss_rate::total;0.219159;0.549015;0.238147;0.256546;0.242510;0.129630;miss rate for StoreCondReq accesses 
system.cpu3.dcache.demand_miss_rate::cpu3.data;0.021210;0.040599;0.035206;0.016500;0.041787;0.017399;miss rate for demand accesses 
system.cpu3.dcache.demand_miss_rate::total;0.021210;0.040599;0.035206;0.016500;0.041787;0.017399;miss rate for demand accesses 
system.cpu3.dcache.overall_miss_rate::cpu3.data;0.021210;0.040599;0.035206;0.016500;0.041787;0.017399;miss rate for overall accesses 
system.cpu3.dcache.overall_miss_rate::total;0.021210;0.040599;0.035206;0.016500;0.041787;0.017399;miss rate for overall accesses 
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data;77503.552077;72925.904248;87439.850769;84039.456747;105861.294999;66520.047170;average ReadReq miss latency 
system.cpu3.dcache.ReadReq_avg_miss_latency::total;77503.552077;72925.904248;87439.850769;84039.456747;105861.294999;66520.047170;average ReadReq miss latency 
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data;73087.992608;66627.944673;81395.827139;79550.838923;108926.627362;74330.161290;average WriteReq miss latency 
system.cpu3.dcache.WriteReq_avg_miss_latency::total;73087.992608;66627.944673;81395.827139;79550.838923;108926.627362;74330.161290;average WriteReq miss latency 
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data;71662.855530;62933.948559;67760.647727;69534.581667;73929.273026;62000;average LoadLockedReq miss latency 
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total;71662.855530;62933.948559;67760.647727;69534.581667;73929.273026;62000;average LoadLockedReq miss latency 
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data;52079.505829;61057.996933;59530.684211;59906.033103;60315.424040;57499.500000;average StoreCondReq miss latency 
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total;52079.505829;61057.996933;59530.684211;59906.033103;60315.424040;57499.500000;average StoreCondReq miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data;76288.774371;70548.040903;85260.197344;82655.816254;107669.185419;67516.399177;average overall miss latency 
system.cpu3.dcache.demand_avg_miss_latency::total;76288.774371;70548.040903;85260.197344;82655.816254;107669.185419;67516.399177;average overall miss latency 
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data;76288.774371;70548.040903;85260.197344;82655.816254;107669.185419;67516.399177;average overall miss latency 
system.cpu3.dcache.overall_avg_miss_latency::total;76288.774371;70548.040903;85260.197344;82655.816254;107669.185419;67516.399177;average overall miss latency 
system.cpu3.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu3.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu3.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu3.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu3.dcache.writebacks::writebacks;11478;42162;3198;4137;42253;10;number of writebacks 
system.cpu3.dcache.writebacks::total;11478;42162;3198;4137;42253;10;number of writebacks 
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data;44914;147078;5200;9167;27712;212;number of ReadReq MSHR misses 
system.cpu3.dcache.ReadReq_mshr_misses::total;44914;147078;5200;9167;27712;212;number of ReadReq MSHR misses 
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data;17046;89215;2933;4085;39843;31;number of WriteReq MSHR misses 
system.cpu3.dcache.WriteReq_mshr_misses::total;17046;89215;2933;4085;39843;31;number of WriteReq MSHR misses 
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data;2215;20995;352;600;608;6;number of LoadLockedReq MSHR misses 
system.cpu3.dcache.LoadLockedReq_mshr_misses::total;2215;20995;352;600;608;6;number of LoadLockedReq MSHR misses 
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data;4881;28017;437;725;599;14;number of StoreCondReq MSHR misses 
system.cpu3.dcache.StoreCondReq_mshr_misses::total;4881;28017;437;725;599;14;number of StoreCondReq MSHR misses 
system.cpu3.dcache.demand_mshr_misses::cpu3.data;61960;236293;8133;13252;67555;243;number of demand (read+write) MSHR misses 
system.cpu3.dcache.demand_mshr_misses::total;61960;236293;8133;13252;67555;243;number of demand (read+write) MSHR misses 
system.cpu3.dcache.overall_mshr_misses::cpu3.data;61960;236293;8133;13252;67555;243;number of overall MSHR misses 
system.cpu3.dcache.overall_mshr_misses::total;61960;236293;8133;13252;67555;243;number of overall MSHR misses 
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data;2397385462;7276568855;323640776;542872300;2186431793;9333750;number of ReadReq MSHR miss cycles 
system.cpu3.dcache.ReadReq_mshr_miss_latency::total;2397385462;7276568855;323640776;542872300;2186431793;9333750;number of ReadReq MSHR miss cycles 
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data;788256078;3676234916;165631039;221926823;3270094386;1403765;number of WriteReq MSHR miss cycles 
system.cpu3.dcache.WriteReq_mshr_miss_latency::total;788256078;3676234916;165631039;221926823;3270094386;1403765;number of WriteReq MSHR miss cycles 
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data;106941775;856641750;15811252;27886251;30845002;240000;number of LoadLockedReq MSHR miss cycles 
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total;106941775;856641750;15811252;27886251;30845002;240000;number of LoadLockedReq MSHR miss cycles 
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data;132236296;1063176998;15514091;26259126;22512061;420007;number of StoreCondReq MSHR miss cycles 
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total;132236296;1063176998;15514091;26259126;22512061;420007;number of StoreCondReq MSHR miss cycles 
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data;22230010;1320000;250000;360000;500000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total;22230010;1320000;250000;360000;500000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data;3185641540;10952803771;489271815;764799123;5456526179;10737515;number of demand (read+write) MSHR miss cycles 
system.cpu3.dcache.demand_mshr_miss_latency::total;3185641540;10952803771;489271815;764799123;5456526179;10737515;number of demand (read+write) MSHR miss cycles 
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data;3185641540;10952803771;489271815;764799123;5456526179;10737515;number of overall MSHR miss cycles 
system.cpu3.dcache.overall_mshr_miss_latency::total;3185641540;10952803771;489271815;764799123;5456526179;10737515;number of overall MSHR miss cycles 
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data;14520000;1200000;600000;1200000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total;14520000;1200000;600000;1200000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data;1109524000;1127719000;36664000;73207000;74864000;5638000;number of WriteReq MSHR uncacheable cycles 
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total;1109524000;1127719000;36664000;73207000;74864000;5638000;number of WriteReq MSHR uncacheable cycles 
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data;1124044000;1128919000;37264000;74407000;75464000;5638000;number of overall MSHR uncacheable cycles 
system.cpu3.dcache.overall_mshr_uncacheable_latency::total;1124044000;1128919000;37264000;74407000;75464000;5638000;number of overall MSHR uncacheable cycles 
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data;0.023696;0.038223;0.036210;0.017265;0.023036;0.022867;mshr miss rate for ReadReq accesses 
system.cpu3.dcache.ReadReq_mshr_miss_rate::total;0.023696;0.038223;0.036210;0.017265;0.023036;0.022867;mshr miss rate for ReadReq accesses 
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data;0.016617;0.045234;0.033556;0.015008;0.096310;0.006603;mshr miss rate for WriteReq accesses 
system.cpu3.dcache.WriteReq_mshr_miss_rate::total;0.016617;0.045234;0.033556;0.015008;0.096310;0.006603;mshr miss rate for WriteReq accesses 
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data;0.084954;0.388200;0.184583;0.206897;0.239464;0.052174;mshr miss rate for LoadLockedReq accesses 
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total;0.084954;0.388200;0.184583;0.206897;0.239464;0.052174;mshr miss rate for LoadLockedReq accesses 
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data;0.218800;0.548643;0.238147;0.256546;0.242510;0.129630;mshr miss rate for StoreCondReq accesses 
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total;0.218800;0.548643;0.238147;0.256546;0.242510;0.129630;mshr miss rate for StoreCondReq accesses 
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data;0.021210;0.040599;0.035206;0.016500;0.041787;0.017399;mshr miss rate for demand accesses 
system.cpu3.dcache.demand_mshr_miss_rate::total;0.021210;0.040599;0.035206;0.016500;0.041787;0.017399;mshr miss rate for demand accesses 
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data;0.021210;0.040599;0.035206;0.016500;0.041787;0.017399;mshr miss rate for overall accesses 
system.cpu3.dcache.overall_mshr_miss_rate::total;0.021210;0.040599;0.035206;0.016500;0.041787;0.017399;mshr miss rate for overall accesses 
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data;53377.242330;49474.216776;62238.610769;59220.279263;78898.375902;44027.122642;average ReadReq mshr miss latency 
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total;53377.242330;49474.216776;62238.610769;59220.279263;78898.375902;44027.122642;average ReadReq mshr miss latency 
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data;46242.876804;41206.466581;56471.544153;54327.251652;82074.502071;45282.741935;average WriteReq mshr miss latency 
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total;46242.876804;41206.466581;56471.544153;54327.251652;82074.502071;45282.741935;average WriteReq mshr miss latency 
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data;48280.711061;40802.179090;44918.329545;46477.085000;50731.911184;40000;average LoadLockedReq mshr miss latency 
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total;48280.711061;40802.179090;44918.329545;46477.085000;50731.911184;40000;average LoadLockedReq mshr miss latency 
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data;27092.049990;37947.567477;35501.352403;36219.484138;37582.739566;30000.500000;average StoreCondReq mshr miss latency 
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total;27092.049990;37947.567477;35501.352403;36219.484138;37582.739566;30000.500000;average StoreCondReq mshr miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data;51414.485797;46352.637492;60158.836223;57711.977286;80771.610969;44187.304527;average overall mshr miss latency 
system.cpu3.dcache.demand_avg_mshr_miss_latency::total;51414.485797;46352.637492;60158.836223;57711.977286;80771.610969;44187.304527;average overall mshr miss latency 
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data;51414.485797;46352.637492;60158.836223;57711.977286;80771.610969;44187.304527;average overall mshr miss latency 
system.cpu3.dcache.overall_avg_mshr_miss_latency::total;51414.485797;46352.637492;60158.836223;57711.977286;80771.610969;44187.304527;average overall mshr miss latency 
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu3.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu4.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu4.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu4.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu4.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu4.dtb.read_hits;2114474;4766015;121171;747756;1413810;45802;DTB read hits 
system.cpu4.dtb.read_misses;3189;900;371;519;5540;85;DTB read misses 
system.cpu4.dtb.read_acv;14;0;0;0;0;0;DTB read access violations 
system.cpu4.dtb.read_accesses;211522;553606;34037;530914;1198662;11014;DTB read accesses 
system.cpu4.dtb.write_hits;1158171;2387674;109306;442939;597954;35649;DTB write hits 
system.cpu4.dtb.write_misses;294;747;106;129;49674;14;DTB write misses 
system.cpu4.dtb.write_acv;37;0;5;14;14;7;DTB write access violations 
system.cpu4.dtb.write_accesses;92185;136545;15515;265686;390384;6645;DTB write accesses 
system.cpu4.dtb.data_hits;3272645;7153689;230477;1190695;2011764;81451;DTB hits 
system.cpu4.dtb.data_misses;3483;1647;477;648;55214;99;DTB misses 
system.cpu4.dtb.data_acv;51;0;5;14;14;7;DTB access violations 
system.cpu4.dtb.data_accesses;303707;690151;49552;796600;1589046;17659;DTB accesses 
system.cpu4.itb.fetch_hits;1964195;3711985;184819;2649317;7335826;60687;ITB hits 
system.cpu4.itb.fetch_misses;1343;81;152;313;309;92;ITB misses 
system.cpu4.itb.fetch_acv;1;0;0;0;0;0;ITB acv 
system.cpu4.itb.fetch_accesses;1965538;3712066;184971;2649630;7336135;60779;ITB accesses 
system.cpu4.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu4.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu4.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu4.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu4.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu4.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu4.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu4.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu4.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu4.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu4.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu4.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu4.numCycles;483304350;112792956;10411550;20273435;28845552;2285875;number of cpu cycles simulated 
system.cpu4.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu4.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu4.committedInsts;9828291;21928285;627586;3653150;8387788;220258;Number of instructions committed 
system.cpu4.committedOps;9828291;21928285;627586;3653150;8387788;220258;Number of ops (including micro ops) committed 
system.cpu4.num_int_alu_accesses;9424614;20719645;603327;3218471;5082636;212531;Number of integer alu accesses 
system.cpu4.num_fp_alu_accesses;31618;1484829;3618;924738;3185045;261;Number of float alu accesses 
system.cpu4.num_func_calls;365049;740322;15799;52980;52681;6265;number of times a function call or return occured 
system.cpu4.num_conditional_control_insts;827554;2257088;59758;371070;411512;21045;number of instructions that are conditional controls 
system.cpu4.num_int_insts;9424614;20719645;603327;3218471;5082636;212531;number of integer instructions 
system.cpu4.num_fp_insts;31618;1484829;3618;924738;3185045;261;number of float instructions 
system.cpu4.num_int_register_reads;12895377;30637672;857418;5416656;9946900;293371;number of times the integer registers were read 
system.cpu4.num_int_register_writes;7342926;15268273;428685;2015834;3966933;153869;number of times the integer registers were written 
system.cpu4.num_fp_register_reads;20202;1579042;2367;917849;5411137;135;number of times the floating registers were read 
system.cpu4.num_fp_register_writes;20005;1212752;2352;740262;3149637;102;number of times the floating registers were written 
system.cpu4.num_mem_refs;3285314;7203230;231707;1193242;2073362;81727;number of memory refs 
system.cpu4.num_load_insts;2121104;4793341;122010;749361;1425081;45995;Number of load instructions 
system.cpu4.num_store_insts;1164210;2409889;109697;443881;648281;35732;Number of store instructions 
system.cpu4.num_idle_cycles;455909592.162713;49831593.299488;8524173.826185;10217307.249950;6996272.499976;1626129.102588;Number of idle cycles 
system.cpu4.num_busy_cycles;27394757.837287;62961362.700512;1887376.173815;10056127.750050;21849279.500024;659745.897412;Number of busy cycles 
system.cpu4.not_idle_fraction;0.056682;0.558203;0.181277;0.496025;0.757457;0.288619;Percentage of non-idle cycles 
system.cpu4.idle_fraction;0.943318;0.441797;0.818723;0.503975;0.242543;0.711381;Percentage of idle cycles 
system.cpu4.Branches;1368876;3258349;81968;442952;483490;29504;Number of branches fetched 
system.cpu4.op_class::No_OpClass;81723;106772;10792;32186;156415;3206;Class of executed instruction 
system.cpu4.op_class::IntAlu;5993041;13411549;363246;2008750;2501825;128600;Class of executed instruction 
system.cpu4.op_class::IntMult;31352;48613;1179;3446;3233;345;Class of executed instruction 
system.cpu4.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::FloatAdd;9200;465561;1172;191280;1607131;30;Class of executed instruction 
system.cpu4.op_class::FloatCmp;0;32633;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::FloatCvt;0;8060;0;1482;5;0;Class of executed instruction 
system.cpu4.op_class::FloatMult;0;131845;0;175456;1507504;0;Class of executed instruction 
system.cpu4.op_class::FloatDiv;1771;27804;227;2715;227;0;Class of executed instruction 
system.cpu4.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::MemRead;2165032;4892297;124965;756307;1431906;47148;Class of executed instruction 
system.cpu4.op_class::MemWrite;1164509;2418281;109769;444451;648773;36014;Class of executed instruction 
system.cpu4.op_class::IprAccess;385197;386517;16718;37739;585997;5021;Class of executed instruction 
system.cpu4.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu4.op_class::total;9831825;21929932;628068;3653812;8443016;220364;Class of executed instruction 
system.cpu4.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu4.kern.inst.quiesce;6967;2718;98;140;93;20;number of quiesce instructions executed 
system.cpu4.kern.inst.hwrei;87905;75503;3096;7391;62678;1022;number of hwrei instructions executed 
system.cpu4.kern.ipl_count::0;19344;22356;680;1873;1963;273;number of times we switched to this ipl 
system.cpu4.kern.ipl_count::22;4447;1169;106;208;295;24;number of times we switched to this ipl 
system.cpu4.kern.ipl_count::30;90;2362;8;40;24;1;number of times we switched to this ipl 
system.cpu4.kern.ipl_count::31;49616;32966;1375;3401;4033;453;number of times we switched to this ipl 
system.cpu4.kern.ipl_count::total;73497;58853;2169;5522;6315;751;number of times we switched to this ipl 
system.cpu4.kern.ipl_good::0;19333;22356;678;1871;1961;273;number of times we switched to this ipl from a different ipl 
system.cpu4.kern.ipl_good::22;4447;1169;106;208;295;24;number of times we switched to this ipl from a different ipl 
system.cpu4.kern.ipl_good::30;90;2362;8;40;24;1;number of times we switched to this ipl from a different ipl 
system.cpu4.kern.ipl_good::31;19243;20019;670;1838;1943;272;number of times we switched to this ipl from a different ipl 
system.cpu4.kern.ipl_good::total;43113;45906;1462;3957;4223;570;number of times we switched to this ipl from a different ipl 
system.cpu4.kern.ipl_ticks::0;4192956990000;696496700000;99842110000;186670680000;273213100000;21168630000;number of cycles we spent at this ipl 
system.cpu4.kern.ipl_ticks::22;13624920000;3922700000;336460000;674450000;1001310000;78910000;number of cycles we spent at this ipl 
system.cpu4.kern.ipl_ticks::30;884630000;17176060000;76170000;312650000;193030000;11490000;number of cycles we spent at this ipl 
system.cpu4.kern.ipl_ticks::31;625576680000;410334100000;3847290000;15076570000;14048110000;1613160000;number of cycles we spent at this ipl 
system.cpu4.kern.ipl_ticks::total;4833043220000;1127929560000;104102030000;202734350000;288455550000;22872190000;number of cycles we spent at this ipl 
system.cpu4.kern.ipl_used::0;0.999431;1;0.997059;0.998932;0.998981;1;fraction of swpipl calls that actually changed the ipl 
system.cpu4.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu4.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu4.kern.ipl_used::31;0.387839;0.607262;0.487273;0.540429;0.481775;0.600442;fraction of swpipl calls that actually changed the ipl 
system.cpu4.kern.ipl_used::total;0.586595;0.780011;0.674043;0.716588;0.668725;0.758988;fraction of swpipl calls that actually changed the ipl 
system.cpu4.kern.syscall::3;10;;1;2;2;1;number of syscalls executed 
system.cpu4.kern.syscall::6;10;;1;1;1;;number of syscalls executed 
system.cpu4.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu4.kern.syscall::17;5;;1;1;1;;number of syscalls executed 
system.cpu4.kern.syscall::20;1;;;;;;number of syscalls executed 
system.cpu4.kern.syscall::23;3;;;;;;number of syscalls executed 
system.cpu4.kern.syscall::24;3;;;;;;number of syscalls executed 
system.cpu4.kern.syscall::33;3;;1;1;1;;number of syscalls executed 
system.cpu4.kern.syscall::45;18;;3;3;3;;number of syscalls executed 
system.cpu4.kern.syscall::47;3;;;;;;number of syscalls executed 
system.cpu4.kern.syscall::59;2;;;;;;number of syscalls executed 
system.cpu4.kern.syscall::71;27;;4;4;4;;number of syscalls executed 
system.cpu4.kern.syscall::74;9;;1;1;1;;number of syscalls executed 
system.cpu4.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu4.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu4.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu4.kern.syscall::132;3;;;;;;number of syscalls executed 
system.cpu4.kern.syscall::total;101;1;12;18;17;2;number of syscalls executed 
system.cpu4.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu4.kern.callpal::wripir;23;2524;7;68;32;1;number of callpals executed 
system.cpu4.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu4.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu4.kern.callpal::swpctx;382;5143;53;161;96;12;number of callpals executed 
system.cpu4.kern.callpal::tbi;13;7;1;2;5;1;number of callpals executed 
system.cpu4.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu4.kern.callpal::swpipl;63947;47224;1842;4702;5434;683;number of callpals executed 
system.cpu4.kern.callpal::rdps;8917;2333;213;421;592;48;number of callpals executed 
system.cpu4.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu4.kern.callpal::wrusp;3;;1;1;1;;number of callpals executed 
system.cpu4.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu4.kern.callpal::rti;5012;8114;213;572;562;43;number of callpals executed 
system.cpu4.kern.callpal::callsys;131;4504;15;230;72;10;number of callpals executed 
system.cpu4.kern.callpal::imb;45;;3;2;3;;number of callpals executed 
system.cpu4.kern.callpal::rdunique;1;411;;8;24;;number of callpals executed 
system.cpu4.kern.callpal::total;78488;70260;2348;6168;6822;799;number of callpals executed 
system.cpu4.kern.mode_switch::kernel;5395;13257;265;733;658;56;number of protection mode switches 
system.cpu4.kern.mode_switch::user;491;4686;102;403;442;19;number of protection mode switches 
system.cpu4.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu4.kern.mode_switch_good::kernel;0.091010;0.353474;0.381132;0.549795;0.671733;0.357143;fraction of useful protection mode switches 
system.cpu4.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu4.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu4.kern.mode_switch_good::total;0.166837;0.522321;0.553134;0.709507;0.803636;0.520000;fraction of useful protection mode switches 
system.cpu4.kern.mode_ticks::kernel;4745201560000;1077146230000;139512010000;134717160000;107378690000;4381050000;number of ticks spent at the given mode 
system.cpu4.kern.mode_ticks::user;26808870000;72171400000;4234700000;68017190000;181076860000;1502670000;number of ticks spent at the given mode 
system.cpu4.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu4.kern.swap_context;383;5143;53;161;96;12;number of times the context was actually changed 
system.cpu4.icache.tags.replacements;56325;288835;6021;17485;16285;3126;number of replacements 
system.cpu4.icache.tags.tagsinuse;386.920669;511.954792;511.991179;511.982887;511.991992;512;Cycle average of tags in use 
system.cpu4.icache.tags.total_refs;9672472;20156353;2045632;3654649;8425033;364237;Total number of references to valid blocks. 
system.cpu4.icache.tags.sampled_refs;56325;288835;6021;17485;16285;3638;Sample count of references to valid blocks. 
system.cpu4.icache.tags.avg_refs;171.726090;69.785009;339.749543;209.016242;517.349278;100.120121;Average number of references to valid blocks. 
system.cpu4.icache.tags.warmup_cycle;4550450978750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu4.icache.tags.occ_blocks::cpu4.inst;386.920669;511.954792;511.991179;511.982887;511.991992;512;Average occupied blocks per requestor 
system.cpu4.icache.tags.occ_percent::cpu4.inst;0.755704;0.999912;0.999983;0.999967;0.999984;1;Average percentage of cache occupancy 
system.cpu4.icache.tags.occ_percent::total;0.755704;0.999912;0.999983;0.999967;0.999984;1;Average percentage of cache occupancy 
system.cpu4.icache.tags.occ_task_id_blocks::1024;511;512;512;511;512;512;Occupied blocks per task id 
system.cpu4.icache.tags.age_task_id_blocks_1024::2;2;2;19;20;20;2;Occupied blocks per task id 
system.cpu4.icache.tags.age_task_id_blocks_1024::3;12;15;278;308;286;;Occupied blocks per task id 
system.cpu4.icache.tags.age_task_id_blocks_1024::4;497;495;138;106;129;510;Occupied blocks per task id 
system.cpu4.icache.tags.occ_task_id_percent::1024;0.998047;1;1;0.998047;1;1;Percentage of cache occupancy per task id 
system.cpu4.icache.tags.tag_accesses;19720532;44148700;1262161;7325110;16902320;443852;Number of tag accesses 
system.cpu4.icache.tags.data_accesses;19720532;44148700;1262161;7325110;16902320;443852;Number of data accesses 
system.cpu4.icache.ReadReq_hits::cpu4.inst;9774943;21641096;622046;3636326;8426728;217237;number of ReadReq hits 
system.cpu4.icache.ReadReq_hits::total;9774943;21641096;622046;3636326;8426728;217237;number of ReadReq hits 
system.cpu4.icache.demand_hits::cpu4.inst;9774943;21641096;622046;3636326;8426728;217237;number of demand (read+write) hits 
system.cpu4.icache.demand_hits::total;9774943;21641096;622046;3636326;8426728;217237;number of demand (read+write) hits 
system.cpu4.icache.overall_hits::cpu4.inst;9774943;21641096;622046;3636326;8426728;217237;number of overall hits 
system.cpu4.icache.overall_hits::total;9774943;21641096;622046;3636326;8426728;217237;number of overall hits 
system.cpu4.icache.ReadReq_misses::cpu4.inst;56882;288836;6023;17486;16288;3126;number of ReadReq misses 
system.cpu4.icache.ReadReq_misses::total;56882;288836;6023;17486;16288;3126;number of ReadReq misses 
system.cpu4.icache.demand_misses::cpu4.inst;56882;288836;6023;17486;16288;3126;number of demand (read+write) misses 
system.cpu4.icache.demand_misses::total;56882;288836;6023;17486;16288;3126;number of demand (read+write) misses 
system.cpu4.icache.overall_misses::cpu4.inst;56882;288836;6023;17486;16288;3126;number of overall misses 
system.cpu4.icache.overall_misses::total;56882;288836;6023;17486;16288;3126;number of overall misses 
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst;5514888250;27991180748;581063250;1676618000;1579090249;297193500;number of ReadReq miss cycles 
system.cpu4.icache.ReadReq_miss_latency::total;5514888250;27991180748;581063250;1676618000;1579090249;297193500;number of ReadReq miss cycles 
system.cpu4.icache.demand_miss_latency::cpu4.inst;5514888250;27991180748;581063250;1676618000;1579090249;297193500;number of demand (read+write) miss cycles 
system.cpu4.icache.demand_miss_latency::total;5514888250;27991180748;581063250;1676618000;1579090249;297193500;number of demand (read+write) miss cycles 
system.cpu4.icache.overall_miss_latency::cpu4.inst;5514888250;27991180748;581063250;1676618000;1579090249;297193500;number of overall miss cycles 
system.cpu4.icache.overall_miss_latency::total;5514888250;27991180748;581063250;1676618000;1579090249;297193500;number of overall miss cycles 
system.cpu4.icache.ReadReq_accesses::cpu4.inst;9831825;21929932;628069;3653812;8443016;220363;number of ReadReq accesses(hits+misses) 
system.cpu4.icache.ReadReq_accesses::total;9831825;21929932;628069;3653812;8443016;220363;number of ReadReq accesses(hits+misses) 
system.cpu4.icache.demand_accesses::cpu4.inst;9831825;21929932;628069;3653812;8443016;220363;number of demand (read+write) accesses 
system.cpu4.icache.demand_accesses::total;9831825;21929932;628069;3653812;8443016;220363;number of demand (read+write) accesses 
system.cpu4.icache.overall_accesses::cpu4.inst;9831825;21929932;628069;3653812;8443016;220363;number of overall (read+write) accesses 
system.cpu4.icache.overall_accesses::total;9831825;21929932;628069;3653812;8443016;220363;number of overall (read+write) accesses 
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst;0.005785;0.013171;0.009590;0.004786;0.001929;0.014186;miss rate for ReadReq accesses 
system.cpu4.icache.ReadReq_miss_rate::total;0.005785;0.013171;0.009590;0.004786;0.001929;0.014186;miss rate for ReadReq accesses 
system.cpu4.icache.demand_miss_rate::cpu4.inst;0.005785;0.013171;0.009590;0.004786;0.001929;0.014186;miss rate for demand accesses 
system.cpu4.icache.demand_miss_rate::total;0.005785;0.013171;0.009590;0.004786;0.001929;0.014186;miss rate for demand accesses 
system.cpu4.icache.overall_miss_rate::cpu4.inst;0.005785;0.013171;0.009590;0.004786;0.001929;0.014186;miss rate for overall accesses 
system.cpu4.icache.overall_miss_rate::total;0.005785;0.013171;0.009590;0.004786;0.001929;0.014186;miss rate for overall accesses 
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst;96953.135438;96910.290781;96474.057779;95883.449617;96948.075209;95071.497121;average ReadReq miss latency 
system.cpu4.icache.ReadReq_avg_miss_latency::total;96953.135438;96910.290781;96474.057779;95883.449617;96948.075209;95071.497121;average ReadReq miss latency 
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst;96953.135438;96910.290781;96474.057779;95883.449617;96948.075209;95071.497121;average overall miss latency 
system.cpu4.icache.demand_avg_miss_latency::total;96953.135438;96910.290781;96474.057779;95883.449617;96948.075209;95071.497121;average overall miss latency 
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst;96953.135438;96910.290781;96474.057779;95883.449617;96948.075209;95071.497121;average overall miss latency 
system.cpu4.icache.overall_avg_miss_latency::total;96953.135438;96910.290781;96474.057779;95883.449617;96948.075209;95071.497121;average overall miss latency 
system.cpu4.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu4.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu4.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu4.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu4.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu4.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu4.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu4.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst;56882;288836;6023;17486;16288;3126;number of ReadReq MSHR misses 
system.cpu4.icache.ReadReq_mshr_misses::total;56882;288836;6023;17486;16288;3126;number of ReadReq MSHR misses 
system.cpu4.icache.demand_mshr_misses::cpu4.inst;56882;288836;6023;17486;16288;3126;number of demand (read+write) MSHR misses 
system.cpu4.icache.demand_mshr_misses::total;56882;288836;6023;17486;16288;3126;number of demand (read+write) MSHR misses 
system.cpu4.icache.overall_mshr_misses::cpu4.inst;56882;288836;6023;17486;16288;3126;number of overall MSHR misses 
system.cpu4.icache.overall_mshr_misses::total;56882;288836;6023;17486;16288;3126;number of overall MSHR misses 
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst;4043363750;20518811252;424623750;1225500000;1158182751;217148500;number of ReadReq MSHR miss cycles 
system.cpu4.icache.ReadReq_mshr_miss_latency::total;4043363750;20518811252;424623750;1225500000;1158182751;217148500;number of ReadReq MSHR miss cycles 
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst;4043363750;20518811252;424623750;1225500000;1158182751;217148500;number of demand (read+write) MSHR miss cycles 
system.cpu4.icache.demand_mshr_miss_latency::total;4043363750;20518811252;424623750;1225500000;1158182751;217148500;number of demand (read+write) MSHR miss cycles 
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst;4043363750;20518811252;424623750;1225500000;1158182751;217148500;number of overall MSHR miss cycles 
system.cpu4.icache.overall_mshr_miss_latency::total;4043363750;20518811252;424623750;1225500000;1158182751;217148500;number of overall MSHR miss cycles 
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst;0.005785;0.013171;0.009590;0.004786;0.001929;0.014186;mshr miss rate for ReadReq accesses 
system.cpu4.icache.ReadReq_mshr_miss_rate::total;0.005785;0.013171;0.009590;0.004786;0.001929;0.014186;mshr miss rate for ReadReq accesses 
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst;0.005785;0.013171;0.009590;0.004786;0.001929;0.014186;mshr miss rate for demand accesses 
system.cpu4.icache.demand_mshr_miss_rate::total;0.005785;0.013171;0.009590;0.004786;0.001929;0.014186;mshr miss rate for demand accesses 
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst;0.005785;0.013171;0.009590;0.004786;0.001929;0.014186;mshr miss rate for overall accesses 
system.cpu4.icache.overall_mshr_miss_rate::total;0.005785;0.013171;0.009590;0.004786;0.001929;0.014186;mshr miss rate for overall accesses 
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst;71083.361169;71039.660056;70500.373568;70084.639140;71106.504850;69465.291107;average ReadReq mshr miss latency 
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total;71083.361169;71039.660056;70500.373568;70084.639140;71106.504850;69465.291107;average ReadReq mshr miss latency 
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst;71083.361169;71039.660056;70500.373568;70084.639140;71106.504850;69465.291107;average overall mshr miss latency 
system.cpu4.icache.demand_avg_mshr_miss_latency::total;71083.361169;71039.660056;70500.373568;70084.639140;71106.504850;69465.291107;average overall mshr miss latency 
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst;71083.361169;71039.660056;70500.373568;70084.639140;71106.504850;69465.291107;average overall mshr miss latency 
system.cpu4.icache.overall_avg_mshr_miss_latency::total;71083.361169;71039.660056;70500.373568;70084.639140;71106.504850;69465.291107;average overall mshr miss latency 
system.cpu4.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu4.dcache.tags.replacements;46679;119432;11509;22460;80506;4683;number of replacements 
system.cpu4.dcache.tags.tagsinuse;462.607265;907.053969;722.013131;879.692680;980.754675;997.021318;Cycle average of tags in use 
system.cpu4.dcache.tags.total_refs;3126432;5182596;2007648;1165524;1927195;106329;Total number of references to valid blocks. 
system.cpu4.dcache.tags.sampled_refs;46679;119432;11509;22460;80506;5668;Sample count of references to valid blocks. 
system.cpu4.dcache.tags.avg_refs;66.977270;43.393697;174.441567;51.893321;23.938526;18.759527;Average number of references to valid blocks. 
system.cpu4.dcache.tags.warmup_cycle;4548648438750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu4.dcache.tags.occ_blocks::cpu4.data;462.607265;907.053969;722.013131;879.692680;980.754675;997.021318;Average occupied blocks per requestor 
system.cpu4.dcache.tags.occ_percent::cpu4.data;0.451765;0.885795;0.705091;0.859075;0.957768;0.973654;Average percentage of cache occupancy 
system.cpu4.dcache.tags.occ_percent::total;0.451765;0.885795;0.705091;0.859075;0.957768;0.973654;Average percentage of cache occupancy 
system.cpu4.dcache.tags.occ_task_id_blocks::1024;793;722;1024;1024;1024;985;Occupied blocks per task id 
system.cpu4.dcache.tags.age_task_id_blocks_1024::2;1;;858;847;779;1;Occupied blocks per task id 
system.cpu4.dcache.tags.age_task_id_blocks_1024::3;10;8;71;79;138;3;Occupied blocks per task id 
system.cpu4.dcache.tags.age_task_id_blocks_1024::4;782;714;5;5;13;981;Occupied blocks per task id 
system.cpu4.dcache.tags.occ_task_id_percent::1024;0.774414;0.705078;1;1;1;0.961914;Percentage of cache occupancy per task id 
system.cpu4.dcache.tags.tag_accesses;6616523;14637368;474120;2409041;4117533;167877;Number of tag accesses 
system.cpu4.dcache.tags.data_accesses;6616523;14637368;474120;2409041;4117533;167877;Number of data accesses 
system.cpu4.dcache.ReadReq_hits::cpu4.data;2035841;4529935;114422;729577;1380762;42542;number of ReadReq hits 
system.cpu4.dcache.ReadReq_hits::total;2035841;4529935;114422;729577;1380762;42542;number of ReadReq hits 
system.cpu4.dcache.WriteReq_hits::cpu4.data;1111846;2222536;100729;427854;545060;32818;number of WriteReq hits 
system.cpu4.dcache.WriteReq_hits::total;1111846;2222536;100729;427854;545060;32818;number of WriteReq hits 
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data;21291;40774;1546;3205;3281;611;number of LoadLockedReq hits 
system.cpu4.dcache.LoadLockedReq_hits::total;21291;40774;1546;3205;3281;611;number of LoadLockedReq hits 
system.cpu4.dcache.StoreCondReq_hits::cpu4.data;17990;28476;1525;3058;3315;673;number of StoreCondReq hits 
system.cpu4.dcache.StoreCondReq_hits::total;17990;28476;1525;3058;3315;673;number of StoreCondReq hits 
system.cpu4.dcache.demand_hits::cpu4.data;3147687;6752471;215151;1157431;1925822;75360;number of demand (read+write) hits 
system.cpu4.dcache.demand_hits::total;3147687;6752471;215151;1157431;1925822;75360;number of demand (read+write) hits 
system.cpu4.dcache.overall_hits::cpu4.data;3147687;6752471;215151;1157431;1925822;75360;number of overall hits 
system.cpu4.dcache.overall_hits::total;3147687;6752471;215151;1157431;1925822;75360;number of overall hits 
system.cpu4.dcache.ReadReq_misses::cpu4.data;59002;196353;5547;15344;34714;2648;number of ReadReq misses 
system.cpu4.dcache.ReadReq_misses::total;59002;196353;5547;15344;34714;2648;number of ReadReq misses 
system.cpu4.dcache.WriteReq_misses::cpu4.data;19610;109930;6859;11146;48589;2105;number of WriteReq misses 
system.cpu4.dcache.WriteReq_misses::total;19610;109930;6859;11146;48589;2105;number of WriteReq misses 
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data;1708;25379;124;716;784;109;number of LoadLockedReq misses 
system.cpu4.dcache.LoadLockedReq_misses::total;1708;25379;124;716;784;109;number of LoadLockedReq misses 
system.cpu4.dcache.StoreCondReq_misses::cpu4.data;3545;33907;127;784;691;40;number of StoreCondReq misses 
system.cpu4.dcache.StoreCondReq_misses::total;3545;33907;127;784;691;40;number of StoreCondReq misses 
system.cpu4.dcache.demand_misses::cpu4.data;78612;306283;12406;26490;83303;4753;number of demand (read+write) misses 
system.cpu4.dcache.demand_misses::total;78612;306283;12406;26490;83303;4753;number of demand (read+write) misses 
system.cpu4.dcache.overall_misses::cpu4.data;78612;306283;12406;26490;83303;4753;number of overall misses 
system.cpu4.dcache.overall_misses::total;78612;306283;12406;26490;83303;4753;number of overall misses 
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data;4950109681;14705882063;520147956;1357468444;3610056188;245037485;number of ReadReq miss cycles 
system.cpu4.dcache.ReadReq_miss_latency::total;4950109681;14705882063;520147956;1357468444;3610056188;245037485;number of ReadReq miss cycles 
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data;1584116412;7537843802;645503374;996489984;5165950261;199699477;number of WriteReq miss cycles 
system.cpu4.dcache.WriteReq_miss_latency::total;1584116412;7537843802;645503374;996489984;5165950261;199699477;number of WriteReq miss cycles 
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data;129784657;1592336998;11231999;52706250;60044499;10601750;number of LoadLockedReq miss cycles 
system.cpu4.dcache.LoadLockedReq_miss_latency::total;129784657;1592336998;11231999;52706250;60044499;10601750;number of LoadLockedReq miss cycles 
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data;191818861;2071654719;7157948;47336875;41909926;2416993;number of StoreCondReq miss cycles 
system.cpu4.dcache.StoreCondReq_miss_latency::total;191818861;2071654719;7157948;47336875;41909926;2416993;number of StoreCondReq miss cycles 
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data;10834000;2914000;288000;206000;576999;;number of StoreCondFailReq miss cycles 
system.cpu4.dcache.StoreCondFailReq_miss_latency::total;10834000;2914000;288000;206000;576999;;number of StoreCondFailReq miss cycles 
system.cpu4.dcache.demand_miss_latency::cpu4.data;6534226093;22243725865;1165651330;2353958428;8776006449;444736962;number of demand (read+write) miss cycles 
system.cpu4.dcache.demand_miss_latency::total;6534226093;22243725865;1165651330;2353958428;8776006449;444736962;number of demand (read+write) miss cycles 
system.cpu4.dcache.overall_miss_latency::cpu4.data;6534226093;22243725865;1165651330;2353958428;8776006449;444736962;number of overall miss cycles 
system.cpu4.dcache.overall_miss_latency::total;6534226093;22243725865;1165651330;2353958428;8776006449;444736962;number of overall miss cycles 
system.cpu4.dcache.ReadReq_accesses::cpu4.data;2094843;4726288;119969;744921;1415476;45190;number of ReadReq accesses(hits+misses) 
system.cpu4.dcache.ReadReq_accesses::total;2094843;4726288;119969;744921;1415476;45190;number of ReadReq accesses(hits+misses) 
system.cpu4.dcache.WriteReq_accesses::cpu4.data;1131456;2332466;107588;439000;593649;34923;number of WriteReq accesses(hits+misses) 
system.cpu4.dcache.WriteReq_accesses::total;1131456;2332466;107588;439000;593649;34923;number of WriteReq accesses(hits+misses) 
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data;22999;66153;1670;3921;4065;720;number of LoadLockedReq accesses(hits+misses) 
system.cpu4.dcache.LoadLockedReq_accesses::total;22999;66153;1670;3921;4065;720;number of LoadLockedReq accesses(hits+misses) 
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data;21535;62383;1652;3842;4006;713;number of StoreCondReq accesses(hits+misses) 
system.cpu4.dcache.StoreCondReq_accesses::total;21535;62383;1652;3842;4006;713;number of StoreCondReq accesses(hits+misses) 
system.cpu4.dcache.demand_accesses::cpu4.data;3226299;7058754;227557;1183921;2009125;80113;number of demand (read+write) accesses 
system.cpu4.dcache.demand_accesses::total;3226299;7058754;227557;1183921;2009125;80113;number of demand (read+write) accesses 
system.cpu4.dcache.overall_accesses::cpu4.data;3226299;7058754;227557;1183921;2009125;80113;number of overall (read+write) accesses 
system.cpu4.dcache.overall_accesses::total;3226299;7058754;227557;1183921;2009125;80113;number of overall (read+write) accesses 
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data;0.028165;0.041545;0.046237;0.020598;0.024525;0.058597;miss rate for ReadReq accesses 
system.cpu4.dcache.ReadReq_miss_rate::total;0.028165;0.041545;0.046237;0.020598;0.024525;0.058597;miss rate for ReadReq accesses 
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data;0.017332;0.047130;0.063752;0.025390;0.081848;0.060275;miss rate for WriteReq accesses 
system.cpu4.dcache.WriteReq_miss_rate::total;0.017332;0.047130;0.063752;0.025390;0.081848;0.060275;miss rate for WriteReq accesses 
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data;0.074264;0.383641;0.074251;0.182606;0.192866;0.151389;miss rate for LoadLockedReq accesses 
system.cpu4.dcache.LoadLockedReq_miss_rate::total;0.074264;0.383641;0.074251;0.182606;0.192866;0.151389;miss rate for LoadLockedReq accesses 
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data;0.164616;0.543529;0.076877;0.204060;0.172491;0.056101;miss rate for StoreCondReq accesses 
system.cpu4.dcache.StoreCondReq_miss_rate::total;0.164616;0.543529;0.076877;0.204060;0.172491;0.056101;miss rate for StoreCondReq accesses 
system.cpu4.dcache.demand_miss_rate::cpu4.data;0.024366;0.043391;0.054518;0.022375;0.041462;0.059329;miss rate for demand accesses 
system.cpu4.dcache.demand_miss_rate::total;0.024366;0.043391;0.054518;0.022375;0.041462;0.059329;miss rate for demand accesses 
system.cpu4.dcache.overall_miss_rate::cpu4.data;0.024366;0.043391;0.054518;0.022375;0.041462;0.059329;miss rate for overall accesses 
system.cpu4.dcache.overall_miss_rate::total;0.024366;0.043391;0.054518;0.022375;0.041462;0.059329;miss rate for overall accesses 
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data;83897.320108;74895.122881;93771.039481;88469.007039;103994.244051;92536.814577;average ReadReq miss latency 
system.cpu4.dcache.ReadReq_avg_miss_latency::total;83897.320108;74895.122881;93771.039481;88469.007039;103994.244051;92536.814577;average ReadReq miss latency 
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data;80781.051096;68569.487874;94110.420469;89403.371972;106319.336908;94869.110214;average WriteReq miss latency 
system.cpu4.dcache.WriteReq_avg_miss_latency::total;80781.051096;68569.487874;94110.420469;89403.371972;106319.336908;94869.110214;average WriteReq miss latency 
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data;75986.333138;62742.306553;90580.637097;73612.081006;76587.371173;97263.761468;average LoadLockedReq miss latency 
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total;75986.333138;62742.306553;90580.637097;73612.081006;76587.371173;97263.761468;average LoadLockedReq miss latency 
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data;54109.692807;61098.142537;56361.795276;60378.667092;60651.123010;60424.825000;average StoreCondReq miss latency 
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total;54109.692807;61098.142537;56361.795276;60378.667092;60651.123010;60424.825000;average StoreCondReq miss latency 
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data;83119.957424;72624.748566;93958.675641;88862.152812;105350.424943;93569.737429;average overall miss latency 
system.cpu4.dcache.demand_avg_miss_latency::total;83119.957424;72624.748566;93958.675641;88862.152812;105350.424943;93569.737429;average overall miss latency 
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data;83119.957424;72624.748566;93958.675641;88862.152812;105350.424943;93569.737429;average overall miss latency 
system.cpu4.dcache.overall_avg_miss_latency::total;83119.957424;72624.748566;93958.675641;88862.152812;105350.424943;93569.737429;average overall miss latency 
system.cpu4.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu4.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu4.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu4.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu4.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu4.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu4.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu4.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu4.dcache.writebacks::writebacks;17509;66838;7134;13131;52045;2976;number of writebacks 
system.cpu4.dcache.writebacks::total;17509;66838;7134;13131;52045;2976;number of writebacks 
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data;59002;196353;5547;15344;34714;2648;number of ReadReq MSHR misses 
system.cpu4.dcache.ReadReq_mshr_misses::total;59002;196353;5547;15344;34714;2648;number of ReadReq MSHR misses 
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data;19610;109930;6859;11146;48589;2105;number of WriteReq MSHR misses 
system.cpu4.dcache.WriteReq_mshr_misses::total;19610;109930;6859;11146;48589;2105;number of WriteReq MSHR misses 
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data;1708;25379;124;716;784;109;number of LoadLockedReq MSHR misses 
system.cpu4.dcache.LoadLockedReq_mshr_misses::total;1708;25379;124;716;784;109;number of LoadLockedReq MSHR misses 
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data;3543;33882;127;784;691;40;number of StoreCondReq MSHR misses 
system.cpu4.dcache.StoreCondReq_mshr_misses::total;3543;33882;127;784;691;40;number of StoreCondReq MSHR misses 
system.cpu4.dcache.demand_mshr_misses::cpu4.data;78612;306283;12406;26490;83303;4753;number of demand (read+write) MSHR misses 
system.cpu4.dcache.demand_mshr_misses::total;78612;306283;12406;26490;83303;4753;number of demand (read+write) MSHR misses 
system.cpu4.dcache.overall_mshr_misses::cpu4.data;78612;306283;12406;26490;83303;4753;number of overall MSHR misses 
system.cpu4.dcache.overall_mshr_misses::total;78612;306283;12406;26490;83303;4753;number of overall MSHR misses 
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data;3462344319;10046992937;374551044;967460556;2682254812;176978515;number of ReadReq MSHR miss cycles 
system.cpu4.dcache.ReadReq_mshr_miss_latency::total;3462344319;10046992937;374551044;967460556;2682254812;176978515;number of ReadReq MSHR miss cycles 
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data;1062222588;4738664198;479611626;724440016;3884141739;148035523;number of WriteReq MSHR miss cycles 
system.cpu4.dcache.WriteReq_mshr_miss_latency::total;1062222588;4738664198;479611626;724440016;3884141739;148035523;number of WriteReq MSHR miss cycles 
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data;88150343;1031250002;8015001;35868750;41248501;7706250;number of LoadLockedReq MSHR miss cycles 
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total;88150343;1031250002;8015001;35868750;41248501;7706250;number of LoadLockedReq MSHR miss cycles 
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data;94194139;1291197281;3891052;28792125;26082074;1460007;number of StoreCondReq MSHR miss cycles 
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total;94194139;1291197281;3891052;28792125;26082074;1460007;number of StoreCondReq MSHR miss cycles 
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data;7600000;1990000;200000;140000;390001;;number of StoreCondFailReq MSHR miss cycles 
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total;7600000;1990000;200000;140000;390001;;number of StoreCondFailReq MSHR miss cycles 
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data;4524566907;14785657135;854162670;1691900572;6566396551;325014038;number of demand (read+write) MSHR miss cycles 
system.cpu4.dcache.demand_mshr_miss_latency::total;4524566907;14785657135;854162670;1691900572;6566396551;325014038;number of demand (read+write) MSHR miss cycles 
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data;4524566907;14785657135;854162670;1691900572;6566396551;325014038;number of overall MSHR miss cycles 
system.cpu4.dcache.overall_mshr_miss_latency::total;4524566907;14785657135;854162670;1691900572;6566396551;325014038;number of overall MSHR miss cycles 
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::cpu4.data;11872000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total;11872000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::cpu4.data;1082180000;1329070000;27150000;70310000;77914000;5786000;number of WriteReq MSHR uncacheable cycles 
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total;1082180000;1329070000;27150000;70310000;77914000;5786000;number of WriteReq MSHR uncacheable cycles 
system.cpu4.dcache.overall_mshr_uncacheable_latency::cpu4.data;1094052000;1329070000;27150000;70310000;77914000;5786000;number of overall MSHR uncacheable cycles 
system.cpu4.dcache.overall_mshr_uncacheable_latency::total;1094052000;1329070000;27150000;70310000;77914000;5786000;number of overall MSHR uncacheable cycles 
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data;0.028165;0.041545;0.046237;0.020598;0.024525;0.058597;mshr miss rate for ReadReq accesses 
system.cpu4.dcache.ReadReq_mshr_miss_rate::total;0.028165;0.041545;0.046237;0.020598;0.024525;0.058597;mshr miss rate for ReadReq accesses 
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data;0.017332;0.047130;0.063752;0.025390;0.081848;0.060275;mshr miss rate for WriteReq accesses 
system.cpu4.dcache.WriteReq_mshr_miss_rate::total;0.017332;0.047130;0.063752;0.025390;0.081848;0.060275;mshr miss rate for WriteReq accesses 
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data;0.074264;0.383641;0.074251;0.182606;0.192866;0.151389;mshr miss rate for LoadLockedReq accesses 
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total;0.074264;0.383641;0.074251;0.182606;0.192866;0.151389;mshr miss rate for LoadLockedReq accesses 
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data;0.164523;0.543129;0.076877;0.204060;0.172491;0.056101;mshr miss rate for StoreCondReq accesses 
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total;0.164523;0.543129;0.076877;0.204060;0.172491;0.056101;mshr miss rate for StoreCondReq accesses 
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data;0.024366;0.043391;0.054518;0.022375;0.041462;0.059329;mshr miss rate for demand accesses 
system.cpu4.dcache.demand_mshr_miss_rate::total;0.024366;0.043391;0.054518;0.022375;0.041462;0.059329;mshr miss rate for demand accesses 
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data;0.024366;0.043391;0.054518;0.022375;0.041462;0.059329;mshr miss rate for overall accesses 
system.cpu4.dcache.overall_mshr_miss_rate::total;0.024366;0.043391;0.054518;0.022375;0.041462;0.059329;mshr miss rate for overall accesses 
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data;58681.812803;51168.013410;67523.173607;63051.391814;77267.235467;66834.786631;average ReadReq mshr miss latency 
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total;58681.812803;51168.013410;67523.173607;63051.391814;77267.235467;66834.786631;average ReadReq mshr miss latency 
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data;54167.393575;43106.196652;69924.424260;64995.515521;79938.705036;70325.664133;average WriteReq mshr miss latency 
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total;54167.393575;43106.196652;69924.424260;64995.515521;79938.705036;70325.664133;average WriteReq mshr miss latency 
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data;51610.271077;40633.988810;64637.104839;50096.019553;52612.883929;70699.541284;average LoadLockedReq mshr miss latency 
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total;51610.271077;40633.988810;64637.104839;50096.019553;52612.883929;70699.541284;average LoadLockedReq mshr miss latency 
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data;26585.983347;38108.650050;30638.204724;36724.649235;37745.403763;36500.175000;average StoreCondReq mshr miss latency 
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total;26585.983347;38108.650050;30638.204724;36724.649235;37745.403763;36500.175000;average StoreCondReq mshr miss latency 
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data;57555.677339;48274.494944;68850.771401;63869.406267;78825.451076;68380.820114;average overall mshr miss latency 
system.cpu4.dcache.demand_avg_mshr_miss_latency::total;57555.677339;48274.494944;68850.771401;63869.406267;78825.451076;68380.820114;average overall mshr miss latency 
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data;57555.677339;48274.494944;68850.771401;63869.406267;78825.451076;68380.820114;average overall mshr miss latency 
system.cpu4.dcache.overall_avg_mshr_miss_latency::total;57555.677339;48274.494944;68850.771401;63869.406267;78825.451076;68380.820114;average overall mshr miss latency 
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu4.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu4.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::cpu4.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu4.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu5.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu5.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu5.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu5.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu5.dtb.read_hits;1938115;5676387;43879;93229;1207242;33069;DTB read hits 
system.cpu5.dtb.read_misses;2033;1417;13;324;5424;325;DTB read misses 
system.cpu5.dtb.read_acv;0;0;0;12;12;12;DTB read access violations 
system.cpu5.dtb.read_accesses;158200;731904;579;1832;1041282;1822;DTB read accesses 
system.cpu5.dtb.write_hits;1043035;2807576;23815;55450;419347;19259;DTB write hits 
system.cpu5.dtb.write_misses;178;1142;3;38;49871;38;DTB write misses 
system.cpu5.dtb.write_acv;16;0;0;9;9;9;DTB write access violations 
system.cpu5.dtb.write_accesses;76625;175475;405;878;297042;875;DTB write accesses 
system.cpu5.dtb.data_hits;2981150;8483963;67694;148679;1626589;52328;DTB hits 
system.cpu5.dtb.data_misses;2211;2559;16;362;55295;363;DTB misses 
system.cpu5.dtb.data_acv;16;0;0;21;21;21;DTB access violations 
system.cpu5.dtb.data_accesses;234825;907379;984;2710;1338324;2697;DTB accesses 
system.cpu5.itb.fetch_hits;1738049;4688265;28085;67128;6685396;28186;ITB hits 
system.cpu5.itb.fetch_misses;1245;63;6;125;146;125;ITB misses 
system.cpu5.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu5.itb.fetch_accesses;1739294;4688328;28091;67253;6685542;28311;ITB accesses 
system.cpu5.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu5.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu5.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu5.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu5.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu5.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu5.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu5.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu5.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu5.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu5.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu5.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu5.numCycles;483304343;112792963;10351561;20312538;28808571;2343741;number of cpu cycles simulated 
system.cpu5.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu5.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu5.committedInsts;8981896;26011574;201442;454020;7441968;174815;Number of instructions committed 
system.cpu5.committedOps;8981896;26011574;201442;454020;7441968;174815;Number of ops (including micro ops) committed 
system.cpu5.num_int_alu_accesses;8606202;24509741;193106;434847;4165739;167964;Number of integer alu accesses 
system.cpu5.num_fp_alu_accesses;13158;1896837;1168;249;3182108;296;Number of float alu accesses 
system.cpu5.num_func_calls;350137;867782;8196;15700;28714;4247;number of times a function call or return occured 
system.cpu5.num_conditional_control_insts;726335;2680869;15493;39652;317633;19164;number of instructions that are conditional controls 
system.cpu5.num_int_insts;8606202;24509741;193106;434847;4165739;167964;number of integer instructions 
system.cpu5.num_fp_insts;13158;1896837;1168;249;3182108;296;number of float instructions 
system.cpu5.num_int_register_reads;11745893;36394393;266102;585089;8650372;223995;number of times the integer registers were read 
system.cpu5.num_int_register_writes;6749894;18017948;151502;336213;3332963;128069;number of times the integer registers were written 
system.cpu5.num_fp_register_reads;8020;2036214;584;120;5409051;153;number of times the floating registers were read 
system.cpu5.num_fp_register_writes;7831;1564173;594;121;3147732;155;number of times the floating registers were written 
system.cpu5.num_mem_refs;2990272;8542666;67910;149992;1688361;53459;number of memory refs 
system.cpu5.num_load_insts;1941924;5708903;43947;94106;1218488;33952;Number of load instructions 
system.cpu5.num_store_insts;1048348;2833763;23963;55886;469873;19507;Number of store instructions 
system.cpu5.num_idle_cycles;458474605.765089;38468432.532337;9787188.647986;19043745.990165;9842842.934808;1848724.678927;Number of idle cycles 
system.cpu5.num_busy_cycles;24829737.234911;74324530.467663;564372.352014;1268792.009835;18965728.065192;495016.321073;Number of busy cycles 
system.cpu5.not_idle_fraction;0.051375;0.658947;0.054521;0.062463;0.658336;0.211208;Percentage of non-idle cycles 
system.cpu5.idle_fraction;0.948625;0.341053;0.945479;0.937537;0.341664;0.788792;Percentage of idle cycles 
system.cpu5.Branches;1247588;3852487;27567;62910;359290;25205;Number of branches fetched 
system.cpu5.op_class::No_OpClass;74185;126906;1281;4785;138616;2977;Class of executed instruction 
system.cpu5.op_class::IntAlu;5486300;15839874;121957;274323;1966953;109176;Class of executed instruction 
system.cpu5.op_class::IntMult;29650;56273;733;1432;2692;218;Class of executed instruction 
system.cpu5.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::FloatAdd;2962;607484;33;42;1606005;24;Class of executed instruction 
system.cpu5.op_class::FloatCmp;0;41385;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::FloatCvt;0;9540;9;0;5;0;Class of executed instruction 
system.cpu5.op_class::FloatMult;0;171320;0;0;1507513;0;Class of executed instruction 
system.cpu5.op_class::FloatDiv;560;35588;3;3;3;3;Class of executed instruction 
system.cpu5.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::MemRead;1980080;5826480;44952;96636;1222931;35174;Class of executed instruction 
system.cpu5.op_class::MemWrite;1048767;2844307;23971;55910;469990;19519;Class of executed instruction 
system.cpu5.op_class::IprAccess;361619;454976;8519;21272;582576;8108;Class of executed instruction 
system.cpu5.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu5.op_class::total;8984123;26014133;201458;454403;7497284;175199;Class of executed instruction 
system.cpu5.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu5.kern.inst.quiesce;6999;2795;115;216;132;22;number of quiesce instructions executed 
system.cpu5.kern.inst.hwrei;84659;87971;2029;4446;61842;1212;number of hwrei instructions executed 
system.cpu5.kern.ipl_count::0;18576;26012;482;966;1637;192;number of times we switched to this ipl 
system.cpu5.kern.ipl_count::22;4443;1164;106;208;295;24;number of times we switched to this ipl 
system.cpu5.kern.ipl_count::30;87;2684;11;10;32;3;number of times we switched to this ipl 
system.cpu5.kern.ipl_count::31;48824;37983;1169;2262;3638;362;number of times we switched to this ipl 
system.cpu5.kern.ipl_count::total;71930;67843;1768;3446;5602;581;number of times we switched to this ipl 
system.cpu5.kern.ipl_good::0;18570;26012;482;966;1637;192;number of times we switched to this ipl from a different ipl 
system.cpu5.kern.ipl_good::22;4443;1164;106;208;295;24;number of times we switched to this ipl from a different ipl 
system.cpu5.kern.ipl_good::30;87;2684;11;10;32;3;number of times we switched to this ipl from a different ipl 
system.cpu5.kern.ipl_good::31;18483;23370;471;956;1610;191;number of times we switched to this ipl from a different ipl 
system.cpu5.kern.ipl_good::total;41583;53230;1070;2140;3574;410;number of times we switched to this ipl from a different ipl 
system.cpu5.kern.ipl_ticks::0;4191978370000;626938800000;99290150000;195877690000;273522830000;22227170000;number of cycles we spent at this ipl 
system.cpu5.kern.ipl_ticks::22;13584780000;3930150000;325360000;640010000;987570000;75800000;number of cycles we spent at this ipl 
system.cpu5.kern.ipl_ticks::30;864900000;19487740000;103610000;102800000;276010000;23550000;number of cycles we spent at this ipl 
system.cpu5.kern.ipl_ticks::31;626615100000;477572940000;3796490000;6504880000;13299300000;1110890000;number of cycles we spent at this ipl 
system.cpu5.kern.ipl_ticks::total;4833043150000;1127929630000;103515610000;203125380000;288085710000;23437410000;number of cycles we spent at this ipl 
system.cpu5.kern.ipl_used::0;0.999677;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu5.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu5.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu5.kern.ipl_used::31;0.378564;0.615275;0.402908;0.422635;0.442551;0.527624;fraction of swpipl calls that actually changed the ipl 
system.cpu5.kern.ipl_used::total;0.578104;0.784606;0.605204;0.621010;0.637986;0.705680;fraction of swpipl calls that actually changed the ipl 
system.cpu5.kern.syscall::2;1;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::3;6;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::4;3;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::6;6;;;1;1;1;number of syscalls executed 
system.cpu5.kern.syscall::17;3;;;;1;;number of syscalls executed 
system.cpu5.kern.syscall::19;4;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::20;2;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::24;2;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::45;10;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::47;2;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::48;1;;;1;1;1;number of syscalls executed 
system.cpu5.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::71;9;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::73;2;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::74;2;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::92;2;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::144;1;;;;;;number of syscalls executed 
system.cpu5.kern.syscall::total;63;2;2;3;5;3;number of syscalls executed 
system.cpu5.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu5.kern.callpal::wripir;8;3103;1;;7;1;number of callpals executed 
system.cpu5.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu5.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu5.kern.callpal::swpctx;193;6035;9;57;104;58;number of callpals executed 
system.cpu5.kern.callpal::tbi;4;4;;4;7;4;number of callpals executed 
system.cpu5.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu5.kern.callpal::swpipl;62610;54541;1524;2943;4773;462;number of callpals executed 
system.cpu5.kern.callpal::rdps;8887;2318;215;421;595;49;number of callpals executed 
system.cpu5.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu5.kern.callpal::wrusp;1;;;;;;number of callpals executed 
system.cpu5.kern.callpal::rdusp;1;;;;;;number of callpals executed 
system.cpu5.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu5.kern.callpal::rti;4789;9465;127;285;502;93;number of callpals executed 
system.cpu5.kern.callpal::callsys;89;5538;10;9;43;9;number of callpals executed 
system.cpu5.kern.callpal::imb;58;;;1;2;1;number of callpals executed 
system.cpu5.kern.callpal::rdunique;1;508;4;;20;;number of callpals executed 
system.cpu5.kern.callpal::total;76655;81512;1890;3720;6053;677;number of callpals executed 
system.cpu5.kern.mode_switch::kernel;4984;15500;136;342;606;151;number of protection mode switches 
system.cpu5.kern.mode_switch::user;276;5772;10;67;357;68;number of protection mode switches 
system.cpu5.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu5.kern.mode_switch_good::kernel;0.055377;0.372387;0.073529;0.195906;0.589109;0.450331;fraction of useful protection mode switches 
system.cpu5.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu5.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu5.kern.mode_switch_good::total;0.104943;0.542685;0.136986;0.327628;0.741433;0.621005;fraction of useful protection mode switches 
system.cpu5.kern.mode_ticks::kernel;4794824510000;1011617180000;110669900000;52508010000;261132420000;54840020000;number of ticks spent at the given mode 
system.cpu5.kern.mode_ticks::user;21094610000;94155990000;109550000;422330000;162729830000;414980000;number of ticks spent at the given mode 
system.cpu5.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu5.kern.swap_context;194;6035;9;57;104;58;number of times the context was actually changed 
system.cpu5.icache.tags.replacements;42916;327737;1570;2925;8584;1629;number of replacements 
system.cpu5.icache.tags.tagsinuse;380.722941;512;512;512;512;512;Cycle average of tags in use 
system.cpu5.icache.tags.total_refs;8867896;23131665;1247785;1645396;5114984;2932937;Total number of references to valid blocks. 
system.cpu5.icache.tags.sampled_refs;42916;327737;1570;2925;8584;2141;Sample count of references to valid blocks. 
system.cpu5.icache.tags.avg_refs;206.633796;70.579962;794.767516;562.528547;595.874185;1369.891172;Average number of references to valid blocks. 
system.cpu5.icache.tags.warmup_cycle;4777241268750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu5.icache.tags.occ_blocks::cpu5.inst;380.722941;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu5.icache.tags.occ_percent::cpu5.inst;0.743599;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu5.icache.tags.occ_percent::total;0.743599;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu5.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu5.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu5.icache.tags.age_task_id_blocks_1024::4;510;510;465;510;510;501;Occupied blocks per task id 
system.cpu5.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu5.icache.tags.tag_accesses;18011738;52356003;404486;911731;15003152;352027;Number of tag accesses 
system.cpu5.icache.tags.data_accesses;18011738;52356003;404486;911731;15003152;352027;Number of data accesses 
system.cpu5.icache.ReadReq_hits::cpu5.inst;8940631;25686396;199888;451478;7488700;173570;number of ReadReq hits 
system.cpu5.icache.ReadReq_hits::total;8940631;25686396;199888;451478;7488700;173570;number of ReadReq hits 
system.cpu5.icache.demand_hits::cpu5.inst;8940631;25686396;199888;451478;7488700;173570;number of demand (read+write) hits 
system.cpu5.icache.demand_hits::total;8940631;25686396;199888;451478;7488700;173570;number of demand (read+write) hits 
system.cpu5.icache.overall_hits::cpu5.inst;8940631;25686396;199888;451478;7488700;173570;number of overall hits 
system.cpu5.icache.overall_hits::total;8940631;25686396;199888;451478;7488700;173570;number of overall hits 
system.cpu5.icache.ReadReq_misses::cpu5.inst;43492;327737;1570;2925;8584;1629;number of ReadReq misses 
system.cpu5.icache.ReadReq_misses::total;43492;327737;1570;2925;8584;1629;number of ReadReq misses 
system.cpu5.icache.demand_misses::cpu5.inst;43492;327737;1570;2925;8584;1629;number of demand (read+write) misses 
system.cpu5.icache.demand_misses::total;43492;327737;1570;2925;8584;1629;number of demand (read+write) misses 
system.cpu5.icache.overall_misses::cpu5.inst;43492;327737;1570;2925;8584;1629;number of overall misses 
system.cpu5.icache.overall_misses::total;43492;327737;1570;2925;8584;1629;number of overall misses 
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst;4202307500;31761474749;152843750;286507000;846673499;159827500;number of ReadReq miss cycles 
system.cpu5.icache.ReadReq_miss_latency::total;4202307500;31761474749;152843750;286507000;846673499;159827500;number of ReadReq miss cycles 
system.cpu5.icache.demand_miss_latency::cpu5.inst;4202307500;31761474749;152843750;286507000;846673499;159827500;number of demand (read+write) miss cycles 
system.cpu5.icache.demand_miss_latency::total;4202307500;31761474749;152843750;286507000;846673499;159827500;number of demand (read+write) miss cycles 
system.cpu5.icache.overall_miss_latency::cpu5.inst;4202307500;31761474749;152843750;286507000;846673499;159827500;number of overall miss cycles 
system.cpu5.icache.overall_miss_latency::total;4202307500;31761474749;152843750;286507000;846673499;159827500;number of overall miss cycles 
system.cpu5.icache.ReadReq_accesses::cpu5.inst;8984123;26014133;201458;454403;7497284;175199;number of ReadReq accesses(hits+misses) 
system.cpu5.icache.ReadReq_accesses::total;8984123;26014133;201458;454403;7497284;175199;number of ReadReq accesses(hits+misses) 
system.cpu5.icache.demand_accesses::cpu5.inst;8984123;26014133;201458;454403;7497284;175199;number of demand (read+write) accesses 
system.cpu5.icache.demand_accesses::total;8984123;26014133;201458;454403;7497284;175199;number of demand (read+write) accesses 
system.cpu5.icache.overall_accesses::cpu5.inst;8984123;26014133;201458;454403;7497284;175199;number of overall (read+write) accesses 
system.cpu5.icache.overall_accesses::total;8984123;26014133;201458;454403;7497284;175199;number of overall (read+write) accesses 
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst;0.004841;0.012598;0.007793;0.006437;0.001145;0.009298;miss rate for ReadReq accesses 
system.cpu5.icache.ReadReq_miss_rate::total;0.004841;0.012598;0.007793;0.006437;0.001145;0.009298;miss rate for ReadReq accesses 
system.cpu5.icache.demand_miss_rate::cpu5.inst;0.004841;0.012598;0.007793;0.006437;0.001145;0.009298;miss rate for demand accesses 
system.cpu5.icache.demand_miss_rate::total;0.004841;0.012598;0.007793;0.006437;0.001145;0.009298;miss rate for demand accesses 
system.cpu5.icache.overall_miss_rate::cpu5.inst;0.004841;0.012598;0.007793;0.006437;0.001145;0.009298;miss rate for overall accesses 
system.cpu5.icache.overall_miss_rate::total;0.004841;0.012598;0.007793;0.006437;0.001145;0.009298;miss rate for overall accesses 
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst;96622.539777;96911.470932;97352.707006;97951.111111;98633.911813;98113.873542;average ReadReq miss latency 
system.cpu5.icache.ReadReq_avg_miss_latency::total;96622.539777;96911.470932;97352.707006;97951.111111;98633.911813;98113.873542;average ReadReq miss latency 
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst;96622.539777;96911.470932;97352.707006;97951.111111;98633.911813;98113.873542;average overall miss latency 
system.cpu5.icache.demand_avg_miss_latency::total;96622.539777;96911.470932;97352.707006;97951.111111;98633.911813;98113.873542;average overall miss latency 
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst;96622.539777;96911.470932;97352.707006;97951.111111;98633.911813;98113.873542;average overall miss latency 
system.cpu5.icache.overall_avg_miss_latency::total;96622.539777;96911.470932;97352.707006;97951.111111;98633.911813;98113.873542;average overall miss latency 
system.cpu5.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu5.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu5.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu5.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu5.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu5.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu5.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu5.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst;43492;327737;1570;2925;8584;1629;number of ReadReq MSHR misses 
system.cpu5.icache.ReadReq_mshr_misses::total;43492;327737;1570;2925;8584;1629;number of ReadReq MSHR misses 
system.cpu5.icache.demand_mshr_misses::cpu5.inst;43492;327737;1570;2925;8584;1629;number of demand (read+write) MSHR misses 
system.cpu5.icache.demand_mshr_misses::total;43492;327737;1570;2925;8584;1629;number of demand (read+write) MSHR misses 
system.cpu5.icache.overall_mshr_misses::cpu5.inst;43492;327737;1570;2925;8584;1629;number of overall MSHR misses 
system.cpu5.icache.overall_mshr_misses::total;43492;327737;1570;2925;8584;1629;number of overall MSHR misses 
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst;3067329500;23265781251;112176250;209891000;624834501;117021500;number of ReadReq MSHR miss cycles 
system.cpu5.icache.ReadReq_mshr_miss_latency::total;3067329500;23265781251;112176250;209891000;624834501;117021500;number of ReadReq MSHR miss cycles 
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst;3067329500;23265781251;112176250;209891000;624834501;117021500;number of demand (read+write) MSHR miss cycles 
system.cpu5.icache.demand_mshr_miss_latency::total;3067329500;23265781251;112176250;209891000;624834501;117021500;number of demand (read+write) MSHR miss cycles 
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst;3067329500;23265781251;112176250;209891000;624834501;117021500;number of overall MSHR miss cycles 
system.cpu5.icache.overall_mshr_miss_latency::total;3067329500;23265781251;112176250;209891000;624834501;117021500;number of overall MSHR miss cycles 
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst;0.004841;0.012598;0.007793;0.006437;0.001145;0.009298;mshr miss rate for ReadReq accesses 
system.cpu5.icache.ReadReq_mshr_miss_rate::total;0.004841;0.012598;0.007793;0.006437;0.001145;0.009298;mshr miss rate for ReadReq accesses 
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst;0.004841;0.012598;0.007793;0.006437;0.001145;0.009298;mshr miss rate for demand accesses 
system.cpu5.icache.demand_mshr_miss_rate::total;0.004841;0.012598;0.007793;0.006437;0.001145;0.009298;mshr miss rate for demand accesses 
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst;0.004841;0.012598;0.007793;0.006437;0.001145;0.009298;mshr miss rate for overall accesses 
system.cpu5.icache.overall_mshr_miss_rate::total;0.004841;0.012598;0.007793;0.006437;0.001145;0.009298;mshr miss rate for overall accesses 
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst;70526.292192;70989.181115;71449.840764;71757.606838;72790.598905;71836.402701;average ReadReq mshr miss latency 
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total;70526.292192;70989.181115;71449.840764;71757.606838;72790.598905;71836.402701;average ReadReq mshr miss latency 
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst;70526.292192;70989.181115;71449.840764;71757.606838;72790.598905;71836.402701;average overall mshr miss latency 
system.cpu5.icache.demand_avg_mshr_miss_latency::total;70526.292192;70989.181115;71449.840764;71757.606838;72790.598905;71836.402701;average overall mshr miss latency 
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst;70526.292192;70989.181115;71449.840764;71757.606838;72790.598905;71836.402701;average overall mshr miss latency 
system.cpu5.icache.overall_avg_mshr_miss_latency::total;70526.292192;70989.181115;71449.840764;71757.606838;72790.598905;71836.402701;average overall mshr miss latency 
system.cpu5.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu5.dcache.tags.replacements;26751;114716;398;2610;64538;2029;number of replacements 
system.cpu5.dcache.tags.tagsinuse;446.679926;941.250804;709.864517;865.739648;967.689196;896.868041;Cycle average of tags in use 
system.cpu5.dcache.tags.total_refs;2895787;6359165;431872;1447571;1270386;584005;Total number of references to valid blocks. 
system.cpu5.dcache.tags.sampled_refs;26751;114716;398;2610;64538;2912;Sample count of references to valid blocks. 
system.cpu5.dcache.tags.avg_refs;108.249673;55.433985;1085.105528;554.624904;19.684310;200.551168;Average number of references to valid blocks. 
system.cpu5.dcache.tags.warmup_cycle;4775896616250;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu5.dcache.tags.occ_blocks::cpu5.data;446.679926;941.250804;709.864517;865.739648;967.689196;896.868041;Average occupied blocks per requestor 
system.cpu5.dcache.tags.occ_percent::cpu5.data;0.436211;0.919190;0.693227;0.845449;0.945009;0.875848;Average percentage of cache occupancy 
system.cpu5.dcache.tags.occ_percent::total;0.436211;0.919190;0.693227;0.845449;0.945009;0.875848;Average percentage of cache occupancy 
system.cpu5.dcache.tags.occ_task_id_blocks::1024;831;768;654;854;805;883;Occupied blocks per task id 
system.cpu5.dcache.tags.age_task_id_blocks_1024::2;1;;;;1;1;Occupied blocks per task id 
system.cpu5.dcache.tags.age_task_id_blocks_1024::3;3;3;29;4;3;10;Occupied blocks per task id 
system.cpu5.dcache.tags.age_task_id_blocks_1024::4;827;765;625;850;801;872;Occupied blocks per task id 
system.cpu5.dcache.tags.occ_task_id_percent::1024;0.811523;0.750000;0.638672;0.833984;0.786133;0.862305;Percentage of cache occupancy per task id 
system.cpu5.dcache.tags.tag_accesses;6009931;17324923;136415;301576;3331467;108238;Number of tag accesses 
system.cpu5.dcache.tags.data_accesses;6009931;17324923;136415;301576;3331467;108238;Number of data accesses 
system.cpu5.dcache.ReadReq_hits::cpu5.data;1872608;5418757;42500;90385;1182767;31464;number of ReadReq hits 
system.cpu5.dcache.ReadReq_hits::total;1872608;5418757;42500;90385;1182767;31464;number of ReadReq hits 
system.cpu5.dcache.WriteReq_hits::cpu5.data;1005960;2619606;22800;52722;376812;17985;number of WriteReq hits 
system.cpu5.dcache.WriteReq_hits::total;1005960;2619606;22800;52722;376812;17985;number of WriteReq hits 
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data;19669;49155;438;1130;2006;529;number of LoadLockedReq hits 
system.cpu5.dcache.LoadLockedReq_hits::total;19669;49155;438;1130;2006;529;number of LoadLockedReq hits 
system.cpu5.dcache.StoreCondReq_hits::cpu5.data;15007;34458;342;1029;1871;524;number of StoreCondReq hits 
system.cpu5.dcache.StoreCondReq_hits::total;15007;34458;342;1029;1871;524;number of StoreCondReq hits 
system.cpu5.dcache.demand_hits::cpu5.data;2878568;8038363;65300;143107;1559579;49449;number of demand (read+write) hits 
system.cpu5.dcache.demand_hits::total;2878568;8038363;65300;143107;1559579;49449;number of demand (read+write) hits 
system.cpu5.dcache.overall_hits::cpu5.data;2878568;8038363;65300;143107;1559579;49449;number of overall hits 
system.cpu5.dcache.overall_hits::total;2878568;8038363;65300;143107;1559579;49449;number of overall hits 
system.cpu5.dcache.ReadReq_misses::cpu5.data;46305;209806;904;2182;27687;1578;number of ReadReq misses 
system.cpu5.dcache.ReadReq_misses::total;46305;209806;904;2182;27687;1578;number of ReadReq misses 
system.cpu5.dcache.WriteReq_misses::cpu5.data;12924;122102;394;1407;39771;783;number of WriteReq misses 
system.cpu5.dcache.WriteReq_misses::total;12924;122102;394;1407;39771;783;number of WriteReq misses 
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data;1264;29768;92;69;588;44;number of LoadLockedReq misses 
system.cpu5.dcache.LoadLockedReq_misses::total;1264;29768;92;69;588;44;number of LoadLockedReq misses 
system.cpu5.dcache.StoreCondReq_misses::cpu5.data;3617;39909;169;158;666;38;number of StoreCondReq misses 
system.cpu5.dcache.StoreCondReq_misses::total;3617;39909;169;158;666;38;number of StoreCondReq misses 
system.cpu5.dcache.demand_misses::cpu5.data;59229;331908;1298;3589;67458;2361;number of demand (read+write) misses 
system.cpu5.dcache.demand_misses::total;59229;331908;1298;3589;67458;2361;number of demand (read+write) misses 
system.cpu5.dcache.overall_misses::cpu5.data;59229;331908;1298;3589;67458;2361;number of overall misses 
system.cpu5.dcache.overall_misses::total;59229;331908;1298;3589;67458;2361;number of overall misses 
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data;3679144009;15779398074;67672718;198447719;2926712208;148859737;number of ReadReq miss cycles 
system.cpu5.dcache.ReadReq_miss_latency::total;3679144009;15779398074;67672718;198447719;2926712208;148859737;number of ReadReq miss cycles 
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data;975201038;7985532016;27025098;117829024;4335014188;69446470;number of WriteReq miss cycles 
system.cpu5.dcache.WriteReq_miss_latency::total;975201038;7985532016;27025098;117829024;4335014188;69446470;number of WriteReq miss cycles 
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data;93758898;1874188246;6028249;5644000;39769750;3610250;number of LoadLockedReq miss cycles 
system.cpu5.dcache.LoadLockedReq_miss_latency::total;93758898;1874188246;6028249;5644000;39769750;3610250;number of LoadLockedReq miss cycles 
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data;186386681;2437971990;9797936;8541894;40282921;2107992;number of StoreCondReq miss cycles 
system.cpu5.dcache.StoreCondReq_miss_latency::total;186386681;2437971990;9797936;8541894;40282921;2107992;number of StoreCondReq miss cycles 
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data;19942000;3120000;144000;288000;494000;216000;number of StoreCondFailReq miss cycles 
system.cpu5.dcache.StoreCondFailReq_miss_latency::total;19942000;3120000;144000;288000;494000;216000;number of StoreCondFailReq miss cycles 
system.cpu5.dcache.demand_miss_latency::cpu5.data;4654345047;23764930090;94697816;316276743;7261726396;218306207;number of demand (read+write) miss cycles 
system.cpu5.dcache.demand_miss_latency::total;4654345047;23764930090;94697816;316276743;7261726396;218306207;number of demand (read+write) miss cycles 
system.cpu5.dcache.overall_miss_latency::cpu5.data;4654345047;23764930090;94697816;316276743;7261726396;218306207;number of overall miss cycles 
system.cpu5.dcache.overall_miss_latency::total;4654345047;23764930090;94697816;316276743;7261726396;218306207;number of overall miss cycles 
system.cpu5.dcache.ReadReq_accesses::cpu5.data;1918913;5628563;43404;92567;1210454;33042;number of ReadReq accesses(hits+misses) 
system.cpu5.dcache.ReadReq_accesses::total;1918913;5628563;43404;92567;1210454;33042;number of ReadReq accesses(hits+misses) 
system.cpu5.dcache.WriteReq_accesses::cpu5.data;1018884;2741708;23194;54129;416583;18768;number of WriteReq accesses(hits+misses) 
system.cpu5.dcache.WriteReq_accesses::total;1018884;2741708;23194;54129;416583;18768;number of WriteReq accesses(hits+misses) 
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data;20933;78923;530;1199;2594;573;number of LoadLockedReq accesses(hits+misses) 
system.cpu5.dcache.LoadLockedReq_accesses::total;20933;78923;530;1199;2594;573;number of LoadLockedReq accesses(hits+misses) 
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data;18624;74367;511;1187;2537;562;number of StoreCondReq accesses(hits+misses) 
system.cpu5.dcache.StoreCondReq_accesses::total;18624;74367;511;1187;2537;562;number of StoreCondReq accesses(hits+misses) 
system.cpu5.dcache.demand_accesses::cpu5.data;2937797;8370271;66598;146696;1627037;51810;number of demand (read+write) accesses 
system.cpu5.dcache.demand_accesses::total;2937797;8370271;66598;146696;1627037;51810;number of demand (read+write) accesses 
system.cpu5.dcache.overall_accesses::cpu5.data;2937797;8370271;66598;146696;1627037;51810;number of overall (read+write) accesses 
system.cpu5.dcache.overall_accesses::total;2937797;8370271;66598;146696;1627037;51810;number of overall (read+write) accesses 
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data;0.024131;0.037275;0.020828;0.023572;0.022873;0.047757;miss rate for ReadReq accesses 
system.cpu5.dcache.ReadReq_miss_rate::total;0.024131;0.037275;0.020828;0.023572;0.022873;0.047757;miss rate for ReadReq accesses 
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data;0.012684;0.044535;0.016987;0.025993;0.095470;0.041720;miss rate for WriteReq accesses 
system.cpu5.dcache.WriteReq_miss_rate::total;0.012684;0.044535;0.016987;0.025993;0.095470;0.041720;miss rate for WriteReq accesses 
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data;0.060383;0.377178;0.173585;0.057548;0.226677;0.076789;miss rate for LoadLockedReq accesses 
system.cpu5.dcache.LoadLockedReq_miss_rate::total;0.060383;0.377178;0.173585;0.057548;0.226677;0.076789;miss rate for LoadLockedReq accesses 
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data;0.194212;0.536649;0.330724;0.133109;0.262515;0.067616;miss rate for StoreCondReq accesses 
system.cpu5.dcache.StoreCondReq_miss_rate::total;0.194212;0.536649;0.330724;0.133109;0.262515;0.067616;miss rate for StoreCondReq accesses 
system.cpu5.dcache.demand_miss_rate::cpu5.data;0.020161;0.039653;0.019490;0.024466;0.041461;0.045570;miss rate for demand accesses 
system.cpu5.dcache.demand_miss_rate::total;0.020161;0.039653;0.019490;0.024466;0.041461;0.045570;miss rate for demand accesses 
system.cpu5.dcache.overall_miss_rate::cpu5.data;0.020161;0.039653;0.019490;0.024466;0.041461;0.045570;miss rate for overall accesses 
system.cpu5.dcache.overall_miss_rate::total;0.020161;0.039653;0.019490;0.024466;0.041461;0.045570;miss rate for overall accesses 
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data;79454.573135;75209.470053;74859.201327;90947.625573;105707.090259;94334.434094;average ReadReq miss latency 
system.cpu5.dcache.ReadReq_avg_miss_latency::total;79454.573135;75209.470053;74859.201327;90947.625573;105707.090259;94334.434094;average ReadReq miss latency 
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data;75456.595327;65400.501351;68591.619289;83744.864250;108999.376128;88692.809706;average WriteReq miss latency 
system.cpu5.dcache.WriteReq_avg_miss_latency::total;75456.595327;65400.501351;68591.619289;83744.864250;108999.376128;88692.809706;average WriteReq miss latency 
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data;74176.343354;62959.830892;65524.445652;81797.101449;67635.629252;82051.136364;average LoadLockedReq miss latency 
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total;74176.343354;62959.830892;65524.445652;81797.101449;67635.629252;82051.136364;average LoadLockedReq miss latency 
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data;51530.738457;61088.275577;57975.952663;54062.620253;60484.866366;55473.473684;average StoreCondReq miss latency 
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total;51530.738457;61088.275577;57975.952663;54062.620253;60484.866366;55473.473684;average StoreCondReq miss latency 
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data;78582.198703;71600.955958;72956.714946;88123.918362;107648.112841;92463.450657;average overall miss latency 
system.cpu5.dcache.demand_avg_miss_latency::total;78582.198703;71600.955958;72956.714946;88123.918362;107648.112841;92463.450657;average overall miss latency 
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data;78582.198703;71600.955958;72956.714946;88123.918362;107648.112841;92463.450657;average overall miss latency 
system.cpu5.dcache.overall_avg_miss_latency::total;78582.198703;71600.955958;72956.714946;88123.918362;107648.112841;92463.450657;average overall miss latency 
system.cpu5.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu5.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu5.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu5.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu5.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu5.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu5.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu5.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu5.dcache.writebacks::writebacks;9121;51839;179;1220;41858;977;number of writebacks 
system.cpu5.dcache.writebacks::total;9121;51839;179;1220;41858;977;number of writebacks 
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data;46305;209806;904;2182;27687;1578;number of ReadReq MSHR misses 
system.cpu5.dcache.ReadReq_mshr_misses::total;46305;209806;904;2182;27687;1578;number of ReadReq MSHR misses 
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data;12924;122102;394;1407;39771;783;number of WriteReq MSHR misses 
system.cpu5.dcache.WriteReq_mshr_misses::total;12924;122102;394;1407;39771;783;number of WriteReq MSHR misses 
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data;1264;29768;92;69;588;44;number of LoadLockedReq MSHR misses 
system.cpu5.dcache.LoadLockedReq_mshr_misses::total;1264;29768;92;69;588;44;number of LoadLockedReq MSHR misses 
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data;3611;39881;169;157;664;38;number of StoreCondReq MSHR misses 
system.cpu5.dcache.StoreCondReq_mshr_misses::total;3611;39881;169;157;664;38;number of StoreCondReq MSHR misses 
system.cpu5.dcache.demand_mshr_misses::cpu5.data;59229;331908;1298;3589;67458;2361;number of demand (read+write) MSHR misses 
system.cpu5.dcache.demand_mshr_misses::total;59229;331908;1298;3589;67458;2361;number of demand (read+write) MSHR misses 
system.cpu5.dcache.overall_mshr_misses::cpu5.data;59229;331908;1298;3589;67458;2361;number of overall MSHR misses 
system.cpu5.dcache.overall_mshr_misses::total;59229;331908;1298;3589;67458;2361;number of overall MSHR misses 
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data;2557679991;10785033926;46197282;142510281;2185050792;107754263;number of ReadReq MSHR miss cycles 
system.cpu5.dcache.ReadReq_mshr_miss_latency::total;2557679991;10785033926;46197282;142510281;2185050792;107754263;number of ReadReq MSHR miss cycles 
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data;615951962;4887764984;16338902;81334976;3265272812;49959530;number of WriteReq MSHR miss cycles 
system.cpu5.dcache.WriteReq_mshr_miss_latency::total;615951962;4887764984;16338902;81334976;3265272812;49959530;number of WriteReq MSHR miss cycles 
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data;63067102;1214887754;3968751;3945000;26487250;2503750;number of LoadLockedReq MSHR miss cycles 
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total;63067102;1214887754;3968751;3945000;26487250;2503750;number of LoadLockedReq MSHR miss cycles 
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data;88149319;1517704010;5435064;4026106;24971079;1252008;number of StoreCondReq MSHR miss cycles 
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total;88149319;1517704010;5435064;4026106;24971079;1252008;number of StoreCondReq MSHR miss cycles 
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data;13980000;2130000;100000;200000;340000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total;13980000;2130000;100000;200000;340000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data;3173631953;15672798910;62536184;223845257;5450323604;157713793;number of demand (read+write) MSHR miss cycles 
system.cpu5.dcache.demand_mshr_miss_latency::total;3173631953;15672798910;62536184;223845257;5450323604;157713793;number of demand (read+write) MSHR miss cycles 
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data;3173631953;15672798910;62536184;223845257;5450323604;157713793;number of overall MSHR miss cycles 
system.cpu5.dcache.overall_mshr_miss_latency::total;3173631953;15672798910;62536184;223845257;5450323604;157713793;number of overall MSHR miss cycles 
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::cpu5.data;9908000;;;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total;9908000;;;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::cpu5.data;1061788000;1527143000;26364000;50506000;75892000;5988000;number of WriteReq MSHR uncacheable cycles 
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total;1061788000;1527143000;26364000;50506000;75892000;5988000;number of WriteReq MSHR uncacheable cycles 
system.cpu5.dcache.overall_mshr_uncacheable_latency::cpu5.data;1071696000;1527143000;26364000;51106000;76492000;5988000;number of overall MSHR uncacheable cycles 
system.cpu5.dcache.overall_mshr_uncacheable_latency::total;1071696000;1527143000;26364000;51106000;76492000;5988000;number of overall MSHR uncacheable cycles 
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data;0.024131;0.037275;0.020828;0.023572;0.022873;0.047757;mshr miss rate for ReadReq accesses 
system.cpu5.dcache.ReadReq_mshr_miss_rate::total;0.024131;0.037275;0.020828;0.023572;0.022873;0.047757;mshr miss rate for ReadReq accesses 
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data;0.012684;0.044535;0.016987;0.025993;0.095470;0.041720;mshr miss rate for WriteReq accesses 
system.cpu5.dcache.WriteReq_mshr_miss_rate::total;0.012684;0.044535;0.016987;0.025993;0.095470;0.041720;mshr miss rate for WriteReq accesses 
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data;0.060383;0.377178;0.173585;0.057548;0.226677;0.076789;mshr miss rate for LoadLockedReq accesses 
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total;0.060383;0.377178;0.173585;0.057548;0.226677;0.076789;mshr miss rate for LoadLockedReq accesses 
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data;0.193890;0.536273;0.330724;0.132266;0.261726;0.067616;mshr miss rate for StoreCondReq accesses 
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total;0.193890;0.536273;0.330724;0.132266;0.261726;0.067616;mshr miss rate for StoreCondReq accesses 
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data;0.020161;0.039653;0.019490;0.024466;0.041461;0.045570;mshr miss rate for demand accesses 
system.cpu5.dcache.demand_mshr_miss_rate::total;0.020161;0.039653;0.019490;0.024466;0.041461;0.045570;mshr miss rate for demand accesses 
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data;0.020161;0.039653;0.019490;0.024466;0.041461;0.045570;mshr miss rate for overall accesses 
system.cpu5.dcache.overall_mshr_miss_rate::total;0.020161;0.039653;0.019490;0.024466;0.041461;0.045570;mshr miss rate for overall accesses 
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data;55235.503531;51404.792647;51103.188053;65311.769478;78919.738216;68285.337769;average ReadReq mshr miss latency 
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total;55235.503531;51404.792647;51103.188053;65311.769478;78919.738216;68285.337769;average ReadReq mshr miss latency 
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data;47659.545187;40030.179555;41469.294416;57807.374556;82101.853411;63805.274585;average WriteReq mshr miss latency 
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total;47659.545187;40030.179555;41469.294416;57807.374556;82101.853411;63805.274585;average WriteReq mshr miss latency 
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data;49894.859177;40811.870263;43138.597826;57173.913043;45046.343537;56903.409091;average LoadLockedReq mshr miss latency 
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total;49894.859177;40811.870263;43138.597826;57173.913043;45046.343537;56903.409091;average LoadLockedReq mshr miss latency 
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data;24411.331764;38055.816304;32160.142012;25643.987261;37607.046687;32947.578947;average StoreCondReq mshr miss latency 
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total;24411.331764;38055.816304;32160.142012;25643.987261;37607.046687;32947.578947;average StoreCondReq mshr miss latency 
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data;53582.399720;47220.310779;48178.878274;62369.812483;80795.807821;66799.573486;average overall mshr miss latency 
system.cpu5.dcache.demand_avg_mshr_miss_latency::total;53582.399720;47220.310779;48178.878274;62369.812483;80795.807821;66799.573486;average overall mshr miss latency 
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data;53582.399720;47220.310779;48178.878274;62369.812483;80795.807821;66799.573486;average overall mshr miss latency 
system.cpu5.dcache.overall_avg_mshr_miss_latency::total;53582.399720;47220.310779;48178.878274;62369.812483;80795.807821;66799.573486;average overall mshr miss latency 
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu5.data;inf;;;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu5.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::cpu5.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu5.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu6.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu6.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu6.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu6.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu6.dtb.read_hits;1681329;428696;54658;369256;1201200;92148;DTB read hits 
system.cpu6.dtb.read_misses;324;0;17;100;5094;371;DTB read misses 
system.cpu6.dtb.read_acv;12;0;0;0;0;0;DTB read access violations 
system.cpu6.dtb.read_accesses;1846;0;3596;208836;1062263;34021;DTB read accesses 
system.cpu6.dtb.write_hits;879475;226367;29804;170732;417866;93741;DTB write hits 
system.cpu6.dtb.write_misses;39;0;3;19;49720;106;DTB write misses 
system.cpu6.dtb.write_acv;9;0;0;0;0;5;DTB write access violations 
system.cpu6.dtb.write_accesses;906;0;2642;98610;306570;15515;DTB write accesses 
system.cpu6.dtb.data_hits;2560804;655063;84462;539988;1619066;185889;DTB hits 
system.cpu6.dtb.data_misses;363;0;20;119;54814;477;DTB misses 
system.cpu6.dtb.data_acv;21;0;0;0;0;5;DTB access violations 
system.cpu6.dtb.data_accesses;2752;0;6238;307446;1368833;49536;DTB accesses 
system.cpu6.itb.fetch_hits;970570;243447;52997;1203947;6739211;166878;ITB hits 
system.cpu6.itb.fetch_misses;125;0;6;61;14;152;ITB misses 
system.cpu6.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu6.itb.fetch_accesses;970695;243447;53003;1204008;6739225;167030;ITB accesses 
system.cpu6.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu6.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu6.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu6.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu6.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu6.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu6.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu6.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu6.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu6.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu6.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu6.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu6.numCycles;483304349;112792956;10351561;20312538;28808567;2379555;number of cpu cycles simulated 
system.cpu6.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu6.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu6.committedInsts;7696068;2009715;262279;1852877;7368613;493107;Number of instructions committed 
system.cpu6.committedOps;7696068;2009715;262279;1852877;7368613;493107;Number of ops (including micro ops) committed 
system.cpu6.num_int_alu_accesses;7367567;1929705;248463;1657510;4097606;474463;Number of integer alu accesses 
system.cpu6.num_fp_alu_accesses;1983;134;10354;398523;3181472;3618;Number of float alu accesses 
system.cpu6.num_func_calls;316642;80752;9584;31298;25593;10287;number of times a function call or return occured 
system.cpu6.num_conditional_control_insts;580050;155283;22025;204776;304743;49985;number of instructions that are conditional controls 
system.cpu6.num_int_insts;7367567;1929705;248463;1657510;4097606;474463;number of integer instructions 
system.cpu6.num_fp_insts;1983;134;10354;398523;3181472;3618;number of float instructions 
system.cpu6.num_int_register_reads;10034144;2665117;354623;2729975;8562098;680679;number of times the integer registers were read 
system.cpu6.num_int_register_writes;5839604;1530437;190828;1113236;3280930;326250;number of times the integer registers were written 
system.cpu6.num_fp_register_reads;1003;66;10256;395883;5408769;2367;number of times the floating registers were read 
system.cpu6.num_fp_register_writes;1011;68;7398;318893;3147430;2352;number of times the floating registers were written 
system.cpu6.num_mem_refs;2566649;656262;84751;541220;1679526;187030;number of memory refs 
system.cpu6.num_load_insts;1682345;428706;54770;370033;1211500;92987;Number of load instructions 
system.cpu6.num_store_insts;884304;227556;29981;171187;468026;94043;Number of store instructions 
system.cpu6.num_idle_cycles;462240008.123887;107310609.543050;9622726.500920;15369215.271740;10000733.613267;832889.807958;Number of idle cycles 
system.cpu6.num_busy_cycles;21064340.876113;5482346.456950;728834.499080;4943322.728260;18807833.386733;1546665.192042;Number of busy cycles 
system.cpu6.not_idle_fraction;0.043584;0.048605;0.070408;0.243363;0.652856;0.649981;Percentage of non-idle cycles 
system.cpu6.idle_fraction;0.956416;0.951395;0.929592;0.756637;0.347144;0.350019;Percentage of idle cycles 
system.cpu6.Branches;1060806;275520;36068;249574;342130;63931;Number of branches fetched 
system.cpu6.op_class::No_OpClass;44593;11335;2119;13529;136065;9947;Class of executed instruction 
system.cpu6.op_class::IntAlu;4694553;1244017;160353;1107521;1913602;281215;Class of executed instruction 
system.cpu6.op_class::IntMult;28278;7805;871;3001;2493;706;Class of executed instruction 
system.cpu6.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::FloatAdd;93;4;2223;82206;1605964;1172;Class of executed instruction 
system.cpu6.op_class::FloatCmp;0;0;0;125;0;0;Class of executed instruction 
system.cpu6.op_class::FloatCvt;0;0;91;711;5;0;Class of executed instruction 
system.cpu6.op_class::FloatMult;0;0;1600;75696;1507523;0;Class of executed instruction 
system.cpu6.op_class::FloatDiv;7;0;29;946;0;227;Class of executed instruction 
system.cpu6.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::MemRead;1715198;436381;55911;373783;1214893;95470;Class of executed instruction 
system.cpu6.op_class::MemWrite;884330;227558;29995;171248;468135;94115;Class of executed instruction 
system.cpu6.op_class::IprAccess;329400;82615;9107;24230;574747;10737;Class of executed instruction 
system.cpu6.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu6.op_class::total;7696452;2009715;262299;1852996;7423427;493589;Class of executed instruction 
system.cpu6.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu6.kern.inst.quiesce;7056;1183;117;203;129;9;number of quiesce instructions executed 
system.cpu6.kern.inst.hwrei;80191;20326;2134;5690;60883;1638;number of hwrei instructions executed 
system.cpu6.kern.ipl_count::0;17989;4683;517;1459;1506;341;number of times we switched to this ipl 
system.cpu6.kern.ipl_count::22;4438;1155;106;208;295;24;number of times we switched to this ipl 
system.cpu6.kern.ipl_count::30;89;28;14;34;29;1;number of times we switched to this ipl 
system.cpu6.kern.ipl_count::31;48174;12121;1211;2869;3510;511;number of times we switched to this ipl 
system.cpu6.kern.ipl_count::total;70690;17987;1848;4570;5340;877;number of times we switched to this ipl 
system.cpu6.kern.ipl_good::0;17989;4683;517;1459;1506;339;number of times we switched to this ipl from a different ipl 
system.cpu6.kern.ipl_good::22;4438;1155;106;208;295;24;number of times we switched to this ipl from a different ipl 
system.cpu6.kern.ipl_good::30;89;28;14;34;29;1;number of times we switched to this ipl from a different ipl 
system.cpu6.kern.ipl_good::31;17902;4655;503;1425;1482;338;number of times we switched to this ipl from a different ipl 
system.cpu6.kern.ipl_good::total;40418;10521;1140;3126;3312;702;number of times we switched to this ipl from a different ipl 
system.cpu6.kern.ipl_ticks::0;4189768090000;1090515540000;98726960000;189868970000;274224700000;22157560000;number of cycles we spent at this ipl 
system.cpu6.kern.ipl_ticks::22;13513070000;3536490000;325770000;654180000;978000000;83000000;number of cycles we spent at this ipl 
system.cpu6.kern.ipl_ticks::30;881490000;286560000;124230000;271480000;238990000;6830000;number of cycles we spent at this ipl 
system.cpu6.kern.ipl_ticks::31;628880560000;33590970000;4338650000;12330750000;12643980000;1538130000;number of cycles we spent at this ipl 
system.cpu6.kern.ipl_ticks::total;4833043210000;1127929560000;103515610000;203125380000;288085670000;23785520000;number of cycles we spent at this ipl 
system.cpu6.kern.ipl_used::0;1;1;1;1;1;0.994135;fraction of swpipl calls that actually changed the ipl 
system.cpu6.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu6.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu6.kern.ipl_used::31;0.371611;0.384044;0.415359;0.496689;0.422222;0.661448;fraction of swpipl calls that actually changed the ipl 
system.cpu6.kern.ipl_used::total;0.571764;0.584922;0.616883;0.684026;0.620225;0.800456;fraction of swpipl calls that actually changed the ipl 
system.cpu6.kern.syscall::6;1;;;;;1;number of syscalls executed 
system.cpu6.kern.syscall::48;1;;;;;;number of syscalls executed 
system.cpu6.kern.syscall::59;1;;;;;;number of syscalls executed 
system.cpu6.kern.syscall::total;3;;2;24;1;12;number of syscalls executed 
system.cpu6.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu6.kern.callpal::wripir;1;;3;17;9;7;number of callpals executed 
system.cpu6.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu6.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu6.kern.callpal::swpctx;84;2;17;59;36;53;number of callpals executed 
system.cpu6.kern.callpal::tbi;4;;;;2;;number of callpals executed 
system.cpu6.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu6.kern.callpal::swpipl;61570;15621;1587;3973;4576;728;number of callpals executed 
system.cpu6.kern.callpal::rdps;8877;2337;215;430;590;49;number of callpals executed 
system.cpu6.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu6.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu6.kern.callpal::rti;4593;1183;141;355;441;124;number of callpals executed 
system.cpu6.kern.callpal::callsys;9;;21;108;40;15;number of callpals executed 
system.cpu6.kern.callpal::imb;1;;;;;2;number of callpals executed 
system.cpu6.kern.callpal::rdunique;1;;4;326;38;;number of callpals executed 
system.cpu6.kern.callpal::total;75154;19143;1988;5268;5732;979;number of callpals executed 
system.cpu6.kern.mode_switch::kernel;4679;1185;158;414;477;176;number of protection mode switches 
system.cpu6.kern.mode_switch::user;67;0;21;145;300;100;number of protection mode switches 
system.cpu6.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu6.kern.mode_switch_good::kernel;0.014319;0;0.132911;0.350242;0.628931;0.562500;fraction of useful protection mode switches 
system.cpu6.kern.mode_switch_good::user;1;nan;1;1;1;1;fraction of useful protection mode switches 
system.cpu6.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu6.kern.mode_switch_good::total;0.028234;0;0.234637;0.518784;0.772201;0.721014;fraction of useful protection mode switches 
system.cpu6.kern.mode_ticks::kernel;4817773440000;0;1213410940000;181066920000;101602180000;66062600000;number of ticks spent at the given mode 
system.cpu6.kern.mode_ticks::user;425570000;0;697720000;29345610000;164870040000;4229890000;number of ticks spent at the given mode 
system.cpu6.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu6.kern.swap_context;85;2;17;59;36;53;number of times the context was actually changed 
system.cpu6.icache.tags.replacements;22497;7868;2087;10743;6598;5579;number of replacements 
system.cpu6.icache.tags.tagsinuse;379.913453;509;510.028282;512;512;511.916889;Cycle average of tags in use 
system.cpu6.icache.tags.total_refs;7322283;1046900;783979;2544764;4814926;3169733;Total number of references to valid blocks. 
system.cpu6.icache.tags.sampled_refs;22497;7868;2087;10743;6598;6091;Sample count of references to valid blocks. 
system.cpu6.icache.tags.avg_refs;325.478197;133.057956;375.648778;236.876478;729.755380;520.396158;Average number of references to valid blocks. 
system.cpu6.icache.tags.warmup_cycle;0;0;6030319392500;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu6.icache.tags.occ_blocks::cpu6.inst;379.913453;509;510.028282;512;512;511.916889;Average occupied blocks per requestor 
system.cpu6.icache.tags.occ_percent::cpu6.inst;0.742018;0.994141;0.996149;1;1;0.999838;Average percentage of cache occupancy 
system.cpu6.icache.tags.occ_percent::total;0.742018;0.994141;0.996149;1;1;0.999838;Average percentage of cache occupancy 
system.cpu6.icache.tags.occ_task_id_blocks::1024;509;509;512;512;512;512;Occupied blocks per task id 
system.cpu6.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;13;Occupied blocks per task id 
system.cpu6.icache.tags.age_task_id_blocks_1024::3;1;15;;;;282;Occupied blocks per task id 
system.cpu6.icache.tags.age_task_id_blocks_1024::4;506;492;510;510;510;137;Occupied blocks per task id 
system.cpu6.icache.tags.occ_task_id_percent::1024;0.994141;0.994141;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu6.icache.tags.tag_accesses;15415918;4027298;526688;3716735;14853452;992761;Number of tag accesses 
system.cpu6.icache.tags.data_accesses;15415918;4027298;526688;3716735;14853452;992761;Number of data accesses 
system.cpu6.icache.ReadReq_hits::cpu6.inst;7673438;2001847;260209;1842253;7416829;488009;number of ReadReq hits 
system.cpu6.icache.ReadReq_hits::total;7673438;2001847;260209;1842253;7416829;488009;number of ReadReq hits 
system.cpu6.icache.demand_hits::cpu6.inst;7673438;2001847;260209;1842253;7416829;488009;number of demand (read+write) hits 
system.cpu6.icache.demand_hits::total;7673438;2001847;260209;1842253;7416829;488009;number of demand (read+write) hits 
system.cpu6.icache.overall_hits::cpu6.inst;7673438;2001847;260209;1842253;7416829;488009;number of overall hits 
system.cpu6.icache.overall_hits::total;7673438;2001847;260209;1842253;7416829;488009;number of overall hits 
system.cpu6.icache.ReadReq_misses::cpu6.inst;23014;7868;2090;10743;6598;5581;number of ReadReq misses 
system.cpu6.icache.ReadReq_misses::total;23014;7868;2090;10743;6598;5581;number of ReadReq misses 
system.cpu6.icache.demand_misses::cpu6.inst;23014;7868;2090;10743;6598;5581;number of demand (read+write) misses 
system.cpu6.icache.demand_misses::total;23014;7868;2090;10743;6598;5581;number of demand (read+write) misses 
system.cpu6.icache.overall_misses::cpu6.inst;23014;7868;2090;10743;6598;5581;number of overall misses 
system.cpu6.icache.overall_misses::total;23014;7868;2090;10743;6598;5581;number of overall misses 
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst;2255689500;788143750;204332250;1039831750;653148250;532796250;number of ReadReq miss cycles 
system.cpu6.icache.ReadReq_miss_latency::total;2255689500;788143750;204332250;1039831750;653148250;532796250;number of ReadReq miss cycles 
system.cpu6.icache.demand_miss_latency::cpu6.inst;2255689500;788143750;204332250;1039831750;653148250;532796250;number of demand (read+write) miss cycles 
system.cpu6.icache.demand_miss_latency::total;2255689500;788143750;204332250;1039831750;653148250;532796250;number of demand (read+write) miss cycles 
system.cpu6.icache.overall_miss_latency::cpu6.inst;2255689500;788143750;204332250;1039831750;653148250;532796250;number of overall miss cycles 
system.cpu6.icache.overall_miss_latency::total;2255689500;788143750;204332250;1039831750;653148250;532796250;number of overall miss cycles 
system.cpu6.icache.ReadReq_accesses::cpu6.inst;7696452;2009715;262299;1852996;7423427;493590;number of ReadReq accesses(hits+misses) 
system.cpu6.icache.ReadReq_accesses::total;7696452;2009715;262299;1852996;7423427;493590;number of ReadReq accesses(hits+misses) 
system.cpu6.icache.demand_accesses::cpu6.inst;7696452;2009715;262299;1852996;7423427;493590;number of demand (read+write) accesses 
system.cpu6.icache.demand_accesses::total;7696452;2009715;262299;1852996;7423427;493590;number of demand (read+write) accesses 
system.cpu6.icache.overall_accesses::cpu6.inst;7696452;2009715;262299;1852996;7423427;493590;number of overall (read+write) accesses 
system.cpu6.icache.overall_accesses::total;7696452;2009715;262299;1852996;7423427;493590;number of overall (read+write) accesses 
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst;0.002990;0.003915;0.007968;0.005798;0.000889;0.011307;miss rate for ReadReq accesses 
system.cpu6.icache.ReadReq_miss_rate::total;0.002990;0.003915;0.007968;0.005798;0.000889;0.011307;miss rate for ReadReq accesses 
system.cpu6.icache.demand_miss_rate::cpu6.inst;0.002990;0.003915;0.007968;0.005798;0.000889;0.011307;miss rate for demand accesses 
system.cpu6.icache.demand_miss_rate::total;0.002990;0.003915;0.007968;0.005798;0.000889;0.011307;miss rate for demand accesses 
system.cpu6.icache.overall_miss_rate::cpu6.inst;0.002990;0.003915;0.007968;0.005798;0.000889;0.011307;miss rate for overall accesses 
system.cpu6.icache.overall_miss_rate::total;0.002990;0.003915;0.007968;0.005798;0.000889;0.011307;miss rate for overall accesses 
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst;98013.795950;100170.786731;97766.626794;96791.561947;98991.853592;95466.090306;average ReadReq miss latency 
system.cpu6.icache.ReadReq_avg_miss_latency::total;98013.795950;100170.786731;97766.626794;96791.561947;98991.853592;95466.090306;average ReadReq miss latency 
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst;98013.795950;100170.786731;97766.626794;96791.561947;98991.853592;95466.090306;average overall miss latency 
system.cpu6.icache.demand_avg_miss_latency::total;98013.795950;100170.786731;97766.626794;96791.561947;98991.853592;95466.090306;average overall miss latency 
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst;98013.795950;100170.786731;97766.626794;96791.561947;98991.853592;95466.090306;average overall miss latency 
system.cpu6.icache.overall_avg_miss_latency::total;98013.795950;100170.786731;97766.626794;96791.561947;98991.853592;95466.090306;average overall miss latency 
system.cpu6.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu6.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu6.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu6.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu6.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu6.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu6.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu6.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst;23014;7868;2090;10743;6598;5581;number of ReadReq MSHR misses 
system.cpu6.icache.ReadReq_mshr_misses::total;23014;7868;2090;10743;6598;5581;number of ReadReq MSHR misses 
system.cpu6.icache.demand_mshr_misses::cpu6.inst;23014;7868;2090;10743;6598;5581;number of demand (read+write) MSHR misses 
system.cpu6.icache.demand_mshr_misses::total;23014;7868;2090;10743;6598;5581;number of demand (read+write) MSHR misses 
system.cpu6.icache.overall_mshr_misses::cpu6.inst;23014;7868;2090;10743;6598;5581;number of overall MSHR misses 
system.cpu6.icache.overall_mshr_misses::total;23014;7868;2090;10743;6598;5581;number of overall MSHR misses 
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst;1653563500;580436250;150536750;762019250;482724750;387935750;number of ReadReq MSHR miss cycles 
system.cpu6.icache.ReadReq_mshr_miss_latency::total;1653563500;580436250;150536750;762019250;482724750;387935750;number of ReadReq MSHR miss cycles 
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst;1653563500;580436250;150536750;762019250;482724750;387935750;number of demand (read+write) MSHR miss cycles 
system.cpu6.icache.demand_mshr_miss_latency::total;1653563500;580436250;150536750;762019250;482724750;387935750;number of demand (read+write) MSHR miss cycles 
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst;1653563500;580436250;150536750;762019250;482724750;387935750;number of overall MSHR miss cycles 
system.cpu6.icache.overall_mshr_miss_latency::total;1653563500;580436250;150536750;762019250;482724750;387935750;number of overall MSHR miss cycles 
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst;0.002990;0.003915;0.007968;0.005798;0.000889;0.011307;mshr miss rate for ReadReq accesses 
system.cpu6.icache.ReadReq_mshr_miss_rate::total;0.002990;0.003915;0.007968;0.005798;0.000889;0.011307;mshr miss rate for ReadReq accesses 
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst;0.002990;0.003915;0.007968;0.005798;0.000889;0.011307;mshr miss rate for demand accesses 
system.cpu6.icache.demand_mshr_miss_rate::total;0.002990;0.003915;0.007968;0.005798;0.000889;0.011307;mshr miss rate for demand accesses 
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst;0.002990;0.003915;0.007968;0.005798;0.000889;0.011307;mshr miss rate for overall accesses 
system.cpu6.icache.overall_mshr_miss_rate::total;0.002990;0.003915;0.007968;0.005798;0.000889;0.011307;mshr miss rate for overall accesses 
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst;71850.330234;73771.765379;72027.153110;70931.699711;73162.284025;69510.078839;average ReadReq mshr miss latency 
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total;71850.330234;73771.765379;72027.153110;70931.699711;73162.284025;69510.078839;average ReadReq mshr miss latency 
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst;71850.330234;73771.765379;72027.153110;70931.699711;73162.284025;69510.078839;average overall mshr miss latency 
system.cpu6.icache.demand_avg_mshr_miss_latency::total;71850.330234;73771.765379;72027.153110;70931.699711;73162.284025;69510.078839;average overall mshr miss latency 
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst;71850.330234;73771.765379;72027.153110;70931.699711;73162.284025;69510.078839;average overall mshr miss latency 
system.cpu6.icache.overall_avg_mshr_miss_latency::total;71850.330234;73771.765379;72027.153110;70931.699711;73162.284025;69510.078839;average overall mshr miss latency 
system.cpu6.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu6.dcache.tags.replacements;6482;971;748;3315;67412;11800;number of replacements 
system.cpu6.dcache.tags.tagsinuse;447.623334;827.108787;830.241217;829.917987;949.807566;969.847479;Cycle average of tags in use 
system.cpu6.dcache.tags.total_refs;2195523;65761;417303;773481;1729431;332132;Total number of references to valid blocks. 
system.cpu6.dcache.tags.sampled_refs;6482;971;748;3315;67412;12822;Sample count of references to valid blocks. 
system.cpu6.dcache.tags.avg_refs;338.710737;67.725026;557.891711;233.327602;25.654646;25.903291;Average number of references to valid blocks. 
system.cpu6.dcache.tags.warmup_cycle;0;0;0;0;6345520980000;0;Cycle when the warmup percentage was hit. 
system.cpu6.dcache.tags.occ_blocks::cpu6.data;447.623334;827.108787;830.241217;829.917987;949.807566;969.847479;Average occupied blocks per requestor 
system.cpu6.dcache.tags.occ_percent::cpu6.data;0.437132;0.807723;0.810782;0.810467;0.927546;0.947117;Average percentage of cache occupancy 
system.cpu6.dcache.tags.occ_percent::total;0.437132;0.807723;0.810782;0.810467;0.927546;0.947117;Average percentage of cache occupancy 
system.cpu6.dcache.tags.occ_task_id_blocks::1024;873;823;820;856;884;1022;Occupied blocks per task id 
system.cpu6.dcache.tags.age_task_id_blocks_1024::2;1;;;;1;641;Occupied blocks per task id 
system.cpu6.dcache.tags.age_task_id_blocks_1024::3;3;9;2;4;3;280;Occupied blocks per task id 
system.cpu6.dcache.tags.age_task_id_blocks_1024::4;869;814;818;852;880;4;Occupied blocks per task id 
system.cpu6.dcache.tags.occ_task_id_percent::1024;0.852539;0.803711;0.800781;0.835938;0.863281;0.998047;Percentage of cache occupancy per task id 
system.cpu6.dcache.tags.tag_accesses;5146144;1315013;170637;1087277;3317781;384805;Number of tag accesses 
system.cpu6.dcache.tags.data_accesses;5146144;1315013;170637;1087277;3317781;384805;Number of data accesses 
system.cpu6.dcache.ReadReq_hits::cpu6.data;1628656;418217;52755;362458;1174405;86056;number of ReadReq hits 
system.cpu6.dcache.ReadReq_hits::total;1628656;418217;52755;362458;1174405;86056;number of ReadReq hits 
system.cpu6.dcache.WriteReq_hits::cpu6.data;851628;218370;28550;167041;375020;85593;number of WriteReq hits 
system.cpu6.dcache.WriteReq_hits::total;851628;218370;28550;167041;375020;85593;number of WriteReq hits 
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data;20359;3667;500;1669;1566;1260;number of LoadLockedReq hits 
system.cpu6.dcache.LoadLockedReq_hits::total;20359;3667;500;1669;1566;1260;number of LoadLockedReq hits 
system.cpu6.dcache.StoreCondReq_hits::cpu6.data;12153;2430;388;1327;1442;1301;number of StoreCondReq hits 
system.cpu6.dcache.StoreCondReq_hits::total;12153;2430;388;1327;1442;1301;number of StoreCondReq hits 
system.cpu6.dcache.demand_hits::cpu6.data;2480284;636587;81305;529499;1549425;171649;number of demand (read+write) hits 
system.cpu6.dcache.demand_hits::total;2480284;636587;81305;529499;1549425;171649;number of demand (read+write) hits 
system.cpu6.dcache.overall_hits::cpu6.data;2480284;636587;81305;529499;1549425;171649;number of overall hits 
system.cpu6.dcache.overall_hits::total;2480284;636587;81305;529499;1549425;171649;number of overall hits 
system.cpu6.dcache.ReadReq_misses::cpu6.data;31950;6732;1377;5359;29862;5174;number of ReadReq misses 
system.cpu6.dcache.ReadReq_misses::total;31950;6732;1377;5359;29862;5174;number of ReadReq misses 
system.cpu6.dcache.WriteReq_misses::cpu6.data;6706;3079;556;1554;40400;6804;number of WriteReq misses 
system.cpu6.dcache.WriteReq_misses::total;6706;3079;556;1554;40400;6804;number of WriteReq misses 
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data;999;90;121;443;573;126;number of LoadLockedReq misses 
system.cpu6.dcache.LoadLockedReq_misses::total;999;90;121;443;573;126;number of LoadLockedReq misses 
system.cpu6.dcache.StoreCondReq_misses::cpu6.data;3511;1283;209;604;638;75;number of StoreCondReq misses 
system.cpu6.dcache.StoreCondReq_misses::total;3511;1283;209;604;638;75;number of StoreCondReq misses 
system.cpu6.dcache.demand_misses::cpu6.data;38656;9811;1933;6913;70262;11978;number of demand (read+write) misses 
system.cpu6.dcache.demand_misses::total;38656;9811;1933;6913;70262;11978;number of demand (read+write) misses 
system.cpu6.dcache.overall_misses::cpu6.data;38656;9811;1933;6913;70262;11978;number of overall misses 
system.cpu6.dcache.overall_misses::total;38656;9811;1933;6913;70262;11978;number of overall misses 
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data;2253114409;460613212;104508459;420412455;3137987198;508767992;number of ReadReq miss cycles 
system.cpu6.dcache.ReadReq_miss_latency::total;2253114409;460613212;104508459;420412455;3137987198;508767992;number of ReadReq miss cycles 
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data;395388425;170961154;37921307;103164970;4393801720;644732218;number of WriteReq miss cycles 
system.cpu6.dcache.WriteReq_miss_latency::total;395388425;170961154;37921307;103164970;4393801720;644732218;number of WriteReq miss cycles 
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data;68812091;5863499;7907749;29226000;39227498;11476750;number of LoadLockedReq miss cycles 
system.cpu6.dcache.LoadLockedReq_miss_latency::total;68812091;5863499;7907749;29226000;39227498;11476750;number of LoadLockedReq miss cycles 
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data;185886659;68487844;12322933;36152877;38474921;4479988;number of StoreCondReq miss cycles 
system.cpu6.dcache.StoreCondReq_miss_latency::total;185886659;68487844;12322933;36152877;38474921;4479988;number of StoreCondReq miss cycles 
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data;12871998;710000;82000;216999;576000;;number of StoreCondFailReq miss cycles 
system.cpu6.dcache.StoreCondFailReq_miss_latency::total;12871998;710000;82000;216999;576000;;number of StoreCondFailReq miss cycles 
system.cpu6.dcache.demand_miss_latency::cpu6.data;2648502834;631574366;142429766;523577425;7531788918;1153500210;number of demand (read+write) miss cycles 
system.cpu6.dcache.demand_miss_latency::total;2648502834;631574366;142429766;523577425;7531788918;1153500210;number of demand (read+write) miss cycles 
system.cpu6.dcache.overall_miss_latency::cpu6.data;2648502834;631574366;142429766;523577425;7531788918;1153500210;number of overall miss cycles 
system.cpu6.dcache.overall_miss_latency::total;2648502834;631574366;142429766;523577425;7531788918;1153500210;number of overall miss cycles 
system.cpu6.dcache.ReadReq_accesses::cpu6.data;1660606;424949;54132;367817;1204267;91230;number of ReadReq accesses(hits+misses) 
system.cpu6.dcache.ReadReq_accesses::total;1660606;424949;54132;367817;1204267;91230;number of ReadReq accesses(hits+misses) 
system.cpu6.dcache.WriteReq_accesses::cpu6.data;858334;221449;29106;168595;415420;92397;number of WriteReq accesses(hits+misses) 
system.cpu6.dcache.WriteReq_accesses::total;858334;221449;29106;168595;415420;92397;number of WriteReq accesses(hits+misses) 
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data;21358;3757;621;2112;2139;1386;number of LoadLockedReq accesses(hits+misses) 
system.cpu6.dcache.LoadLockedReq_accesses::total;21358;3757;621;2112;2139;1386;number of LoadLockedReq accesses(hits+misses) 
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data;15664;3713;597;1931;2080;1376;number of StoreCondReq accesses(hits+misses) 
system.cpu6.dcache.StoreCondReq_accesses::total;15664;3713;597;1931;2080;1376;number of StoreCondReq accesses(hits+misses) 
system.cpu6.dcache.demand_accesses::cpu6.data;2518940;646398;83238;536412;1619687;183627;number of demand (read+write) accesses 
system.cpu6.dcache.demand_accesses::total;2518940;646398;83238;536412;1619687;183627;number of demand (read+write) accesses 
system.cpu6.dcache.overall_accesses::cpu6.data;2518940;646398;83238;536412;1619687;183627;number of overall (read+write) accesses 
system.cpu6.dcache.overall_accesses::total;2518940;646398;83238;536412;1619687;183627;number of overall (read+write) accesses 
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data;0.019240;0.015842;0.025438;0.014570;0.024797;0.056714;miss rate for ReadReq accesses 
system.cpu6.dcache.ReadReq_miss_rate::total;0.019240;0.015842;0.025438;0.014570;0.024797;0.056714;miss rate for ReadReq accesses 
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data;0.007813;0.013904;0.019103;0.009217;0.097251;0.073639;miss rate for WriteReq accesses 
system.cpu6.dcache.WriteReq_miss_rate::total;0.007813;0.013904;0.019103;0.009217;0.097251;0.073639;miss rate for WriteReq accesses 
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data;0.046774;0.023955;0.194847;0.209754;0.267882;0.090909;miss rate for LoadLockedReq accesses 
system.cpu6.dcache.LoadLockedReq_miss_rate::total;0.046774;0.023955;0.194847;0.209754;0.267882;0.090909;miss rate for LoadLockedReq accesses 
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data;0.224145;0.345543;0.350084;0.312791;0.306731;0.054506;miss rate for StoreCondReq accesses 
system.cpu6.dcache.StoreCondReq_miss_rate::total;0.224145;0.345543;0.350084;0.312791;0.306731;0.054506;miss rate for StoreCondReq accesses 
system.cpu6.dcache.demand_miss_rate::cpu6.data;0.015346;0.015178;0.023223;0.012887;0.043380;0.065230;miss rate for demand accesses 
system.cpu6.dcache.demand_miss_rate::total;0.015346;0.015178;0.023223;0.012887;0.043380;0.065230;miss rate for demand accesses 
system.cpu6.dcache.overall_miss_rate::cpu6.data;0.015346;0.015178;0.023223;0.012887;0.043380;0.065230;miss rate for overall accesses 
system.cpu6.dcache.overall_miss_rate::total;0.015346;0.015178;0.023223;0.012887;0.043380;0.065230;miss rate for overall accesses 
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data;70520.012801;68421.451575;75895.758170;78449.795671;105082.954859;98331.656745;average ReadReq miss latency 
system.cpu6.dcache.ReadReq_avg_miss_latency::total;70520.012801;68421.451575;75895.758170;78449.795671;105082.954859;98331.656745;average ReadReq miss latency 
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data;58960.397405;55524.895745;68203.789568;66386.724582;108757.468317;94757.821576;average WriteReq miss latency 
system.cpu6.dcache.WriteReq_avg_miss_latency::total;58960.397405;55524.895745;68203.789568;66386.724582;108757.468317;94757.821576;average WriteReq miss latency 
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data;68880.971972;65149.988889;65353.297521;65972.911964;68459.856894;91085.317460;average LoadLockedReq miss latency 
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total;68880.971972;65149.988889;65353.297521;65972.911964;68459.856894;91085.317460;average LoadLockedReq miss latency 
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data;52944.078325;53381.016368;58961.401914;59855.756623;60305.518809;59733.173333;average StoreCondReq miss latency 
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total;52944.078325;53381.016368;58961.401914;59855.756623;60305.518809;59733.173333;average StoreCondReq miss latency 
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data;68514.663545;64374.107227;73683.272633;75738.091277;107195.766104;96301.570379;average overall miss latency 
system.cpu6.dcache.demand_avg_miss_latency::total;68514.663545;64374.107227;73683.272633;75738.091277;107195.766104;96301.570379;average overall miss latency 
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data;68514.663545;64374.107227;73683.272633;75738.091277;107195.766104;96301.570379;average overall miss latency 
system.cpu6.dcache.overall_avg_miss_latency::total;68514.663545;64374.107227;73683.272633;75738.091277;107195.766104;96301.570379;average overall miss latency 
system.cpu6.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu6.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu6.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu6.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu6.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu6.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu6.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu6.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu6.dcache.writebacks::writebacks;1505;68;313;990;42833;7287;number of writebacks 
system.cpu6.dcache.writebacks::total;1505;68;313;990;42833;7287;number of writebacks 
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data;31950;6732;1377;5359;29862;5174;number of ReadReq MSHR misses 
system.cpu6.dcache.ReadReq_mshr_misses::total;31950;6732;1377;5359;29862;5174;number of ReadReq MSHR misses 
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data;6706;3079;556;1554;40400;6804;number of WriteReq MSHR misses 
system.cpu6.dcache.WriteReq_mshr_misses::total;6706;3079;556;1554;40400;6804;number of WriteReq MSHR misses 
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data;999;90;121;443;573;126;number of LoadLockedReq MSHR misses 
system.cpu6.dcache.LoadLockedReq_mshr_misses::total;999;90;121;443;573;126;number of LoadLockedReq MSHR misses 
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data;3509;1282;209;603;636;74;number of StoreCondReq MSHR misses 
system.cpu6.dcache.StoreCondReq_mshr_misses::total;3509;1282;209;603;636;74;number of StoreCondReq MSHR misses 
system.cpu6.dcache.demand_mshr_misses::cpu6.data;38656;9811;1933;6913;70262;11978;number of demand (read+write) MSHR misses 
system.cpu6.dcache.demand_mshr_misses::total;38656;9811;1933;6913;70262;11978;number of demand (read+write) MSHR misses 
system.cpu6.dcache.overall_mshr_misses::cpu6.data;38656;9811;1933;6913;70262;11978;number of overall MSHR misses 
system.cpu6.dcache.overall_mshr_misses::total;38656;9811;1933;6913;70262;11978;number of overall MSHR misses 
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data;1508387591;307509788;71585541;291599545;2338623802;370891008;number of ReadReq MSHR miss cycles 
system.cpu6.dcache.ReadReq_mshr_miss_latency::total;1508387591;307509788;71585541;291599545;2338623802;370891008;number of ReadReq MSHR miss cycles 
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data;187421575;74951846;22987693;61711030;3307720280;479849782;number of WriteReq MSHR miss cycles 
system.cpu6.dcache.WriteReq_mshr_miss_latency::total;187421575;74951846;22987693;61711030;3307720280;479849782;number of WriteReq MSHR miss cycles 
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data;44795909;3852501;5181251;19235000;26140502;8187250;number of LoadLockedReq MSHR miss cycles 
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total;44795909;3852501;5181251;19235000;26140502;8187250;number of LoadLockedReq MSHR miss cycles 
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data;87329341;27953156;7029067;21626123;23814079;2722012;number of StoreCondReq MSHR miss cycles 
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total;87329341;27953156;7029067;21626123;23814079;2722012;number of StoreCondReq MSHR miss cycles 
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data;9000002;490000;60000;140001;400000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total;9000002;490000;60000;140001;400000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data;1695809166;382461634;94573234;353310575;5646344082;850740790;number of demand (read+write) MSHR miss cycles 
system.cpu6.dcache.demand_mshr_miss_latency::total;1695809166;382461634;94573234;353310575;5646344082;850740790;number of demand (read+write) MSHR miss cycles 
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data;1695809166;382461634;94573234;353310575;5646344082;850740790;number of overall MSHR miss cycles 
system.cpu6.dcache.overall_mshr_miss_latency::total;1695809166;382461634;94573234;353310575;5646344082;850740790;number of overall MSHR miss cycles 
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::cpu6.data;9902000;;;600000;;;number of ReadReq MSHR uncacheable cycles 
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total;9902000;;;600000;;;number of ReadReq MSHR uncacheable cycles 
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::cpu6.data;1050044000;260926000;27260000;59456000;73344000;7058000;number of WriteReq MSHR uncacheable cycles 
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total;1050044000;260926000;27260000;59456000;73344000;7058000;number of WriteReq MSHR uncacheable cycles 
system.cpu6.dcache.overall_mshr_uncacheable_latency::cpu6.data;1059946000;260926000;27260000;60056000;73344000;7058000;number of overall MSHR uncacheable cycles 
system.cpu6.dcache.overall_mshr_uncacheable_latency::total;1059946000;260926000;27260000;60056000;73344000;7058000;number of overall MSHR uncacheable cycles 
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data;0.019240;0.015842;0.025438;0.014570;0.024797;0.056714;mshr miss rate for ReadReq accesses 
system.cpu6.dcache.ReadReq_mshr_miss_rate::total;0.019240;0.015842;0.025438;0.014570;0.024797;0.056714;mshr miss rate for ReadReq accesses 
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data;0.007813;0.013904;0.019103;0.009217;0.097251;0.073639;mshr miss rate for WriteReq accesses 
system.cpu6.dcache.WriteReq_mshr_miss_rate::total;0.007813;0.013904;0.019103;0.009217;0.097251;0.073639;mshr miss rate for WriteReq accesses 
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data;0.046774;0.023955;0.194847;0.209754;0.267882;0.090909;mshr miss rate for LoadLockedReq accesses 
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total;0.046774;0.023955;0.194847;0.209754;0.267882;0.090909;mshr miss rate for LoadLockedReq accesses 
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data;0.224017;0.345273;0.350084;0.312273;0.305769;0.053779;mshr miss rate for StoreCondReq accesses 
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total;0.224017;0.345273;0.350084;0.312273;0.305769;0.053779;mshr miss rate for StoreCondReq accesses 
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data;0.015346;0.015178;0.023223;0.012887;0.043380;0.065230;mshr miss rate for demand accesses 
system.cpu6.dcache.demand_mshr_miss_rate::total;0.015346;0.015178;0.023223;0.012887;0.043380;0.065230;mshr miss rate for demand accesses 
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data;0.015346;0.015178;0.023223;0.012887;0.043380;0.065230;mshr miss rate for overall accesses 
system.cpu6.dcache.overall_mshr_miss_rate::total;0.015346;0.015178;0.023223;0.012887;0.043380;0.065230;mshr miss rate for overall accesses 
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data;47210.879218;45678.815805;51986.594771;54413.051875;78314.372848;71683.611906;average ReadReq mshr miss latency 
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total;47210.879218;45678.815805;51986.594771;54413.051875;78314.372848;71683.611906;average ReadReq mshr miss latency 
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data;27948.341038;24342.918480;41344.771583;39711.087516;81874.264356;70524.659318;average WriteReq mshr miss latency 
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total;27948.341038;24342.918480;41344.771583;39711.087516;81874.264356;70524.659318;average WriteReq mshr miss latency 
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data;44840.749750;42805.566667;42820.256198;43419.864560;45620.422339;64978.174603;average LoadLockedReq mshr miss latency 
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total;44840.749750;42805.566667;42820.256198;43419.864560;45620.422339;64978.174603;average LoadLockedReq mshr miss latency 
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data;24887.244514;21804.333853;33631.899522;35864.217247;37443.520440;36783.945946;average StoreCondReq mshr miss latency 
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total;24887.244514;21804.333853;33631.899522;35864.217247;37443.520440;36783.945946;average StoreCondReq mshr miss latency 
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data;43869.235462;38982.940985;48925.625453;51108.140460;80361.277533;71025.278845;average overall mshr miss latency 
system.cpu6.dcache.demand_avg_mshr_miss_latency::total;43869.235462;38982.940985;48925.625453;51108.140460;80361.277533;71025.278845;average overall mshr miss latency 
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data;43869.235462;38982.940985;48925.625453;51108.140460;80361.277533;71025.278845;average overall mshr miss latency 
system.cpu6.dcache.overall_avg_mshr_miss_latency::total;43869.235462;38982.940985;48925.625453;51108.140460;80361.277533;71025.278845;average overall mshr miss latency 
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu6.data;inf;;;inf;;;average ReadReq mshr uncacheable latency 
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;inf;;;average ReadReq mshr uncacheable latency 
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu6.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::cpu6.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu6.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu7.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu7.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu7.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu7.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu7.dtb.read_hits;1730474;2946333;37661;296792;1175732;7514;DTB read hits 
system.cpu7.dtb.read_misses;371;640;0;28;5085;0;DTB read misses 
system.cpu7.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu7.dtb.read_accesses;34037;465019;0;188582;1039268;0;DTB read accesses 
system.cpu7.dtb.write_hits;956231;1481780;20160;145841;398694;4164;DTB write hits 
system.cpu7.dtb.write_misses;106;395;0;6;49709;0;DTB write misses 
system.cpu7.dtb.write_acv;5;19;0;0;0;0;DTB write access violations 
system.cpu7.dtb.write_accesses;15515;168349;0;87109;296024;0;DTB write accesses 
system.cpu7.dtb.data_hits;2686705;4428113;57821;442633;1574426;11678;DTB hits 
system.cpu7.dtb.data_misses;477;1035;0;34;54794;0;DTB misses 
system.cpu7.dtb.data_acv;5;19;0;0;0;0;DTB access violations 
system.cpu7.dtb.data_accesses;49552;633368;0;275691;1335292;0;DTB accesses 
system.cpu7.itb.fetch_hits;1112934;2871465;23195;1002995;6658359;5119;ITB hits 
system.cpu7.itb.fetch_misses;152;323;0;9;14;0;ITB misses 
system.cpu7.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu7.itb.fetch_accesses;1113086;2871788;23195;1003004;6658373;5119;ITB accesses 
system.cpu7.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu7.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu7.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu7.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu7.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu7.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu7.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu7.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu7.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu7.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu7.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu7.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu7.numCycles;483354283;112743022;10351561;20312538;28808564;2343755;number of cpu cycles simulated 
system.cpu7.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu7.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu7.committedInsts;7994951;13712090;171108;1452622;7266379;33470;Number of instructions committed 
system.cpu7.committedOps;7994951;13712090;171108;1452622;7266379;33470;Number of ops (including micro ops) committed 
system.cpu7.num_int_alu_accesses;7658594;13001682;163746;1251475;3996742;31882;Number of integer alu accesses 
system.cpu7.num_fp_alu_accesses;5304;812727;0;446395;3181336;0;Number of float alu accesses 
system.cpu7.num_func_calls;323172;456235;7062;20518;24907;1444;number of times a function call or return occured 
system.cpu7.num_conditional_control_insts;597433;1380240;12651;140475;297709;2256;number of instructions that are conditional controls 
system.cpu7.num_int_insts;7658594;13001682;163746;1251475;3996742;31882;number of integer instructions 
system.cpu7.num_fp_insts;5304;812727;0;446395;3181336;0;number of float instructions 
system.cpu7.num_int_register_reads;10481839;19084877;223396;2188378;8423463;43049;number of times the integer registers were read 
system.cpu7.num_int_register_writes;6032959;9679135;129571;780764;3206499;25228;number of times the integer registers were written 
system.cpu7.num_fp_register_reads;3217;857385;0;443695;5408697;0;number of times the floating registers were read 
system.cpu7.num_fp_register_writes;3208;663239;0;357724;3147359;0;number of times the floating registers were written 
system.cpu7.num_mem_refs;2692557;4456116;57935;443337;1634840;11703;number of memory refs 
system.cpu7.num_load_insts;1731447;2961726;37661;297085;1186000;7514;Number of load instructions 
system.cpu7.num_store_insts;961110;1494390;20274;146252;448840;4189;Number of store instructions 
system.cpu7.num_idle_cycles;461330046.349905;73683221.502248;9881709.078809;16432004.412215;10332779.099404;2251067.124301;Number of idle cycles 
system.cpu7.num_busy_cycles;22024236.650095;39059800.497752;469851.921191;3880533.587785;18475784.900596;92687.875699;Number of busy cycles 
system.cpu7.not_idle_fraction;0.045565;0.346450;0.045389;0.191041;0.641330;0.039547;Percentage of non-idle cycles 
system.cpu7.idle_fraction;0.954435;0.653550;0.954611;0.808959;0.358670;0.960453;Percentage of idle cycles 
system.cpu7.Branches;1082225;2001156;23258;170251;334209;4442;Number of branches fetched 
system.cpu7.op_class::No_OpClass;51161;75452;968;6554;134941;218;Class of executed instruction 
system.cpu7.op_class::IntAlu;4852986;8476738;102894;800068;1857618;19515;Class of executed instruction 
system.cpu7.op_class::IntMult;28911;30952;632;1996;2461;120;Class of executed instruction 
system.cpu7.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::FloatAdd;1240;252845;0;92094;1605959;0;Class of executed instruction 
system.cpu7.op_class::FloatCmp;0;15751;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::FloatCvt;0;3501;0;600;5;0;Class of executed instruction 
system.cpu7.op_class::FloatMult;0;74094;0;85248;1507522;0;Class of executed instruction 
system.cpu7.op_class::FloatDiv;231;13603;0;957;0;0;Class of executed instruction 
system.cpu7.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::MemRead;1765838;3019952;38463;299467;1189346;7691;Class of executed instruction 
system.cpu7.op_class::MemWrite;961292;1498810;20285;146298;448950;4189;Class of executed instruction 
system.cpu7.op_class::IprAccess;333774;251446;7866;19374;574371;1737;Class of executed instruction 
system.cpu7.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu7.op_class::total;7995433;13713144;171108;1452656;7321173;33470;Class of executed instruction 
system.cpu7.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu7.kern.inst.quiesce;7059;2149;113;209;134;25;number of quiesce instructions executed 
system.cpu7.kern.inst.hwrei;81051;51032;1923;4433;60846;426;number of hwrei instructions executed 
system.cpu7.kern.ipl_count::0;18284;14736;447;1103;1506;97;number of times we switched to this ipl 
system.cpu7.kern.ipl_count::22;4435;1163;106;208;295;24;number of times we switched to this ipl 
system.cpu7.kern.ipl_count::30;168;1434;16;41;36;1;number of times we switched to this ipl 
system.cpu7.kern.ipl_count::31;48539;23241;1141;2468;3509;256;number of times we switched to this ipl 
system.cpu7.kern.ipl_count::total;71426;40574;1710;3820;5346;378;number of times we switched to this ipl 
system.cpu7.kern.ipl_good::0;18282;14736;447;1103;1506;97;number of times we switched to this ipl from a different ipl 
system.cpu7.kern.ipl_good::22;4435;1163;106;208;295;24;number of times we switched to this ipl from a different ipl 
system.cpu7.kern.ipl_good::30;168;1434;16;41;36;1;number of times we switched to this ipl from a different ipl 
system.cpu7.kern.ipl_good::31;18276;13344;447;1078;1492;96;number of times we switched to this ipl from a different ipl 
system.cpu7.kern.ipl_good::total;41161;30677;1016;2430;3329;218;number of times we switched to this ipl from a different ipl 
system.cpu7.kern.ipl_ticks::0;4185761870000;874387210000;100001590000;192709340000;274683540000;22664140000;number of cycles we spent at this ipl 
system.cpu7.kern.ipl_ticks::22;13495140000;3862590000;323100000;647230000;977200000;72820000;number of cycles we spent at this ipl 
system.cpu7.kern.ipl_ticks::30;1026660000;10260090000;95610000;278430000;241100000;9970000;number of cycles we spent at this ipl 
system.cpu7.kern.ipl_ticks::31;633245060000;238934150000;3095310000;9490380000;12183800000;690620000;number of cycles we spent at this ipl 
system.cpu7.kern.ipl_ticks::total;4833528730000;1127444040000;103515610000;203125380000;288085640000;23437550000;number of cycles we spent at this ipl 
system.cpu7.kern.ipl_used::0;0.999891;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu7.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu7.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu7.kern.ipl_used::31;0.376522;0.574158;0.391762;0.436791;0.425192;0.375000;fraction of swpipl calls that actually changed the ipl 
system.cpu7.kern.ipl_used::total;0.576275;0.756075;0.594152;0.636126;0.622709;0.576720;fraction of swpipl calls that actually changed the ipl 
system.cpu7.kern.syscall::3;1;2;;;;;number of syscalls executed 
system.cpu7.kern.syscall::6;1;;;;;;number of syscalls executed 
system.cpu7.kern.syscall::17;1;;;;;;number of syscalls executed 
system.cpu7.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu7.kern.syscall::45;3;;;;;;number of syscalls executed 
system.cpu7.kern.syscall::71;4;;;;;;number of syscalls executed 
system.cpu7.kern.syscall::74;1;;;;;;number of syscalls executed 
system.cpu7.kern.syscall::total;12;33;;1;1;;number of syscalls executed 
system.cpu7.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu7.kern.callpal::wripir;7;1194;;11;11;;number of callpals executed 
system.cpu7.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu7.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu7.kern.callpal::swpctx;79;2810;;51;35;;number of callpals executed 
system.cpu7.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu7.kern.callpal::swpipl;62282;33140;1482;3254;4598;328;number of callpals executed 
system.cpu7.kern.callpal::rdps;8871;2355;213;422;591;48;number of callpals executed 
system.cpu7.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu7.kern.callpal::wrusp;1;;;;;;number of callpals executed 
system.cpu7.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu7.kern.callpal::rti;4621;4862;114;325;427;25;number of callpals executed 
system.cpu7.kern.callpal::callsys;15;2254;;84;33;;number of callpals executed 
system.cpu7.kern.callpal::imb;2;1;;;;;number of callpals executed 
system.cpu7.kern.callpal::rdunique;1;459;;2;20;;number of callpals executed 
system.cpu7.kern.callpal::total;75893;47083;1809;4149;5717;401;number of callpals executed 
system.cpu7.kern.mode_switch::kernel;4701;7673;114;376;462;25;number of protection mode switches 
system.cpu7.kern.mode_switch::user;102;2357;0;110;280;0;number of protection mode switches 
system.cpu7.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu7.kern.mode_switch_good::kernel;0.021485;0.307311;0;0.292553;0.606061;0;fraction of useful protection mode switches 
system.cpu7.kern.mode_switch_good::user;1;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu7.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu7.kern.mode_switch_good::total;0.042265;0.470090;0;0.452675;0.754717;0;fraction of useful protection mode switches 
system.cpu7.kern.mode_ticks::kernel;4829292080000;1050492900000;0;261034270000;117456410000;0;number of ticks spent at the given mode 
system.cpu7.kern.mode_ticks::user;4236610000;59893600000;0;24615820000;162316490000;0;number of ticks spent at the given mode 
system.cpu7.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu7.kern.swap_context;80;2810;0;51;35;0;number of times the context was actually changed 
system.cpu7.icache.tags.replacements;26455;180458;543;4861;5997;48;number of replacements 
system.cpu7.icache.tags.tagsinuse;384.866059;512;512;512;512;512;Cycle average of tags in use 
system.cpu7.icache.tags.total_refs;7755256;13690511;40865;1305296;4837744;2838428;Total number of references to valid blocks. 
system.cpu7.icache.tags.sampled_refs;26455;180458;543;4861;5997;560;Sample count of references to valid blocks. 
system.cpu7.icache.tags.avg_refs;293.148970;75.865359;75.257827;268.524172;806.694014;5068.621429;Average number of references to valid blocks. 
system.cpu7.icache.tags.warmup_cycle;4822436838750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu7.icache.tags.occ_blocks::cpu7.inst;384.866059;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu7.icache.tags.occ_percent::cpu7.inst;0.751692;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu7.icache.tags.occ_percent::total;0.751692;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu7.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu7.icache.tags.age_task_id_blocks_1024::0;14;;;;;;Occupied blocks per task id 
system.cpu7.icache.tags.age_task_id_blocks_1024::1;62;;;;;;Occupied blocks per task id 
system.cpu7.icache.tags.age_task_id_blocks_1024::2;20;2;2;2;2;2;Occupied blocks per task id 
system.cpu7.icache.tags.age_task_id_blocks_1024::3;275;1;15;7;7;;Occupied blocks per task id 
system.cpu7.icache.tags.age_task_id_blocks_1024::4;141;509;495;503;503;510;Occupied blocks per task id 
system.cpu7.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu7.icache.tags.tag_accesses;16017845;27606744;342759;2910173;14648343;66988;Number of tag accesses 
system.cpu7.icache.tags.data_accesses;16017845;27606744;342759;2910173;14648343;66988;Number of data accesses 
system.cpu7.icache.ReadReq_hits::cpu7.inst;7968457;13532685;170565;1447795;7315176;33422;number of ReadReq hits 
system.cpu7.icache.ReadReq_hits::total;7968457;13532685;170565;1447795;7315176;33422;number of ReadReq hits 
system.cpu7.icache.demand_hits::cpu7.inst;7968457;13532685;170565;1447795;7315176;33422;number of demand (read+write) hits 
system.cpu7.icache.demand_hits::total;7968457;13532685;170565;1447795;7315176;33422;number of demand (read+write) hits 
system.cpu7.icache.overall_hits::cpu7.inst;7968457;13532685;170565;1447795;7315176;33422;number of overall hits 
system.cpu7.icache.overall_hits::total;7968457;13532685;170565;1447795;7315176;33422;number of overall hits 
system.cpu7.icache.ReadReq_misses::cpu7.inst;26977;180458;543;4861;5997;48;number of ReadReq misses 
system.cpu7.icache.ReadReq_misses::total;26977;180458;543;4861;5997;48;number of ReadReq misses 
system.cpu7.icache.demand_misses::cpu7.inst;26977;180458;543;4861;5997;48;number of demand (read+write) misses 
system.cpu7.icache.demand_misses::total;26977;180458;543;4861;5997;48;number of demand (read+write) misses 
system.cpu7.icache.overall_misses::cpu7.inst;26977;180458;543;4861;5997;48;number of overall misses 
system.cpu7.icache.overall_misses::total;26977;180458;543;4861;5997;48;number of overall misses 
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst;2673354500;17429304499;53711000;472708250;596191500;4756250;number of ReadReq miss cycles 
system.cpu7.icache.ReadReq_miss_latency::total;2673354500;17429304499;53711000;472708250;596191500;4756250;number of ReadReq miss cycles 
system.cpu7.icache.demand_miss_latency::cpu7.inst;2673354500;17429304499;53711000;472708250;596191500;4756250;number of demand (read+write) miss cycles 
system.cpu7.icache.demand_miss_latency::total;2673354500;17429304499;53711000;472708250;596191500;4756250;number of demand (read+write) miss cycles 
system.cpu7.icache.overall_miss_latency::cpu7.inst;2673354500;17429304499;53711000;472708250;596191500;4756250;number of overall miss cycles 
system.cpu7.icache.overall_miss_latency::total;2673354500;17429304499;53711000;472708250;596191500;4756250;number of overall miss cycles 
system.cpu7.icache.ReadReq_accesses::cpu7.inst;7995434;13713143;171108;1452656;7321173;33470;number of ReadReq accesses(hits+misses) 
system.cpu7.icache.ReadReq_accesses::total;7995434;13713143;171108;1452656;7321173;33470;number of ReadReq accesses(hits+misses) 
system.cpu7.icache.demand_accesses::cpu7.inst;7995434;13713143;171108;1452656;7321173;33470;number of demand (read+write) accesses 
system.cpu7.icache.demand_accesses::total;7995434;13713143;171108;1452656;7321173;33470;number of demand (read+write) accesses 
system.cpu7.icache.overall_accesses::cpu7.inst;7995434;13713143;171108;1452656;7321173;33470;number of overall (read+write) accesses 
system.cpu7.icache.overall_accesses::total;7995434;13713143;171108;1452656;7321173;33470;number of overall (read+write) accesses 
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst;0.003374;0.013159;0.003173;0.003346;0.000819;0.001434;miss rate for ReadReq accesses 
system.cpu7.icache.ReadReq_miss_rate::total;0.003374;0.013159;0.003173;0.003346;0.000819;0.001434;miss rate for ReadReq accesses 
system.cpu7.icache.demand_miss_rate::cpu7.inst;0.003374;0.013159;0.003173;0.003346;0.000819;0.001434;miss rate for demand accesses 
system.cpu7.icache.demand_miss_rate::total;0.003374;0.013159;0.003173;0.003346;0.000819;0.001434;miss rate for demand accesses 
system.cpu7.icache.overall_miss_rate::cpu7.inst;0.003374;0.013159;0.003173;0.003346;0.000819;0.001434;miss rate for overall accesses 
system.cpu7.icache.overall_miss_rate::total;0.003374;0.013159;0.003173;0.003346;0.000819;0.001434;miss rate for overall accesses 
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst;99097.546058;96583.717535;98915.285451;97245.062744;99414.957479;99088.541667;average ReadReq miss latency 
system.cpu7.icache.ReadReq_avg_miss_latency::total;99097.546058;96583.717535;98915.285451;97245.062744;99414.957479;99088.541667;average ReadReq miss latency 
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst;99097.546058;96583.717535;98915.285451;97245.062744;99414.957479;99088.541667;average overall miss latency 
system.cpu7.icache.demand_avg_miss_latency::total;99097.546058;96583.717535;98915.285451;97245.062744;99414.957479;99088.541667;average overall miss latency 
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst;99097.546058;96583.717535;98915.285451;97245.062744;99414.957479;99088.541667;average overall miss latency 
system.cpu7.icache.overall_avg_miss_latency::total;99097.546058;96583.717535;98915.285451;97245.062744;99414.957479;99088.541667;average overall miss latency 
system.cpu7.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu7.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu7.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu7.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu7.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu7.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu7.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu7.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst;26977;180458;543;4861;5997;48;number of ReadReq MSHR misses 
system.cpu7.icache.ReadReq_mshr_misses::total;26977;180458;543;4861;5997;48;number of ReadReq MSHR misses 
system.cpu7.icache.demand_mshr_misses::cpu7.inst;26977;180458;543;4861;5997;48;number of demand (read+write) MSHR misses 
system.cpu7.icache.demand_mshr_misses::total;26977;180458;543;4861;5997;48;number of demand (read+write) MSHR misses 
system.cpu7.icache.overall_mshr_misses::cpu7.inst;26977;180458;543;4861;5997;48;number of overall MSHR misses 
system.cpu7.icache.overall_mshr_misses::total;26977;180458;543;4861;5997;48;number of overall MSHR misses 
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst;1950581500;12781055501;39246000;346858750;441084500;3458750;number of ReadReq MSHR miss cycles 
system.cpu7.icache.ReadReq_mshr_miss_latency::total;1950581500;12781055501;39246000;346858750;441084500;3458750;number of ReadReq MSHR miss cycles 
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst;1950581500;12781055501;39246000;346858750;441084500;3458750;number of demand (read+write) MSHR miss cycles 
system.cpu7.icache.demand_mshr_miss_latency::total;1950581500;12781055501;39246000;346858750;441084500;3458750;number of demand (read+write) MSHR miss cycles 
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst;1950581500;12781055501;39246000;346858750;441084500;3458750;number of overall MSHR miss cycles 
system.cpu7.icache.overall_mshr_miss_latency::total;1950581500;12781055501;39246000;346858750;441084500;3458750;number of overall MSHR miss cycles 
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst;0.003374;0.013159;0.003173;0.003346;0.000819;0.001434;mshr miss rate for ReadReq accesses 
system.cpu7.icache.ReadReq_mshr_miss_rate::total;0.003374;0.013159;0.003173;0.003346;0.000819;0.001434;mshr miss rate for ReadReq accesses 
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst;0.003374;0.013159;0.003173;0.003346;0.000819;0.001434;mshr miss rate for demand accesses 
system.cpu7.icache.demand_mshr_miss_rate::total;0.003374;0.013159;0.003173;0.003346;0.000819;0.001434;mshr miss rate for demand accesses 
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst;0.003374;0.013159;0.003173;0.003346;0.000819;0.001434;mshr miss rate for overall accesses 
system.cpu7.icache.overall_mshr_miss_rate::total;0.003374;0.013159;0.003173;0.003346;0.000819;0.001434;mshr miss rate for overall accesses 
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst;72305.352708;70825.651958;72276.243094;71355.430981;73550.858763;72057.291667;average ReadReq mshr miss latency 
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total;72305.352708;70825.651958;72276.243094;71355.430981;73550.858763;72057.291667;average ReadReq mshr miss latency 
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst;72305.352708;70825.651958;72276.243094;71355.430981;73550.858763;72057.291667;average overall mshr miss latency 
system.cpu7.icache.demand_avg_mshr_miss_latency::total;72305.352708;70825.651958;72276.243094;71355.430981;73550.858763;72057.291667;average overall mshr miss latency 
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst;72305.352708;70825.651958;72276.243094;71355.430981;73550.858763;72057.291667;average overall mshr miss latency 
system.cpu7.icache.overall_avg_mshr_miss_latency::total;72305.352708;70825.651958;72276.243094;71355.430981;73550.858763;72057.291667;average overall mshr miss latency 
system.cpu7.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu7.dcache.tags.replacements;16045;57245;99;2127;63336;6;number of replacements 
system.cpu7.dcache.tags.tagsinuse;542.056410;949.078862;587.000711;775.423385;931.413881;854.330540;Cycle average of tags in use 
system.cpu7.dcache.tags.total_refs;2617019;4284760;1694;252264;1643322;75718;Total number of references to valid blocks. 
system.cpu7.dcache.tags.sampled_refs;16045;57245;99;2127;63336;812;Sample count of references to valid blocks. 
system.cpu7.dcache.tags.avg_refs;163.104955;74.849507;17.111111;118.600846;25.946097;93.248768;Average number of references to valid blocks. 
system.cpu7.dcache.tags.warmup_cycle;4823622898750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu7.dcache.tags.occ_blocks::cpu7.data;542.056410;949.078862;587.000711;775.423385;931.413881;854.330540;Average occupied blocks per requestor 
system.cpu7.dcache.tags.occ_percent::cpu7.data;0.529352;0.926835;0.573243;0.757249;0.909584;0.834307;Average percentage of cache occupancy 
system.cpu7.dcache.tags.occ_percent::total;0.529352;0.926835;0.573243;0.757249;0.909584;0.834307;Average percentage of cache occupancy 
system.cpu7.dcache.tags.occ_task_id_blocks::1024;1024;663;596;879;867;806;Occupied blocks per task id 
system.cpu7.dcache.tags.age_task_id_blocks_1024::0;2;;;;;;Occupied blocks per task id 
system.cpu7.dcache.tags.age_task_id_blocks_1024::1;90;;;;;;Occupied blocks per task id 
system.cpu7.dcache.tags.age_task_id_blocks_1024::2;856;;;;1;1;Occupied blocks per task id 
system.cpu7.dcache.tags.age_task_id_blocks_1024::3;73;8;13;10;8;3;Occupied blocks per task id 
system.cpu7.dcache.tags.age_task_id_blocks_1024::4;3;655;583;869;858;802;Occupied blocks per task id 
system.cpu7.dcache.tags.occ_task_id_percent::1024;1;0.647461;0.582031;0.858398;0.846680;0.787109;Percentage of cache occupancy per task id 
system.cpu7.dcache.tags.tag_accesses;5406434;9035314;115927;890076;3224516;23361;Number of tag accesses 
system.cpu7.dcache.tags.data_accesses;5406434;9035314;115927;890076;3224516;23361;Number of data accesses 
system.cpu7.dcache.ReadReq_hits::cpu7.data;1680991;2817822;36839;291764;1151711;7379;number of ReadReq hits 
system.cpu7.dcache.ReadReq_hits::total;1680991;2817822;36839;291764;1151711;7379;number of ReadReq hits 
system.cpu7.dcache.WriteReq_hits::cpu7.data;921679;1386946;19448;143344;357454;4026;number of WriteReq hits 
system.cpu7.dcache.WriteReq_hits::total;921679;1386946;19448;143344;357454;4026;number of WriteReq hits 
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data;15890;24148;355;987;1440;81;number of LoadLockedReq hits 
system.cpu7.dcache.LoadLockedReq_hits::total;15890;24148;355;987;1440;81;number of LoadLockedReq hits 
system.cpu7.dcache.StoreCondReq_hits::cpu7.data;12897;17340;283;801;1384;66;number of StoreCondReq hits 
system.cpu7.dcache.StoreCondReq_hits::total;12897;17340;283;801;1384;66;number of StoreCondReq hits 
system.cpu7.dcache.demand_hits::cpu7.data;2602670;4204768;56287;435108;1509165;11405;number of demand (read+write) hits 
system.cpu7.dcache.demand_hits::total;2602670;4204768;56287;435108;1509165;11405;number of demand (read+write) hits 
system.cpu7.dcache.overall_hits::cpu7.data;2602670;4204768;56287;435108;1509165;11405;number of overall hits 
system.cpu7.dcache.overall_hits::total;2602670;4204768;56287;435108;1509165;11405;number of overall hits 
system.cpu7.dcache.ReadReq_misses::cpu7.data;32788;105131;438;4039;27198;46;number of ReadReq misses 
system.cpu7.dcache.ReadReq_misses::total;32788;105131;438;4039;27198;46;number of ReadReq misses 
system.cpu7.dcache.WriteReq_misses::cpu7.data;13264;62246;216;1101;38944;24;number of WriteReq misses 
system.cpu7.dcache.WriteReq_misses::total;13264;62246;216;1101;38944;24;number of WriteReq misses 
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data;1361;13985;29;267;566;8;number of LoadLockedReq misses 
system.cpu7.dcache.LoadLockedReq_misses::total;1361;13985;29;267;566;8;number of LoadLockedReq misses 
system.cpu7.dcache.StoreCondReq_misses::cpu7.data;3550;18743;95;415;572;20;number of StoreCondReq misses 
system.cpu7.dcache.StoreCondReq_misses::total;3550;18743;95;415;572;20;number of StoreCondReq misses 
system.cpu7.dcache.demand_misses::cpu7.data;46052;167377;654;5140;66142;70;number of demand (read+write) misses 
system.cpu7.dcache.demand_misses::total;46052;167377;654;5140;66142;70;number of demand (read+write) misses 
system.cpu7.dcache.overall_misses::cpu7.data;46052;167377;654;5140;66142;70;number of overall misses 
system.cpu7.dcache.overall_misses::total;46052;167377;654;5140;66142;70;number of overall misses 
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data;2446407695;7707655700;29751748;305199746;2896272482;3084249;number of ReadReq miss cycles 
system.cpu7.dcache.ReadReq_miss_latency::total;2446407695;7707655700;29751748;305199746;2896272482;3084249;number of ReadReq miss cycles 
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data;1017319786;4209851134;14091351;70330798;4249840287;1658982;number of WriteReq miss cycles 
system.cpu7.dcache.WriteReq_miss_latency::total;1017319786;4209851134;14091351;70330798;4249840287;1658982;number of WriteReq miss cycles 
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data;90585485;889925748;1889000;17707000;40770500;617500;number of LoadLockedReq miss cycles 
system.cpu7.dcache.LoadLockedReq_miss_latency::total;90585485;889925748;1889000;17707000;40770500;617500;number of LoadLockedReq miss cycles 
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data;196918779;1140223657;5359940;24414877;34543926;1016989;number of StoreCondReq miss cycles 
system.cpu7.dcache.StoreCondReq_miss_latency::total;196918779;1140223657;5359940;24414877;34543926;1016989;number of StoreCondReq miss cycles 
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data;3898999;1874000;;288000;504000;72000;number of StoreCondFailReq miss cycles 
system.cpu7.dcache.StoreCondFailReq_miss_latency::total;3898999;1874000;;288000;504000;72000;number of StoreCondFailReq miss cycles 
system.cpu7.dcache.demand_miss_latency::cpu7.data;3463727481;11917506834;43843099;375530544;7146112769;4743231;number of demand (read+write) miss cycles 
system.cpu7.dcache.demand_miss_latency::total;3463727481;11917506834;43843099;375530544;7146112769;4743231;number of demand (read+write) miss cycles 
system.cpu7.dcache.overall_miss_latency::cpu7.data;3463727481;11917506834;43843099;375530544;7146112769;4743231;number of overall miss cycles 
system.cpu7.dcache.overall_miss_latency::total;3463727481;11917506834;43843099;375530544;7146112769;4743231;number of overall miss cycles 
system.cpu7.dcache.ReadReq_accesses::cpu7.data;1713779;2922953;37277;295803;1178909;7425;number of ReadReq accesses(hits+misses) 
system.cpu7.dcache.ReadReq_accesses::total;1713779;2922953;37277;295803;1178909;7425;number of ReadReq accesses(hits+misses) 
system.cpu7.dcache.WriteReq_accesses::cpu7.data;934943;1449192;19664;144445;396398;4050;number of WriteReq accesses(hits+misses) 
system.cpu7.dcache.WriteReq_accesses::total;934943;1449192;19664;144445;396398;4050;number of WriteReq accesses(hits+misses) 
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data;17251;38133;384;1254;2006;89;number of LoadLockedReq accesses(hits+misses) 
system.cpu7.dcache.LoadLockedReq_accesses::total;17251;38133;384;1254;2006;89;number of LoadLockedReq accesses(hits+misses) 
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data;16447;36083;378;1216;1956;86;number of StoreCondReq accesses(hits+misses) 
system.cpu7.dcache.StoreCondReq_accesses::total;16447;36083;378;1216;1956;86;number of StoreCondReq accesses(hits+misses) 
system.cpu7.dcache.demand_accesses::cpu7.data;2648722;4372145;56941;440248;1575307;11475;number of demand (read+write) accesses 
system.cpu7.dcache.demand_accesses::total;2648722;4372145;56941;440248;1575307;11475;number of demand (read+write) accesses 
system.cpu7.dcache.overall_accesses::cpu7.data;2648722;4372145;56941;440248;1575307;11475;number of overall (read+write) accesses 
system.cpu7.dcache.overall_accesses::total;2648722;4372145;56941;440248;1575307;11475;number of overall (read+write) accesses 
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data;0.019132;0.035967;0.011750;0.013654;0.023070;0.006195;miss rate for ReadReq accesses 
system.cpu7.dcache.ReadReq_miss_rate::total;0.019132;0.035967;0.011750;0.013654;0.023070;0.006195;miss rate for ReadReq accesses 
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data;0.014187;0.042952;0.010985;0.007622;0.098245;0.005926;miss rate for WriteReq accesses 
system.cpu7.dcache.WriteReq_miss_rate::total;0.014187;0.042952;0.010985;0.007622;0.098245;0.005926;miss rate for WriteReq accesses 
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data;0.078894;0.366743;0.075521;0.212919;0.282154;0.089888;miss rate for LoadLockedReq accesses 
system.cpu7.dcache.LoadLockedReq_miss_rate::total;0.078894;0.366743;0.075521;0.212919;0.282154;0.089888;miss rate for LoadLockedReq accesses 
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data;0.215845;0.519441;0.251323;0.341283;0.292434;0.232558;miss rate for StoreCondReq accesses 
system.cpu7.dcache.StoreCondReq_miss_rate::total;0.215845;0.519441;0.251323;0.341283;0.292434;0.232558;miss rate for StoreCondReq accesses 
system.cpu7.dcache.demand_miss_rate::cpu7.data;0.017386;0.038283;0.011486;0.011675;0.041987;0.006100;miss rate for demand accesses 
system.cpu7.dcache.demand_miss_rate::total;0.017386;0.038283;0.011486;0.011675;0.041987;0.006100;miss rate for demand accesses 
system.cpu7.dcache.overall_miss_rate::cpu7.data;0.017386;0.038283;0.011486;0.011675;0.041987;0.006100;miss rate for overall accesses 
system.cpu7.dcache.overall_miss_rate::total;0.017386;0.038283;0.011486;0.011675;0.041987;0.006100;miss rate for overall accesses 
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data;74612.897859;73314.775851;67926.365297;75563.195345;106488.435988;67048.891304;average ReadReq miss latency 
system.cpu7.dcache.ReadReq_avg_miss_latency::total;74612.897859;73314.775851;67926.365297;75563.195345;106488.435988;67048.891304;average ReadReq miss latency 
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data;76697.812575;67632.476529;65237.736111;63879.017257;109126.958890;69124.250000;average WriteReq miss latency 
system.cpu7.dcache.WriteReq_avg_miss_latency::total;76697.812575;67632.476529;65237.736111;63879.017257;109126.958890;69124.250000;average WriteReq miss latency 
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data;66558.034533;63634.304469;65137.931034;66318.352060;72032.685512;77187.500000;average LoadLockedReq miss latency 
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total;66558.034533;63634.304469;65137.931034;66318.352060;72032.685512;77187.500000;average LoadLockedReq miss latency 
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data;55470.078592;60834.639972;56420.421053;58831.028916;60391.479021;50849.450000;average StoreCondReq miss latency 
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total;55470.078592;60834.639972;56420.421053;58831.028916;60391.479021;50849.450000;average StoreCondReq miss latency 
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data;inf;inf;;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data;75213.399657;71201.579871;67038.377676;73060.417121;108041.981933;67760.442857;average overall miss latency 
system.cpu7.dcache.demand_avg_miss_latency::total;75213.399657;71201.579871;67038.377676;73060.417121;108041.981933;67760.442857;average overall miss latency 
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data;75213.399657;71201.579871;67038.377676;73060.417121;108041.981933;67760.442857;average overall miss latency 
system.cpu7.dcache.overall_avg_miss_latency::total;75213.399657;71201.579871;67038.377676;73060.417121;108041.981933;67760.442857;average overall miss latency 
system.cpu7.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu7.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu7.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu7.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu7.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu7.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu7.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu7.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu7.dcache.writebacks::writebacks;7666;25848;23;737;41151;2;number of writebacks 
system.cpu7.dcache.writebacks::total;7666;25848;23;737;41151;2;number of writebacks 
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data;32788;105131;438;4039;27198;46;number of ReadReq MSHR misses 
system.cpu7.dcache.ReadReq_mshr_misses::total;32788;105131;438;4039;27198;46;number of ReadReq MSHR misses 
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data;13264;62246;216;1101;38944;24;number of WriteReq MSHR misses 
system.cpu7.dcache.WriteReq_mshr_misses::total;13264;62246;216;1101;38944;24;number of WriteReq MSHR misses 
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data;1361;13985;29;267;566;8;number of LoadLockedReq MSHR misses 
system.cpu7.dcache.LoadLockedReq_mshr_misses::total;1361;13985;29;267;566;8;number of LoadLockedReq MSHR misses 
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data;3549;18729;95;415;572;19;number of StoreCondReq MSHR misses 
system.cpu7.dcache.StoreCondReq_mshr_misses::total;3549;18729;95;415;572;19;number of StoreCondReq MSHR misses 
system.cpu7.dcache.demand_mshr_misses::cpu7.data;46052;167377;654;5140;66142;70;number of demand (read+write) MSHR misses 
system.cpu7.dcache.demand_mshr_misses::total;46052;167377;654;5140;66142;70;number of demand (read+write) MSHR misses 
system.cpu7.dcache.overall_mshr_misses::cpu7.data;46052;167377;654;5140;66142;70;number of overall MSHR misses 
system.cpu7.dcache.overall_mshr_misses::total;46052;167377;654;5140;66142;70;number of overall MSHR misses 
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data;1678569305;5241270300;19801252;209276254;2167375518;2053751;number of ReadReq MSHR miss cycles 
system.cpu7.dcache.ReadReq_mshr_miss_latency::total;1678569305;5241270300;19801252;209276254;2167375518;2053751;number of ReadReq MSHR miss cycles 
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data;649753214;2615899866;7454649;40338202;3200283713;891018;number of WriteReq MSHR miss cycles 
system.cpu7.dcache.WriteReq_mshr_miss_latency::total;649753214;2615899866;7454649;40338202;3200283713;891018;number of WriteReq MSHR miss cycles 
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data;59603515;578975252;1235000;11685000;27687500;417500;number of LoadLockedReq MSHR miss cycles 
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total;59603515;578975252;1235000;11685000;27687500;417500;number of LoadLockedReq MSHR miss cycles 
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data;96047221;703081343;2621060;14026123;21303074;501011;number of StoreCondReq MSHR miss cycles 
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total;96047221;703081343;2621060;14026123;21303074;501011;number of StoreCondReq MSHR miss cycles 
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data;2700001;1280000;;200000;350000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total;2700001;1280000;;200000;350000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data;2328322519;7857170166;27255901;249614456;5367659231;2944769;number of demand (read+write) MSHR miss cycles 
system.cpu7.dcache.demand_mshr_miss_latency::total;2328322519;7857170166;27255901;249614456;5367659231;2944769;number of demand (read+write) MSHR miss cycles 
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data;2328322519;7857170166;27255901;249614456;5367659231;2944769;number of overall MSHR miss cycles 
system.cpu7.dcache.overall_mshr_miss_latency::total;2328322519;7857170166;27255901;249614456;5367659231;2944769;number of overall MSHR miss cycles 
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::cpu7.data;10120000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total;10120000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::cpu7.data;1041704000;829212000;25080000;55460000;73153000;5500000;number of WriteReq MSHR uncacheable cycles 
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total;1041704000;829212000;25080000;55460000;73153000;5500000;number of WriteReq MSHR uncacheable cycles 
system.cpu7.dcache.overall_mshr_uncacheable_latency::cpu7.data;1051824000;829212000;25080000;55460000;73153000;5500000;number of overall MSHR uncacheable cycles 
system.cpu7.dcache.overall_mshr_uncacheable_latency::total;1051824000;829212000;25080000;55460000;73153000;5500000;number of overall MSHR uncacheable cycles 
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data;0.019132;0.035967;0.011750;0.013654;0.023070;0.006195;mshr miss rate for ReadReq accesses 
system.cpu7.dcache.ReadReq_mshr_miss_rate::total;0.019132;0.035967;0.011750;0.013654;0.023070;0.006195;mshr miss rate for ReadReq accesses 
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data;0.014187;0.042952;0.010985;0.007622;0.098245;0.005926;mshr miss rate for WriteReq accesses 
system.cpu7.dcache.WriteReq_mshr_miss_rate::total;0.014187;0.042952;0.010985;0.007622;0.098245;0.005926;mshr miss rate for WriteReq accesses 
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data;0.078894;0.366743;0.075521;0.212919;0.282154;0.089888;mshr miss rate for LoadLockedReq accesses 
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total;0.078894;0.366743;0.075521;0.212919;0.282154;0.089888;mshr miss rate for LoadLockedReq accesses 
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data;0.215784;0.519053;0.251323;0.341283;0.292434;0.220930;mshr miss rate for StoreCondReq accesses 
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total;0.215784;0.519053;0.251323;0.341283;0.292434;0.220930;mshr miss rate for StoreCondReq accesses 
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data;0.017386;0.038283;0.011486;0.011675;0.041987;0.006100;mshr miss rate for demand accesses 
system.cpu7.dcache.demand_mshr_miss_rate::total;0.017386;0.038283;0.011486;0.011675;0.041987;0.006100;mshr miss rate for demand accesses 
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data;0.017386;0.038283;0.011486;0.011675;0.041987;0.006100;mshr miss rate for overall accesses 
system.cpu7.dcache.overall_mshr_miss_rate::total;0.017386;0.038283;0.011486;0.011675;0.041987;0.006100;mshr miss rate for overall accesses 
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data;51194.623185;49854.660376;45208.337900;51813.878188;79688.782925;44646.760870;average ReadReq mshr miss latency 
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total;51194.623185;49854.660376;45208.337900;51813.878188;79688.782925;44646.760870;average ReadReq mshr miss latency 
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data;48986.219391;42025.188221;34512.263889;36637.785649;82176.553847;37125.750000;average WriteReq mshr miss latency 
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total;48986.219391;42025.188221;34512.263889;36637.785649;82176.553847;37125.750000;average WriteReq mshr miss latency 
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data;43793.912564;41399.731999;42586.206897;43764.044944;48917.844523;52187.500000;average LoadLockedReq mshr miss latency 
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total;43793.912564;41399.731999;42586.206897;43764.044944;48917.844523;52187.500000;average LoadLockedReq mshr miss latency 
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data;27063.178642;37539.716109;27590.105263;33797.886747;37243.136364;26369;average StoreCondReq mshr miss latency 
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total;27063.178642;37539.716109;27590.105263;33797.886747;37243.136364;26369;average StoreCondReq mshr miss latency 
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data;inf;inf;;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data;50558.553787;46942.950142;41675.689602;48563.123735;81153.567038;42068.128571;average overall mshr miss latency 
system.cpu7.dcache.demand_avg_mshr_miss_latency::total;50558.553787;46942.950142;41675.689602;48563.123735;81153.567038;42068.128571;average overall mshr miss latency 
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data;50558.553787;46942.950142;41675.689602;48563.123735;81153.567038;42068.128571;average overall mshr miss latency 
system.cpu7.dcache.overall_avg_mshr_miss_latency::total;50558.553787;46942.950142;41675.689602;48563.123735;81153.567038;42068.128571;average overall mshr miss latency 
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu7.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu7.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::cpu7.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu7.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
