#if (defined(DUMMYCPU) && !defined(__DUMMYCPU__H)) || (!defined(DUMMYCPU) && !defined(__CPU__H))
#ifdef DUMMYCPU
#define __DUMMYCPU__H
#else
#define __CPU__H
#endif

#include "pch.h"
#include "Utilities/ISerializable.h"
#include "NesTypes.h"
#include "Shared/MemoryOperationType.h"

enum class ConsoleRegion;
class NesConsole;
class NesMemoryManager;
class DummyNesCpu;
class Emulator;

/// <summary>
/// NES CPU emulator - Ricoh 2A03/2A07 (6502 variant) implementation.
/// Cycle-accurate emulation including DMA, IRQ timing, and all undocumented opcodes.
/// </summary>
/// <remarks>
/// The 2A03 (NTSC) / 2A07 (PAL) is a modified MOS 6502:
/// - 8-bit data bus, 16-bit address space (64KB)
/// - 6 8-bit registers: A (accumulator), X, Y (index), S (stack), P (status), PC (16-bit)
/// - 256-byte stack at $0100-$01FF
/// - Decimal mode disabled (BCD flag ignored)
/// - Integrated APU (Audio Processing Unit)
///
/// **Memory Map:**
/// - $0000-$07FF: 2KB internal RAM (mirrored 4x to $1FFF)
/// - $2000-$2007: PPU registers (mirrored every 8 bytes to $3FFF)
/// - $4000-$4017: APU and I/O registers
/// - $4018-$FFFF: Cartridge space (PRG ROM/RAM)
///
/// **Interrupts:**
/// - NMI ($FFFA): Non-maskable, triggered by PPU V-blank
/// - RESET ($FFFC): Power-on/reset vector
/// - IRQ/BRK ($FFFE): Maskable interrupt / software breakpoint
///
/// **DMA:**
/// - Sprite DMA ($4014): Copies 256 bytes to OAM, halts CPU for 513-514 cycles
/// - DMC DMA: APU delta modulation fetches, halts CPU for 4 cycles each
///
/// **Timing:**
/// - NTSC: 1.789773 MHz (341 PPU dots per 113.67 CPU cycles)
/// - PAL: 1.662607 MHz (341 PPU dots per 106.56 CPU cycles)
/// - Dendy: 1.773448 MHz
///
/// **Undocumented Opcodes:**
/// All unofficial opcodes are emulated for compatibility with unlicensed games.
/// </remarks>
class NesCpu : public ISerializable {
public:
	static constexpr uint16_t NMIVector = 0xFFFA;    ///< Non-maskable interrupt vector
	static constexpr uint16_t ResetVector = 0xFFFC; ///< Reset/power-on vector
	static constexpr uint16_t IRQVector = 0xFFFE;   ///< IRQ/BRK vector

private:
	typedef void (NesCpu::*Func)();  ///< Instruction handler function pointer

	uint64_t _masterClock;        ///< Master clock counter
	uint8_t _ppuOffset;           ///< PPU alignment offset (NTSC/PAL timing)
	uint8_t _startClockCount;     ///< Cycles at instruction start
	uint8_t _endClockCount;       ///< Cycles at instruction end
	uint16_t _operand;            ///< Current instruction operand address

	Func _opTable[256];                ///< Opcode handler table (all 256 opcodes)
	NesAddrMode _addrMode[256];        ///< Addressing mode per opcode
	NesAddrMode _instAddrMode;         ///< Current instruction's addressing mode

	// DMA state
	bool _needHalt = false;            ///< CPU halt requested (DMA pending)
	bool _spriteDmaTransfer = false;   ///< Sprite OAM DMA in progress
	bool _dmcDmaRunning = false;       ///< DMC sample fetch in progress
	bool _abortDmcDma = false;         ///< Cancel DMC DMA (register write)
	bool _needDummyRead = false;       ///< DMA alignment dummy read needed
	uint8_t _spriteDmaOffset;          ///< Current OAM DMA byte offset

	bool _cpuWrite = false;            ///< Currently in write cycle (for DMC DMA timing)

	uint8_t _irqMask;                  ///< IRQ source enable mask

	NesCpuState _state;                ///< CPU registers (A, X, Y, SP, PC, P)
	NesConsole* _console;              ///< Parent console
	NesMemoryManager* _memoryManager;  ///< Memory bus interface
	Emulator* _emu;                    ///< Emulator for debugger hooks

	// Interrupt edge detection
	bool _prevRunIrq = false;          ///< Previous IRQ state
	bool _runIrq = false;              ///< IRQ pending this cycle

	bool _prevNmiFlag = false;         ///< Previous NMI line state
	bool _prevNeedNmi = false;         ///< Previous NMI pending
	bool _needNmi = false;             ///< NMI pending

	uint64_t _hideCrashWarning = 0;    ///< Suppress crash warning until this cycle
	bool _isDmcDmaRead = false;        ///< Current read is DMC DMA

	// Cycle-accurate execution helpers
	__forceinline void StartCpuCycle(bool forRead);
	__forceinline void ProcessPendingDma(uint16_t readAddress, MemoryOperationType opType);
	uint8_t ProcessDmaRead(uint16_t addr, uint16_t& prevReadAddress, bool enableInternalRegReads, bool isNesBehavior);
	__forceinline uint16_t FetchOperand();
	__forceinline void EndCpuCycle(bool forRead);
	void IRQ();

	/// Fetch opcode at PC and increment PC
	uint8_t GetOPCode() {
		uint8_t opCode = MemoryRead(_state.PC, MemoryOperationType::ExecOpCode);
		_state.PC++;
		return opCode;
	}

	/// Perform dummy read at PC (consumed cycle, value discarded)
	void DummyRead() {
		MemoryRead(_state.PC, MemoryOperationType::DummyRead);
	}

	uint8_t ReadByte() {
		uint8_t value = MemoryRead(_state.PC, MemoryOperationType::ExecOperand);
		_state.PC++;
		return value;
	}

	uint16_t ReadWord() {
		uint8_t low = ReadByte();
		uint8_t high = ReadByte();
		return (high << 8) | low;
	}

	void ClearFlags(uint8_t flags) {
		_state.PS &= ~flags;
	}

	void SetFlags(uint8_t flags) {
		_state.PS |= flags;
	}

	bool CheckFlag(uint8_t flag) {
		return (_state.PS & flag) == flag;
	}

	void SetZeroNegativeFlags(uint8_t value) {
		// Branchless: PSFlags::Negative = 0x80 maps directly to bit 7 of value
		_state.PS |= (value == 0) ? PSFlags::Zero : 0;
		_state.PS |= (value & 0x80); // Negative flag
	}

	bool CheckPageCrossed(uint16_t valA, int8_t valB) {
		return ((valA + valB) & 0xFF00) != (valA & 0xFF00);
	}

	bool CheckPageCrossed(uint16_t valA, uint8_t valB) {
		return ((valA + valB) & 0xFF00) != (valA & 0xFF00);
	}

	void MemoryWrite(uint16_t addr, uint8_t value, MemoryOperationType operationType = MemoryOperationType::Write);
	uint8_t MemoryRead(uint16_t addr, MemoryOperationType operationType = MemoryOperationType::Read);

	uint16_t MemoryReadWord(uint16_t addr, MemoryOperationType operationType = MemoryOperationType::Read) {
		uint8_t lo = MemoryRead(addr, operationType);
		uint8_t hi = MemoryRead(addr + 1, operationType);
		return lo | hi << 8;
	}

	void SetRegister(uint8_t& reg, uint8_t value) {
		ClearFlags(PSFlags::Zero | PSFlags::Negative);
		SetZeroNegativeFlags(value);
		reg = value;
	}

	void Push(uint8_t value) {
		MemoryWrite(SP() + 0x100, value);
		SetSP(SP() - 1);
	}

	void Push(uint16_t value) {
		Push((uint8_t)(value >> 8));
		Push((uint8_t)value);
	}

	uint8_t Pop() {
		SetSP(SP() + 1);
		return MemoryRead(0x100 + SP());
	}

	uint16_t PopWord() {
		uint8_t lo = Pop();
		uint8_t hi = Pop();

		return lo | hi << 8;
	}

	uint8_t A() { return _state.A; }
	void SetA(uint8_t value) { SetRegister(_state.A, value); }
	uint8_t X() { return _state.X; }
	void SetX(uint8_t value) { SetRegister(_state.X, value); }
	uint8_t Y() { return _state.Y; }
	void SetY(uint8_t value) { SetRegister(_state.Y, value); }
	uint8_t SP() { return _state.SP; }
	void SetSP(uint8_t value) { _state.SP = value; }
	uint8_t PS() { return _state.PS; }
	void SetPS(uint8_t value) { _state.PS = value & 0xCF; }
	uint16_t PC() { return _state.PC; }
	void SetPC(uint16_t value) { _state.PC = value; }

	uint16_t GetOperand() {
		return _operand;
	}

	uint8_t GetOperandValue() {
		if (_instAddrMode >= NesAddrMode::Zero) {
			return MemoryRead(GetOperand());
		} else {
			return (uint8_t)GetOperand();
		}
	}

	uint16_t GetIndAddr() { return ReadWord(); }
	uint8_t GetImmediate() { return ReadByte(); }
	uint8_t GetZeroAddr() { return ReadByte(); }
	uint8_t GetZeroXAddr() {
		uint8_t value = ReadByte();
		MemoryRead(value, MemoryOperationType::DummyRead); // Dummy read
		return value + X();
	}
	uint8_t GetZeroYAddr() {
		uint8_t value = ReadByte();
		MemoryRead(value, MemoryOperationType::DummyRead); // Dummy read
		return value + Y();
	}
	uint16_t GetAbsAddr() { return ReadWord(); }

	uint16_t GetAbsXAddr(bool dummyRead = true) {
		uint16_t baseAddr = ReadWord();
		bool pageCrossed = CheckPageCrossed(baseAddr, X());

		if (pageCrossed || dummyRead) {
			// Dummy read done by the processor (only when page is crossed for READ instructions)
			MemoryRead(baseAddr + X() - (pageCrossed ? 0x100 : 0), MemoryOperationType::DummyRead);
		}
		return baseAddr + X();
	}

	uint16_t GetAbsYAddr(bool dummyRead = true) {
		uint16_t baseAddr = ReadWord();
		bool pageCrossed = CheckPageCrossed(baseAddr, Y());

		if (pageCrossed || dummyRead) {
			// Dummy read done by the processor (only when page is crossed for READ instructions)
			MemoryRead(baseAddr + Y() - (pageCrossed ? 0x100 : 0), MemoryOperationType::DummyRead);
		}

		return baseAddr + Y();
	}

	uint16_t GetInd() {
		uint16_t addr = GetOperand();
		if ((addr & 0xFF) == 0xFF) {
			uint8_t lo = MemoryRead(addr);
			uint8_t hi = MemoryRead(addr - 0xFF);
			return (lo | hi << 8);
		} else {
			return MemoryReadWord(addr);
		}
	}

	uint16_t GetIndXAddr() {
		uint8_t zero = ReadByte();

		// Dummy read
		MemoryRead(zero, MemoryOperationType::DummyRead);

		zero += X();

		uint16_t addr;
		if (zero == 0xFF) {
			uint8_t lo = MemoryRead(0xFF);
			uint8_t hi = MemoryRead(0x00);
			addr = lo | hi << 8;
		} else {
			addr = MemoryReadWord(zero);
		}
		return addr;
	}

	uint16_t GetIndYAddr(bool dummyRead = true) {
		uint8_t zero = ReadByte();

		uint16_t addr;
		if (zero == 0xFF) {
			uint8_t lo = MemoryRead(0xFF);
			uint8_t hi = MemoryRead(0x00);
			addr = lo | hi << 8;
		} else {
			addr = MemoryReadWord(zero);
		}

		bool pageCrossed = CheckPageCrossed(addr, Y());
		if (pageCrossed || dummyRead) {
			// Dummy read done by the processor (only when page is crossed for READ instructions)
			MemoryRead(addr + Y() - (pageCrossed ? 0x100 : 0), MemoryOperationType::DummyRead);
		}
		return addr + Y();
	}

	void AND() { SetA(A() & GetOperandValue()); }
	void EOR() { SetA(A() ^ GetOperandValue()); }
	void ORA() { SetA(A() | GetOperandValue()); }

	void ADD(uint8_t value) {
		uint16_t result = (uint16_t)A() + (uint16_t)value + (CheckFlag(PSFlags::Carry) ? PSFlags::Carry : 0x00);

		ClearFlags(PSFlags::Carry | PSFlags::Negative | PSFlags::Overflow | PSFlags::Zero);
		SetZeroNegativeFlags((uint8_t)result);
		// Branchless Overflow and Carry
		_state.PS |= (~(A() ^ value) & (A() ^ result) & 0x80) ? PSFlags::Overflow : 0;
		_state.PS |= (result > 0xFF) ? PSFlags::Carry : 0;
		SetA((uint8_t)result);
	}

	void ADC() { ADD(GetOperandValue()); }
	void SBC() { ADD(GetOperandValue() ^ 0xFF); }

	void CMP(uint8_t reg, uint8_t value) {
		ClearFlags(PSFlags::Carry | PSFlags::Negative | PSFlags::Zero);

		auto result = reg - value;

		// Branchless flag setting
		_state.PS |= (reg >= value) ? PSFlags::Carry : 0;
		_state.PS |= ((uint8_t)result == 0) ? PSFlags::Zero : 0;
		_state.PS |= (result & 0x80); // Negative=0x80 maps directly to bit 7
	}

	void CPA() { CMP(A(), GetOperandValue()); }
	void CPX() { CMP(X(), GetOperandValue()); }
	void CPY() { CMP(Y(), GetOperandValue()); }

	void INC() {
		uint16_t addr = GetOperand();
		ClearFlags(PSFlags::Negative | PSFlags::Zero);
		uint8_t value = MemoryRead(addr);

		MemoryWrite(addr, value, MemoryOperationType::DummyWrite); // Dummy write

		value++;
		SetZeroNegativeFlags(value);
		MemoryWrite(addr, value);
	}

	void DEC() {
		uint16_t addr = GetOperand();
		ClearFlags(PSFlags::Negative | PSFlags::Zero);
		uint8_t value = MemoryRead(addr);
		MemoryWrite(addr, value, MemoryOperationType::DummyWrite); // Dummy write

		value--;
		SetZeroNegativeFlags(value);
		MemoryWrite(addr, value);
	}

	uint8_t ASL(uint8_t value) {
		ClearFlags(PSFlags::Carry | PSFlags::Negative | PSFlags::Zero);
		// Branchless: bit 7 shifted to Carry position (Carry=0x01)
		_state.PS |= (value >> 7); // PSFlags::Carry = 0x01

		uint8_t result = value << 1;
		SetZeroNegativeFlags(result);
		return result;
	}

	uint8_t LSR(uint8_t value) {
		ClearFlags(PSFlags::Carry | PSFlags::Negative | PSFlags::Zero);
		// Branchless: bit 0 maps directly to Carry (Carry=0x01)
		_state.PS |= (value & 0x01);

		uint8_t result = value >> 1;
		SetZeroNegativeFlags(result);
		return result;
	}

	uint8_t ROL(uint8_t value) {
		bool carryFlag = CheckFlag(PSFlags::Carry);
		ClearFlags(PSFlags::Carry | PSFlags::Negative | PSFlags::Zero);

		// Branchless: bit 7 shifted to Carry position (Carry=0x01)
		_state.PS |= (value >> 7);

		uint8_t result = (value << 1 | (carryFlag ? 0x01 : 0x00));
		SetZeroNegativeFlags(result);
		return result;
	}

	uint8_t ROR(uint8_t value) {
		bool carryFlag = CheckFlag(PSFlags::Carry);
		ClearFlags(PSFlags::Carry | PSFlags::Negative | PSFlags::Zero);
		// Branchless: bit 0 maps directly to Carry (Carry=0x01)
		_state.PS |= (value & 0x01);

		uint8_t result = (value >> 1 | (carryFlag ? 0x80 : 0x00));
		SetZeroNegativeFlags(result);
		return result;
	}

	void ASLAddr() {
		uint16_t addr = GetOperand();
		uint8_t value = MemoryRead(addr);
		MemoryWrite(addr, value, MemoryOperationType::DummyWrite); // Dummy write
		MemoryWrite(addr, ASL(value));
	}

	void LSRAddr() {
		uint16_t addr = GetOperand();
		uint8_t value = MemoryRead(addr);
		MemoryWrite(addr, value, MemoryOperationType::DummyWrite); // Dummy write
		MemoryWrite(addr, LSR(value));
	}

	void ROLAddr() {
		uint16_t addr = GetOperand();
		uint8_t value = MemoryRead(addr);
		MemoryWrite(addr, value, MemoryOperationType::DummyWrite); // Dummy write
		MemoryWrite(addr, ROL(value));
	}

	void RORAddr() {
		uint16_t addr = GetOperand();
		uint8_t value = MemoryRead(addr);
		MemoryWrite(addr, value, MemoryOperationType::DummyWrite); // Dummy write
		MemoryWrite(addr, ROR(value));
	}

	void JMP(uint16_t addr) {
		SetPC(addr);
	}

	void BranchRelative(bool branch) {
		int8_t offset = (int8_t)GetOperand();
		if (branch) {
			//"a taken non-page-crossing branch ignores IRQ/NMI during its last clock, so that next instruction executes before the IRQ"
			// Fixes "branch_delays_irq" test
			if (_runIrq && !_prevRunIrq) {
				_runIrq = false;
			}
			DummyRead();

			if (CheckPageCrossed(PC(), offset)) {
				DummyRead();
			}

			SetPC(PC() + offset);
		}
	}

	void BIT() {
		uint8_t value = GetOperandValue();
		ClearFlags(PSFlags::Zero | PSFlags::Overflow | PSFlags::Negative);
		// Branchless: Overflow=0x40 and Negative=0x80 map directly to bits 6 and 7
		_state.PS |= ((A() & value) == 0) ? PSFlags::Zero : 0;
		_state.PS |= (value & 0x40); // Overflow=0x40 maps directly
		_state.PS |= (value & 0x80); // Negative=0x80 maps directly
	}

	// OP Codes
	void LDA() { SetA(GetOperandValue()); }
	void LDX() { SetX(GetOperandValue()); }
	void LDY() { SetY(GetOperandValue()); }

	void STA() { MemoryWrite(GetOperand(), A()); }
	void STX() { MemoryWrite(GetOperand(), X()); }
	void STY() { MemoryWrite(GetOperand(), Y()); }

	void TAX() { SetX(A()); }
	void TAY() { SetY(A()); }
	void TSX() { SetX(SP()); }
	void TXA() { SetA(X()); }
	void TXS() { SetSP(X()); }
	void TYA() { SetA(Y()); }

	void PHA() { Push(A()); }
	void PHP() {
		uint8_t flags = PS() | PSFlags::Break | PSFlags::Reserved;
		Push((uint8_t)flags);
	}
	void PLA() {
		DummyRead();
		SetA(Pop());
	}
	void PLP() {
		DummyRead();
		SetPS(Pop());
	}

	void INX() { SetX(X() + 1); }
	void INY() { SetY(Y() + 1); }

	void DEX() { SetX(X() - 1); }
	void DEY() { SetY(Y() - 1); }

	void ASL_Acc() { SetA(ASL(A())); }
	void ASL_Memory() { ASLAddr(); }

	void LSR_Acc() { SetA(LSR(A())); }
	void LSR_Memory() { LSRAddr(); }

	void ROL_Acc() { SetA(ROL(A())); }
	void ROL_Memory() { ROLAddr(); }

	void ROR_Acc() { SetA(ROR(A())); }
	void ROR_Memory() { RORAddr(); }

	void JMP_Abs() {
		JMP(GetOperand());
	}
	void JMP_Ind() { JMP(GetInd()); }

	void JSR() {
		uint8_t lo = ReadByte();
		DummyRead();
		Push(PC());
		uint16_t addr = (ReadByte() << 8) | lo;
		JMP(addr);
	}

	void RTS() {
		DummyRead();
		uint16_t addr = PopWord();
		DummyRead();
		SetPC(addr + 1);
	}

	void BCC() {
		BranchRelative(!CheckFlag(PSFlags::Carry));
	}

	void BCS() {
		BranchRelative(CheckFlag(PSFlags::Carry));
	}

	void BEQ() {
		BranchRelative(CheckFlag(PSFlags::Zero));
	}

	void BMI() {
		BranchRelative(CheckFlag(PSFlags::Negative));
	}

	void BNE() {
		BranchRelative(!CheckFlag(PSFlags::Zero));
	}

	void BPL() {
		BranchRelative(!CheckFlag(PSFlags::Negative));
	}

	void BVC() {
		BranchRelative(!CheckFlag(PSFlags::Overflow));
	}

	void BVS() {
		BranchRelative(CheckFlag(PSFlags::Overflow));
	}

	void CLC() { ClearFlags(PSFlags::Carry); }
	void CLD() { ClearFlags(PSFlags::Decimal); }
	void CLI() { ClearFlags(PSFlags::Interrupt); }
	void CLV() { ClearFlags(PSFlags::Overflow); }
	void SEC() { SetFlags(PSFlags::Carry); }
	void SED() { SetFlags(PSFlags::Decimal); }
	void SEI() { SetFlags(PSFlags::Interrupt); }

	void BRK();

	void RTI() {
		DummyRead();
		SetPS(Pop());
		SetPC(PopWord());
	}

	void NOP() {
		// Make sure the nop operation takes as many cycles as meant to
		GetOperandValue();
	}

	// Unofficial OpCodes
	void SLO() {
		// ASL & ORA
		uint8_t value = GetOperandValue();
		MemoryWrite(GetOperand(), value, MemoryOperationType::DummyWrite); // Dummy write
		uint8_t shiftedValue = ASL(value);
		SetA(A() | shiftedValue);
		MemoryWrite(GetOperand(), shiftedValue);
	}

	void SRE() {
		// ROL & AND
		uint8_t value = GetOperandValue();
		MemoryWrite(GetOperand(), value, MemoryOperationType::DummyWrite); // Dummy write
		uint8_t shiftedValue = LSR(value);
		SetA(A() ^ shiftedValue);
		MemoryWrite(GetOperand(), shiftedValue);
	}

	void RLA() {
		// LSR & EOR
		uint8_t value = GetOperandValue();
		MemoryWrite(GetOperand(), value, MemoryOperationType::DummyWrite); // Dummy write
		uint8_t shiftedValue = ROL(value);
		SetA(A() & shiftedValue);
		MemoryWrite(GetOperand(), shiftedValue);
	}

	void RRA() {
		// ROR & ADC
		uint8_t value = GetOperandValue();
		MemoryWrite(GetOperand(), value, MemoryOperationType::DummyWrite); // Dummy write
		uint8_t shiftedValue = ROR(value);
		ADD(shiftedValue);
		MemoryWrite(GetOperand(), shiftedValue);
	}

	void SAX() {
		// STA & STX
		MemoryWrite(GetOperand(), A() & X());
	}

	void LAX() {
		// LDA & LDX
		uint8_t value = GetOperandValue();
		SetX(value);
		SetA(value);
	}

	void DCP() {
		// DEC & CMP
		uint8_t value = GetOperandValue();
		MemoryWrite(GetOperand(), value, MemoryOperationType::DummyWrite); // Dummy write
		value--;
		CMP(A(), value);
		MemoryWrite(GetOperand(), value);
	}

	void ISB() {
		// INC & SBC
		uint8_t value = GetOperandValue();
		MemoryWrite(GetOperand(), value, MemoryOperationType::DummyWrite); // Dummy write
		value++;
		ADD(value ^ 0xFF);
		MemoryWrite(GetOperand(), value);
	}

	void AAC() {
		SetA(A() & GetOperandValue());

		ClearFlags(PSFlags::Carry);
		if (CheckFlag(PSFlags::Negative)) {
			SetFlags(PSFlags::Carry);
		}
	}

	void ASR() {
		ClearFlags(PSFlags::Carry);
		SetA(A() & GetOperandValue());
		if (A() & 0x01) {
			SetFlags(PSFlags::Carry);
		}
		SetA(A() >> 1);
	}

	void ARR() {
		SetA(((A() & GetOperandValue()) >> 1) | (CheckFlag(PSFlags::Carry) ? 0x80 : 0x00));
		ClearFlags(PSFlags::Carry | PSFlags::Overflow);
		if (A() & 0x40) {
			SetFlags(PSFlags::Carry);
		}
		if ((CheckFlag(PSFlags::Carry) ? 0x01 : 0x00) ^ ((A() >> 5) & 0x01)) {
			SetFlags(PSFlags::Overflow);
		}
	}

	void ATX() {
		// LDA & TAX
		uint8_t value = GetOperandValue();
		SetA(value); // LDA
		SetX(A());   // TAX
		SetA(A());   // Update flags based on A
	}

	void AXS() {
		// CMP & DEX
		uint8_t opValue = GetOperandValue();
		uint8_t value = (A() & X()) - opValue;

		ClearFlags(PSFlags::Carry);
		if ((A() & X()) >= opValue) {
			SetFlags(PSFlags::Carry);
		}

		SetX(value);
	}

	void SyaSxaAxa(uint16_t baseAddr, uint8_t indexReg, uint8_t valueReg) {
		// See thread/test rom: https://forums.nesdev.org/viewtopic.php?p=297765
		bool pageCrossed = CheckPageCrossed(baseAddr, indexReg);

		// Dummy read
		uint64_t cyc = _state.CycleCount;
		MemoryRead(baseAddr + indexReg - (pageCrossed ? 0x100 : 0), MemoryOperationType::DummyRead);

		bool hadDma = false;
		if (_state.CycleCount - cyc > 1) {
			// Dummy read took more than 1 cycle, so it was interrupted by a DMA
			hadDma = true;
		}

		uint16_t operand = baseAddr + indexReg;

		uint8_t addrHigh = operand >> 8;
		uint8_t addrLow = operand & 0xFF;
		if (pageCrossed) {
			// When a page is crossed, the address written to is ANDed with the register
			addrHigh &= valueReg;
		}

		// When a DMA interrupts the instruction right before the dummy read cycle,
		// the value written is not ANDed with the MSB of the address
		uint8_t value = hadDma ? valueReg : (valueReg & ((baseAddr >> 8) + 1));

		MemoryWrite((addrHigh << 8) | addrLow, value);
	}

	void SHY() {
		SyaSxaAxa(ReadWord(), X(), Y());
	}

	void SHX() {
		SyaSxaAxa(ReadWord(), Y(), X());
	}

	void SHAA() {
		SyaSxaAxa(ReadWord(), Y(), X() & A());
	}

	void SHAZ() {
		uint8_t zero = ReadByte();

		uint16_t baseAddr;
		if (zero == 0xFF) {
			uint8_t lo = MemoryRead(0xFF);
			uint8_t hi = MemoryRead(0x00);
			baseAddr = lo | hi << 8;
		} else {
			baseAddr = MemoryReadWord(zero);
		}

		SyaSxaAxa(baseAddr, Y(), X() & A());
	}

	void TAS() {
		// Same as "SHA abs, y", but also sets SP = A & X
		SHAA();
		SetSP(X() & A());
	}

	// Unimplemented/Incorrect Unofficial OP codes
	void HLT();

	void ANE() {
		uint8_t imm = GetOperandValue();
		SetA((A() | 0xEE) & X() & imm);
	}

	void LAS() {
		//"AND memory with stack pointer, transfer result to accumulator, X register and stack pointer."
		uint8_t value = GetOperandValue();
		SetA(value & SP());
		SetX(A());
		SetSP(A());
	}

protected:
	void Serialize(Serializer& s) override;

public:
	NesCpu(NesConsole* console);
	virtual ~NesCpu() = default;

	[[nodiscard]] uint64_t GetCycleCount() { return _state.CycleCount; }
	void SetMasterClockDivider(ConsoleRegion region);
	void SetNmiFlag() { _state.NmiFlag = true; }
	void ClearNmiFlag() { _state.NmiFlag = false; }
	void SetIrqMask(uint8_t mask) { _irqMask = mask; }
	void SetIrqSource(IRQSource source) { _state.IrqFlag |= (int)source; }
	[[nodiscard]] bool HasIrqSource(IRQSource source) { return (_state.IrqFlag & (int)source) != 0; }
	void ClearIrqSource(IRQSource source) { _state.IrqFlag &= ~(int)source; }

	void RunDMATransfer(uint8_t offsetValue);
	void StartDmcTransfer();
	void StopDmcTransfer();

	[[nodiscard]] bool IsCpuWrite() { return _cpuWrite; }
	[[nodiscard]] bool IsDmcDma() { return _isDmcDmaRead; }

	void Reset(bool softReset, ConsoleRegion region);
	void Exec();

	NesCpuState& GetState() {
		return _state;
	}

	[[nodiscard]] uint16_t GetPC() { return _state.PC; }

	void SetState(NesCpuState state) {
		uint16_t originalPc = state.PC;
		_state = state;
		state.PC = originalPc;
	}

#ifdef DUMMYCPU
#undef NesCpu
private:
	uint32_t _memOpCounter = 0;
	MemoryOperationInfo _memOperations[10] = {};

public:
	void SetDummyState(NesCpu* c);
	uint32_t GetOperationCount();
	void LogMemoryOperation(uint32_t addr, uint8_t value, MemoryOperationType type);
	MemoryOperationInfo GetOperationInfo(uint32_t index);
#else
	friend DummyNesCpu;
#endif
};

#endif
