{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518651735986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518651735986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 17:42:15 2018 " "Processing started: Wed Feb 14 17:42:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518651735986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518651735986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rippleCarry -c rippleCarry " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rippleCarry -c rippleCarry" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518651735986 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1518651736504 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rippleCarry_7_1200mv_85c_slow.svo E:/Lab-4/Ripple Carry/simulation/modelsim/ simulation " "Generated file rippleCarry_7_1200mv_85c_slow.svo in folder \"E:/Lab-4/Ripple Carry/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518651737165 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1518651737196 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rippleCarry_7_1200mv_0c_slow.svo E:/Lab-4/Ripple Carry/simulation/modelsim/ simulation " "Generated file rippleCarry_7_1200mv_0c_slow.svo in folder \"E:/Lab-4/Ripple Carry/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518651737321 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1518651737352 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rippleCarry_min_1200mv_0c_fast.svo E:/Lab-4/Ripple Carry/simulation/modelsim/ simulation " "Generated file rippleCarry_min_1200mv_0c_fast.svo in folder \"E:/Lab-4/Ripple Carry/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518651738260 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1518651738291 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rippleCarry.svo E:/Lab-4/Ripple Carry/simulation/modelsim/ simulation " "Generated file rippleCarry.svo in folder \"E:/Lab-4/Ripple Carry/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518651738416 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rippleCarry_7_1200mv_85c_v_slow.sdo E:/Lab-4/Ripple Carry/simulation/modelsim/ simulation " "Generated file rippleCarry_7_1200mv_85c_v_slow.sdo in folder \"E:/Lab-4/Ripple Carry/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518651738525 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rippleCarry_7_1200mv_0c_v_slow.sdo E:/Lab-4/Ripple Carry/simulation/modelsim/ simulation " "Generated file rippleCarry_7_1200mv_0c_v_slow.sdo in folder \"E:/Lab-4/Ripple Carry/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518651738696 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rippleCarry_min_1200mv_0c_v_fast.sdo E:/Lab-4/Ripple Carry/simulation/modelsim/ simulation " "Generated file rippleCarry_min_1200mv_0c_v_fast.sdo in folder \"E:/Lab-4/Ripple Carry/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518651738884 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rippleCarry_v.sdo E:/Lab-4/Ripple Carry/simulation/modelsim/ simulation " "Generated file rippleCarry_v.sdo in folder \"E:/Lab-4/Ripple Carry/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518651739024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518651739167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 17:42:19 2018 " "Processing ended: Wed Feb 14 17:42:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518651739167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518651739167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518651739167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518651739167 ""}
