<!DOCTYPE html>
<html class="writer-html5" lang="en">
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Minimal NDK application &mdash; Minimal NDK Application Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="_static/pygments.css" />
      <link rel="stylesheet" type="text/css" href="_static/css/theme_overrides.css" />

  
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="_static/doctools.js"></script>
        <script src="_static/sphinx_highlight.js"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="How to start" href="ndk_core/doc/how_to_start.html" />
    <link rel="prev" title="Documentation of Minimal NDK Application" href="index.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="index.html" class="icon icon-home">
            Minimal NDK Application Docs
          </a>
              <div class="version">
                Git branch: devel, <br> Git hash: f7fc49e0
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">Minimal NDK application</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#the-memory-testers">The Memory Testers</a></li>
<li class="toctree-l2"><a class="reference internal" href="#the-application-mi-offsets">The application MI offsets</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_core/intel/readme.html">NDK architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="ofm_doc/build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="ofm_doc/base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="ofm_doc/ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="ofm_doc/mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="ofm_doc/mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="ofm_doc/mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="ofm_doc/nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="ofm_doc/pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="ofm_doc/debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="ofm_doc/ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">Minimal NDK Application Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">Minimal NDK application</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/app-minimal.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="minimal-ndk-application">
<span id="ndk-app-minimal"></span><h1>Minimal NDK application<a class="headerlink" href="#minimal-ndk-application" title="Permalink to this heading"></a></h1>
<p>The NDK-based Minimal application is a simple example of how to build an FPGA application using the NDK. It can also be a starting point for your NDK-based application. The NDK-based Minimal application does not process network packets in any way; it only sends and receives them. If the DMA IP is enabled (see the <a class="reference internal" href="ndk_core/intel/doc/dma.html#ndk-dma"><span class="std std-ref">DMA Module chapter</span></a>), then it forwards the network packets to and from the computer memory.</p>
<p>The top-level application provides the Ethernet, DMA, and <a class="reference internal" href="ofm_doc/comp/mi_tools/readme.html#mi-bus"><span class="std std-ref">MI configuration bus</span></a> connections to the individual APP subcore. One independent APP subcore is instantiated for each Ethernet stream. The Ethernet and DMA streams are implemented using the <a class="reference internal" href="ofm_doc/comp/mfb_tools/readme.html#mfb-bus"><span class="std std-ref">MFB buses</span></a> and the <a class="reference internal" href="ofm_doc/comp/mvb_tools/readme.html#mvb-bus"><span class="std std-ref">MVB buses</span></a>. The block diagram below shows the connection of the Minimal application.</p>
<a class="reference internal image-reference" href="_images/app_core.drawio.svg"><img alt="_images/app_core.drawio.svg" class="align-center" src="_images/app_core.drawio.svg" width="100%" /></a>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>In case there is just one DMA stream and the number of ETH streams (= number of APP subcores) is more than one, the DMA Streams Merger and DMA Chan Mod modules provide the splitting/merging of the DMA streams and DMA channels for each APP subcore. In this case, the DMA channels available within the single DMA stream are evenly divided between all APP subcores.</p>
</div>
<p>In each subcore in the TX direction (DMA to ETH) the DMA channels are statically mapped to Ethernet channels (if there is more than one) according to the MSBs of the DMA channel number. For example, if there are 4 Ethernet channels and 32 DMA channels, the ETH channel number (2 bits) is taken from bits 4 and 3 of the DMA channel number. So packets from DMA channels 0-7 would all be routed to ETH channel 0, packets from DMA channels 8-15 would all be routed to ETH channel 1, etc.</p>
<p>In the RX direction (again, for each subcore), the mapping of Ethernet channels to DMA channels is configurable by the user. The mapping is performed by the <a class="reference internal" href="ofm_doc/comp/mvb_tools/flow/channel_router/readme.html#mvb-channel-router"><span class="std std-ref">MVB Channel Router</span></a>. By default, each Ethernet channel has a portion of the available DMA channels to which it can send packets. And in the default state, it sends packets to the available DMA channels in  the round-robin mode.```</p>
<section id="the-memory-testers">
<h2>The Memory Testers<a class="headerlink" href="#the-memory-testers" title="Permalink to this heading"></a></h2>
<p>The NDK-based Minimal application also contains <a class="reference internal" href="ofm_doc/comp/debug/mem_tester/readme.html#mem-tester"><span class="std std-ref">Memory Tester</span></a> modules connected to external memory controllers. These modules make it easy to test the operation of external memories and measure their properties (throughput, latency). The Avalon-MM bus is used to access the external memory, see <a class="reference external" href="https://www.intel.com/content/www/us/en/docs/programmable/683091/">Avalon Interface Specifications</a>.</p>
<p><strong>How to run Memory Tester:</strong></p>
<ul class="simple">
<li><p>The RPM package <code class="docutils literal notranslate"><span class="pre">python3-nfb</span></code> is required and you can obtain it from the <a class="reference external" href="https://copr.fedorainfracloud.org/coprs/g/CESNET/nfb-framework/">&#64;CESNET/nfb-framework COPR repository</a>.</p></li>
<li><p>Install <code class="docutils literal notranslate"><span class="pre">data_logger</span></code> python package from source code using the following commands…</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">cd</span> <span class="pre">&lt;NDK-APP-XXX_root_directory&gt;/ndk/ofm/comp/debug/data_logger/sw</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">python3</span> <span class="pre">setup.py</span> <span class="pre">install</span> <span class="pre">--user</span></code></p></li>
<li><p>Then go to the mem tester tool directory…</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">cd</span> <span class="pre">&lt;NDK-APP-XXX_root_directory&gt;/ndk/ofm/comp/debug/mem_tester/sw</span></code></p></li>
<li><p>Then external memory test can be run using the <code class="docutils literal notranslate"><span class="pre">python3</span> <span class="pre">mem_tester.py</span></code> command.</p></li>
</ul>
<p><strong>Example output of Memory Tester:</strong></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ python3 mem_tester.py
|| ------------------- ||
|| TEST WAS SUCCESSFUL ||
|| ------------------- ||

Mem_logger statistics:
----------------------
write requests       33554431
  write words        134217724
read requests        33554431
  requested words    134217724
  received words     134217724
Flow:
  write               160.78 [Gb/s]
  read                161.68 [Gb/s]
  total               161.23 [Gb/s]
Time:
  write               427.42 [ms]
  read                425.04 [ms]
  total               852.46 [ms]
Latency:
  min                 96.00 [ns]
  max                 555.00 [ns]
  avg                 131.56 [ns]
  histogram [ns]:
    93.4 - 117.5 ... 12613618
    117.5 - 141.6 ... 13893635
    141.6 - 165.7 ... 6618217
    503.0 - 527.1 ... 74899
    527.1 - 551.2 ... 265549
    551.2 - 575.3 ... 88513
Errors:
  zero burst count   0
  simultaneous r+w   0
Paralel reads count:
  min                0
  max                13
  avg                 10.83
    0.0 -   4.0 ... 4
    4.0 -   8.0 ... 27238
    8.0 -  12.0 ... 4294967295
    12.0 -  16.0 ... 13345442
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>See the <a class="reference internal" href="ofm_doc/comp/debug/mem_tester/readme.html#mem-tester"><span class="std std-ref">Memory Tester</span></a> module documentation for a more detailed description.</p>
</div>
</section>
<section id="the-application-mi-offsets">
<h2>The application MI offsets<a class="headerlink" href="#the-application-mi-offsets" title="Permalink to this heading"></a></h2>
<p>In this case, the MI address space for the entire application core is divided between the individual application subcores and the wrapper of the memory testers.
The whole MI address space is described using DevTree. And its overview can be obtained by reading it from the card using the <code class="docutils literal notranslate"><span class="pre">nfb-bus</span> <span class="pre">-l</span></code> command.
For MI offsets of application core see <code class="docutils literal notranslate"><span class="pre">/firmware/mi_bus0/application/*</span></code> paths in example output of the command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="mh">0x00002000</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">pmci</span>                         <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">ofs_pmci</span>
<span class="mh">0x00000000</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">ofm</span><span class="p">,</span><span class="n">mi_test_space</span>            <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">mi_test_space</span>
<span class="mh">0x00004000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">tsu</span>                         <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">tsu</span>
<span class="mh">0x01000000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx0</span>
<span class="mh">0x01000080</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx1</span>
<span class="mh">0x01000100</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx2</span>
<span class="mh">0x01000180</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx3</span>
<span class="mh">0x01000200</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx4</span>
<span class="mh">0x01000280</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx5</span>
<span class="mh">0x01000300</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx6</span>
<span class="mh">0x01000380</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx7</span>
<span class="mh">0x01000400</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx8</span>
<span class="mh">0x01000480</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx9</span>
<span class="mh">0x01000500</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx10</span>
<span class="mh">0x01000580</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx11</span>
<span class="mh">0x01000600</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx12</span>
<span class="mh">0x01000680</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx13</span>
<span class="mh">0x01000700</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx14</span>
<span class="mh">0x01000780</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_rx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_rx15</span>
<span class="mh">0x01200000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx0</span>
<span class="mh">0x01200080</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx1</span>
<span class="mh">0x01200100</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx2</span>
<span class="mh">0x01200180</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx3</span>
<span class="mh">0x01200200</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx4</span>
<span class="mh">0x01200280</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx5</span>
<span class="mh">0x01200300</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx6</span>
<span class="mh">0x01200380</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx7</span>
<span class="mh">0x01200400</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx8</span>
<span class="mh">0x01200480</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx9</span>
<span class="mh">0x01200500</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx10</span>
<span class="mh">0x01200580</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx11</span>
<span class="mh">0x01200600</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx12</span>
<span class="mh">0x01200680</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx13</span>
<span class="mh">0x01200700</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx14</span>
<span class="mh">0x01200780</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">dma_ctrl_ndp_tx</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dma_module</span><span class="o">@</span><span class="mh">0x01000000</span><span class="o">/</span><span class="n">dma_ctrl_ndp_tx15</span>
<span class="mh">0x00003010</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">i2c</span>                         <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">i2c0</span>
<span class="mh">0x0000301c</span><span class="p">:</span>                                     <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">pmdctrl0</span>
<span class="mh">0x00003110</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">i2c</span>                         <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">i2c1</span>
<span class="mh">0x0000311c</span><span class="p">:</span>                                     <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">pmdctrl1</span>
<span class="mh">0x00800000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">pcsregs</span>                     <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">regarr0</span>
<span class="mh">0x00008000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">txmac</span>                       <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">txmac0</span>
<span class="mh">0x00008200</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">rxmac</span>                       <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">rxmac0</span>
<span class="mh">0x00a00000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">pcsregs</span>                     <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">regarr1</span>
<span class="mh">0x0000a000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">txmac</span>                       <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">txmac1</span>
<span class="mh">0x0000a200</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">rxmac</span>                       <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">rxmac1</span>
<span class="mh">0x00001000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">intel_sdm_controller</span>        <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">intel_sdm_controller</span>
<span class="mh">0x00010000</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">ofm</span><span class="p">,</span><span class="n">intel_jtag_op_ctrl</span>       <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">intel_jtag_op_controller</span>
<span class="mh">0x02000000</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">minimal</span><span class="p">,</span><span class="n">app_core</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">application</span><span class="o">/</span><span class="n">app_core_minimal_0</span>
<span class="mh">0x02000000</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">ofm</span><span class="p">,</span><span class="n">mvb_channel_router</span>       <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">application</span><span class="o">/</span><span class="n">app_core_minimal_0</span><span class="o">/</span><span class="n">rx_chan_router</span>
<span class="mh">0x02800000</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">minimal</span><span class="p">,</span><span class="n">app_core</span>             <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">application</span><span class="o">/</span><span class="n">app_core_minimal_1</span>
<span class="mh">0x02800000</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">ofm</span><span class="p">,</span><span class="n">mvb_channel_router</span>       <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">application</span><span class="o">/</span><span class="n">app_core_minimal_1</span><span class="o">/</span><span class="n">rx_chan_router</span>
<span class="mh">0x03000000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">mem_tester</span>                  <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">application</span><span class="o">/</span><span class="n">mem_tester_0</span>
<span class="mh">0x03020000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">mem_tester</span>                  <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">application</span><span class="o">/</span><span class="n">mem_tester_1</span>
<span class="mh">0x03040000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">mem_tester</span>                  <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">application</span><span class="o">/</span><span class="n">mem_tester_2</span>
<span class="mh">0x03060000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">mem_tester</span>                  <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">application</span><span class="o">/</span><span class="n">mem_tester_3</span>
<span class="mh">0x03080000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">mem_logger</span>                  <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">application</span><span class="o">/</span><span class="n">mem_logger_0</span>
<span class="mh">0x030a0000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">mem_logger</span>                  <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">application</span><span class="o">/</span><span class="n">mem_logger_1</span>
<span class="mh">0x030c0000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">mem_logger</span>                  <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">application</span><span class="o">/</span><span class="n">mem_logger_2</span>
<span class="mh">0x030e0000</span><span class="p">:</span> <span class="n">netcope</span><span class="p">,</span><span class="n">mem_logger</span>                  <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">application</span><span class="o">/</span><span class="n">mem_logger_3</span>
<span class="mh">0x00005000</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">ofm</span><span class="p">,</span><span class="n">gen_loop_switch</span>          <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dbg_gls0</span>
<span class="mh">0x00005080</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">ofm</span><span class="p">,</span><span class="n">mfb_generator</span>            <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dbg_gls0</span><span class="o">/</span><span class="n">mfb_gen2dma</span>
<span class="mh">0x000050c0</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">ofm</span><span class="p">,</span><span class="n">mfb_generator</span>            <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dbg_gls0</span><span class="o">/</span><span class="n">mfb_gen2eth</span>
<span class="mh">0x00005200</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">ofm</span><span class="p">,</span><span class="n">gen_loop_switch</span>          <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dbg_gls1</span>
<span class="mh">0x00005280</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">ofm</span><span class="p">,</span><span class="n">mfb_generator</span>            <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dbg_gls1</span><span class="o">/</span><span class="n">mfb_gen2dma</span>
<span class="mh">0x000052c0</span><span class="p">:</span> <span class="n">cesnet</span><span class="p">,</span><span class="n">ofm</span><span class="p">,</span><span class="n">mfb_generator</span>            <span class="o">/</span><span class="n">firmware</span><span class="o">/</span><span class="n">mi_bus0</span><span class="o">/</span><span class="n">dbg_gls1</span><span class="o">/</span><span class="n">mfb_gen2eth</span>
</pre></div>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="index.html" class="btn btn-neutral float-left" title="Documentation of Minimal NDK Application" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="ndk_core/doc/how_to_start.html" class="btn btn-neutral float-right" title="How to start" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>