<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="363" />
   <clocksource preferredWidth="362" />
   <frequency preferredWidth="343" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Embedded Processors,Library,Library/Peripherals,Library/Peripherals/Debug and Performance,Library/Verification,Project,Library/Verification/Debug &amp; Performance" />
 <window width="1380" height="594" x="-8" y="-8" />
 <generation synthesis="VHDL" />
</preferences>
