INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/customCPU.sim/sim_1/synth/func/xsim/cpu_fetch_testbench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_counter'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_bindec'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_mux'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized18\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized22\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized24\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized26\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized28\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized30\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized32\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized34\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized36\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized38\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized40\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized42\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized44\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized45\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized46\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized47\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized48\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized49\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized50\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized51\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'fetch_stage_controller'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_6_synth'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_6'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0'
INFO: [VRFC 10-3107] analyzing entity 'memory_interface'
INFO: [VRFC 10-3107] analyzing entity 'CPU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sim_1/new/cpu_fetch_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu_fetch_testbench'
