# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:09:16 on Dec 22,2020
# vlog -reportprogress 300 -vlog01compat -work postsynth G:/EDA/W_74HC112/synthesis/W_74HC112.v 
# -- Compiling module W_74HC112
# 
# Top level modules:
# 	W_74HC112
# End time: 22:09:16 on Dec 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:09:16 on Dec 22,2020
# vlog -reportprogress 300 "+incdir+G:/EDA/W_74HC112/stimulus" -vlog01compat -work postsynth G:/EDA/W_74HC112/stimulus/test_74HC112.v 
# -- Compiling module test_74HC112
# 
# Top level modules:
# 	test_74HC112
# End time: 22:09:17 on Dec 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postsynth -t 1ps postsynth.test_74HC112 
# Start time: 22:09:17 on Dec 22,2020
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postsynth.test_74HC112
# Loading postsynth.W_74HC112
# Loading proasic3.MX2B
# Loading proasic3.DFN0E1
# Loading proasic3.INBUF
# Loading proasic3.INV
# Loading proasic3.VCC
# Loading proasic3.GND
# Loading proasic3.DLN1P1C1
# Loading proasic3.OUTBUF
# Loading proasic3.MX2
# Loading proasic3.NOR2A
# Loading proasic3.NOR2B
# Loading proasic3.UDP_MUX2
# Loading proasic3.Dffpf
# Loading proasic3.DL2C_UDP
# time=                   0,clk=0,j=0,k=0,q=x,qn=x
# time=                1000,clk=0,j=0,k=0,q=1,qn=x
# time=                1000,clk=0,j=0,k=0,q=1,qn=0
# time=               33000,clk=1,j=0,k=0,q=1,qn=0
# time=               66000,clk=0,j=0,k=0,q=1,qn=0
# time=               99000,clk=1,j=0,k=0,q=1,qn=0
# time=              101000,clk=1,j=0,k=0,q=0,qn=0
# time=              101000,clk=1,j=0,k=0,q=0,qn=1
# time=              132000,clk=0,j=0,k=0,q=0,qn=1
# time=              165000,clk=1,j=0,k=0,q=0,qn=1
# time=              198000,clk=0,j=0,k=0,q=0,qn=1
# time=              201000,clk=0,j=0,k=0,q=1,qn=1
# time=              201000,clk=0,j=0,k=0,q=1,qn=0
# time=              231000,clk=1,j=0,k=0,q=1,qn=0
# time=              264000,clk=0,j=0,k=0,q=1,qn=0
# time=              297000,clk=1,j=0,k=0,q=1,qn=0
# time=              301000,clk=1,j=0,k=0,q=0,qn=0
# time=              301000,clk=1,j=0,k=0,q=0,qn=1
# time=              330000,clk=0,j=0,k=0,q=0,qn=1
# time=              363000,clk=1,j=0,k=0,q=0,qn=1
# time=              396000,clk=0,j=0,k=0,q=0,qn=1
# time=              401000,clk=0,j=0,k=0,q=1,qn=1
# time=              401000,clk=0,j=0,k=0,q=1,qn=0
# time=              429000,clk=1,j=0,k=0,q=1,qn=0
# time=              462000,clk=0,j=0,k=0,q=1,qn=0
# time=              495000,clk=1,j=0,k=0,q=1,qn=0
# time=              500000,clk=1,j=0,k=0,q=x,qn=0
# time=              501000,clk=1,j=0,k=0,q=x,qn=x
# time=              528000,clk=0,j=0,k=0,q=x,qn=x
# time=              561000,clk=1,j=0,k=0,q=x,qn=x
# time=              594000,clk=0,j=0,k=0,q=x,qn=x
# time=              600000,clk=0,j=0,k=0,q=1,qn=x
# time=              601000,clk=0,j=0,k=0,q=0,qn=0
# time=              601000,clk=0,j=0,k=0,q=0,qn=1
# time=              627000,clk=1,j=0,k=0,q=0,qn=1
# time=              660000,clk=0,j=0,k=0,q=0,qn=1
# time=              693000,clk=1,j=0,k=0,q=0,qn=1
# time=              701000,clk=1,j=0,k=0,q=1,qn=1
# time=              701000,clk=1,j=0,k=0,q=1,qn=0
# time=              726000,clk=0,j=0,k=0,q=1,qn=0
# time=              759000,clk=1,j=0,k=0,q=1,qn=0
# time=              792000,clk=0,j=0,k=0,q=1,qn=0
# time=              800000,clk=0,j=0,k=0,q=x,qn=0
# time=              801000,clk=0,j=0,k=0,q=x,qn=x
# time=              825000,clk=1,j=0,k=0,q=x,qn=x
# time=              858000,clk=0,j=0,k=0,q=x,qn=x
# time=              891000,clk=1,j=0,k=0,q=x,qn=x
# time=              900000,clk=1,j=0,k=0,q=1,qn=x
# time=              901000,clk=1,j=0,k=0,q=1,qn=0
# time=              924000,clk=0,j=0,k=0,q=1,qn=0
# time=              957000,clk=1,j=0,k=0,q=1,qn=0
# time=              990000,clk=0,j=0,k=0,q=1,qn=0
# ** Note: $finish    : G:/EDA/W_74HC112/stimulus/test_74HC112.v(20)
#    Time: 1 us  Iteration: 0  Instance: /test_74HC112
# 1
# Break in Module test_74HC112 at G:/EDA/W_74HC112/stimulus/test_74HC112.v line 20
# End time: 22:10:22 on Dec 22,2020, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
