INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
