INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:24:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 2.462ns (29.673%)  route 5.835ns (70.327%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2011, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y122        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=50, routed)          0.526     1.288    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X22Y123        LUT5 (Prop_lut5_I0_O)        0.043     1.331 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.331    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X22Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.577 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.577    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X22Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.627 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.634    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X22Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.684 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.684    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X22Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.734 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.734    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X22Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.784 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.784    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.931 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[3]
                         net (fo=4, routed)           0.464     2.395    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_4
    SLICE_X21Y127        LUT3 (Prop_lut3_I0_O)        0.129     2.524 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_10/O
                         net (fo=34, routed)          1.292     3.816    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_10_n_0
    SLICE_X53Y144        LUT6 (Prop_lut6_I0_O)        0.129     3.945 r  lsq1/handshake_lsq_lsq1_core/dataReg[20]_i_4/O
                         net (fo=2, routed)           0.481     4.425    lsq1/handshake_lsq_lsq1_core/dataReg[20]_i_4_n_0
    SLICE_X46Y138        LUT6 (Prop_lut6_I4_O)        0.043     4.468 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_12/O
                         net (fo=5, routed)           0.695     5.164    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_12_n_0
    SLICE_X40Y128        LUT4 (Prop_lut4_I0_O)        0.048     5.212 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.359     5.570    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.132     5.702 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.237     5.939    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X40Y128        LUT5 (Prop_lut5_I2_O)        0.127     6.066 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.220     6.287    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X41Y129        LUT3 (Prop_lut3_I0_O)        0.043     6.330 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.330    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X41Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.517 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.517    addf0/operator/ltOp_carry__2_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.644 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.356     6.999    addf0/operator/CO[0]
    SLICE_X42Y130        LUT2 (Prop_lut2_I0_O)        0.134     7.133 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.133    addf0/operator/p_1_in[0]
    SLICE_X42Y130        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.267     7.400 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.319     7.719    addf0/operator/RightShifterComponent/O[3]
    SLICE_X43Y130        LUT4 (Prop_lut4_I3_O)        0.120     7.839 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.310     8.149    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.043     8.192 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.217     8.410    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X47Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.453 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.352     8.805    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X46Y129        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=2011, unset)         0.483    10.183    addf0/operator/RightShifterComponent/clk
    SLICE_X46Y129        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X46Y129        FDRE (Setup_fdre_C_R)       -0.271     9.876    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  1.071    




