<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>env.sv</title><link rel="stylesheet" type="text/css" href="../../../../styles/main.css" /><script type="text/javascript" src="../../../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3.1 -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="env.sv"></a><a name="Topic5"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">env.sv</div>
 <div class="CBody"><p>Copyright (c) 2025 IC Verimeter. All rights reserved.</p><p>Licensed under the MIT License.</p><p>See LICENSE file in the project root for full license information.</p><div class="CHeading">Description</div><ul><li><p>UVM environment for REGBUS protocol with register model integration</p></li></ul></div>
</div>

<a name="env"></a><a name="Topic9"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">env</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype9"><div class="CPEntry Parent TClass"><div class="CPName">uvm_env</div></div><div class="CPEntry TClass Current"><div class="CPName">env</div></div></div>
 <div class="CBody"><p>UVM environment for REGBUS protocol with register model integration</p><p>This environment encapsulates the REGBUS agent, register models, and adapter components. It provides the complete testbench infrastructure for REGBUS protocol testing with both traditional and SVDB-based register models.</p><p>Inherits: uvm_env</p></div>
</div>

<a name="env.Variables"></a><a name="Topic10"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="env.agent"></a><a name="Topic11"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">agent</div>
 <div id="NDPrototype11" class="NDPrototype"><div class="PSection PPlainSection"><a href="../../../../index.html#File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_agent.sv:regbus_agent" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,51);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >regbus_agent</a> agent</div></div>
 <div class="CBody"><p>REGBUS agent instance</p><p>This variable holds the REGBUS agent that provides the complete interface for generating and monitoring REGBUS transactions.</p></div>
</div>

<a name="env.ap"></a><a name="Topic12"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">ap</div>
 <div id="NDPrototype12" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="3" data-NarrowColumnCount="2"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/3" style="grid-area:1/1/2/2">uvm_analysis_port#(</div><div class="PName InFirstParameterColumn InLastParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">regbus_seq_item</div><div class="PAfterParameters" data-WideGridArea="1/3/2/4" data-NarrowGridArea="3/1/4/3" style="grid-area:1/3/2/4">) ap</div></div></div></div>
 <div class="CBody"><p>Analysis port for REGBUS sequence items</p><p>This variable provides an analysis port that broadcasts REGBUS sequence items collected by the monitor to other components for analysis and checking.</p></div>
</div>

<a name="env.regmodel"></a><a name="Topic13"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">regmodel</div>
 <div id="NDPrototype13" class="NDPrototype"><div class="PSection PPlainSection">register_block regmodel</div></div>
 <div class="CBody"><p>Traditional register block instance</p><p>This variable holds the traditional UVM register block that provides static register model functionality.</p></div>
</div>

<a name="env.reg2regbus"></a><a name="Topic14"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">reg2regbus</div>
 <div id="NDPrototype14" class="NDPrototype"><div class="PSection PPlainSection"><a href="../../../../index.html#File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus2reg_adapter.sv:regbus2reg_adapter" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,75);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >regbus2reg_adapter</a> reg2regbus</div></div>
 <div class="CBody"><p>REGBUS to register adapter instance</p><p>This variable holds the adapter that converts between UVM register operations and REGBUS protocol transactions.</p></div>
</div>

<a name="env.regmodel_svdb"></a><a name="Topic15"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">regmodel_svdb</div>
 <div id="NDPrototype15" class="NDPrototype"><div class="PSection PPlainSection">svdb_reg_block regmodel_svdb</div></div>
 <div class="CBody"><p>SVDB-based register block instance</p><p>This variable holds the SVDB-based register block that provides dynamic register model functionality using database integration.</p></div>
</div>

<a name="env.Functions"></a><a name="Topic16"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Functions</div>
</div>

<a name="env.new"></a><a name="Topic17"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">new</div>
 <div id="NDPrototype17" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/3/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/3/2"><span class="SHKeyword">function</span> new(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">string</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">name,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">uvm_component&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">parent</div><div class="PAfterParameters" data-WideGridArea="2/4/3/5" data-NarrowGridArea="4/1/5/4" style="grid-area:2/4/3/5">)</div></div></div></div>
 <div class="CBody"><p>Constructor for the UVM environment</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">name<div class="CDLParameterType"><span class="SHKeyword">string</span></div></td><td class="CDLDefinition"><p>Name of the environment instance</p></td></tr><tr><td class="CDLEntry">parent<div class="CDLParameterType">uvm_component</div></td><td class="CDLDefinition"><p>Parent component in the UVM hierarchy</p></td></tr></table></div>
</div>

<a name="env.build_phase"></a><a name="Topic257"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">build_phase</div>
 <div id="NDPrototype257" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">function</span> <span class="SHKeyword">void</span> build_phase(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">uvm_phase&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">phase</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>Builds the environment components during the UVM build phase</p><p>This function creates the REGBUS agent, register models, and adapter components.&nbsp; It also configures the register models in the configuration database for global access by sequences.</p><div class="CHeading">Parameter</div><table class="CDefinitionList"><tr><td class="CDLEntry">phase<div class="CDLParameterType">uvm_phase</div></td><td class="CDLDefinition"><p>Current UVM phase</p></td></tr></table></div>
</div>

<a name="env.connect_phase"></a><a name="Topic258"></a><div class="CTopic TFunction LSystemVerilog last">
 <div class="CTitle">connect_phase</div>
 <div id="NDPrototype258" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">function</span> <span class="SHKeyword">void</span> connect_phase(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">uvm_phase&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">phase</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>Connects the environment components during the UVM connect phase</p><p>This function connects the monitor's analysis port to the environment's analysis port and sets up the register model sequencer connections with the REGBUS adapter.</p><div class="CHeading">Parameter</div><table class="CDefinitionList"><tr><td class="CDLEntry">phase<div class="CDLParameterType">uvm_phase</div></td><td class="CDLDefinition"><p>Current UVM phase</p></td></tr></table></div>
</div>

</body></html>