<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_50AB09BA-2FF9-42FC-B5B5-EA2671F043CC"><title>VCCA_PLL_1P25</title><body><section id="SECTION_816AA9F5-CE97-4DFE-9278-14DE29B79A93" /><section id="SECTION_Power_Integrity_PCH_Power_Rails_50AB09BA-2FF9-42FC-B5B5-EA2671F043CC_816AA9F5-CE97-4DFE-9278-14DE29B79A93_Settings"><table id="TABLE_Power_Integrity_PCH_Power_Rails_50AB09BA-2FF9-42FC-B5B5-EA2671F043CC_816AA9F5-CE97-4DFE-9278-14DE29B79A93_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Recommended  minimum VCCA_PLL_1P25 power  plane width of 2 mm, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</p></entry><entry><p>VCCA_PLL_1P25_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Merge with VCCPRIM_1P25 and VCCPRIM_1P05_1P25 after BO; keep the power rail isolated from VCCPRIM_1P05_1P25 along 12.35mm from the BO.</p></entry><entry><p>VCCA_PLL_1P25_2</p></entry></row><row><entry><p>3</p></entry><entry><p>Merge with VCCPRIM_1P25 and VCCPRIM_1P05_1P25 after BO; keep the power rail isolated from VCCPRIM_1P25 along 4.6mm from the BO.</p></entry><entry><p>VCCA_PLL_1P25_2</p></entry></row></tbody></tgroup></table><fig id="FIG_vcca_pll_1p25_1_1"><title>VCCA_PLL_1P25_1</title><image href="FIG_vcca_pll_1p25_1_1.png" scalefit="yes" id="IMG_vcca_pll_1p25_1_1_png" /></fig><fig id="FIG_vcca_pll_1p25_2_1"><title>VCCA_PLL_1P25_2</title><image href="FIG_vcca_pll_1p25_2_1.png" scalefit="yes" id="IMG_vcca_pll_1p25_2_1_png" /></fig><table id="TABLE_Power_Integrity_PCH_Power_Rails_50AB09BA-2FF9-42FC-B5B5-EA2671F043CC_816AA9F5-CE97-4DFE-9278-14DE29B79A93_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Merge with VCCPRIM_1P25 &amp; VCCPRIM_1P05_1P25 after BO.</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_PCH_Power_Rails_50AB09BA-2FF9-42FC-B5B5-EA2671F043CC_816AA9F5-CE97-4DFE-9278-14DE29B79A93_Settings_3"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="1"><thead><row><entry>Component Placement</entry></row></thead><tbody><row><entry><p>N/A</p></entry></row></tbody></tgroup></table></section></body></topic>