git clone --depth 1 --no-tags https://github.com/dknowuser/SysVerilogLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284748767
git clone --depth 1 --no-tags https://github.com/0b111000/Dot-Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286052411
git clone --depth 1 --no-tags https://github.com/Pra19025/Laboratorio-Digital1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286120684
git clone --depth 1 --no-tags https://github.com/engAhmedMS/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286082917
git clone --depth 1 --no-tags https://github.com/vignesh99/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285696069
git clone --depth 1 --no-tags https://github.com/Jitendraparmar19/SECURITY-CHECK-FOR-AIRPORT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286199647
git clone --depth 1 --no-tags https://github.com/johnzchgrd/paste_bin-and-useful_gadgets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286486038
git clone --depth 1 --no-tags https://github.com/Vishal18e/IEEE_754.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283980363
git clone --depth 1 --no-tags https://github.com/Dmitriy-Fedorov/xczu19_U46_clock_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284083025
git clone --depth 1 --no-tags https://github.com/suyash-20/Verilog_Repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284121250
git clone --depth 1 --no-tags https://github.com/mfkiwl/TomRiVer-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284127436
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286106157
git clone --depth 1 --no-tags https://github.com/JainHarshit54/Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286337455
git clone --depth 1 --no-tags https://github.com/Vanegas19125/Lab04_JVVG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286370253
git clone --depth 1 --no-tags https://github.com/Danika2402/Electronica-Digital-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284197463
git clone --depth 1 --no-tags https://github.com/cyriljchan/CPE114L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285029893
git clone --depth 1 --no-tags https://github.com/ashokn414/verilogbasiccodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284985334
git clone --depth 1 --no-tags https://github.com/nancyradadia/MIPS-16-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284983340
git clone --depth 1 --no-tags https://github.com/maxCodeVector/Minisys-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285850738
git clone --depth 1 --no-tags https://github.com/Anseljackbobo/ECE154.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285680961
git clone --depth 1 --no-tags https://github.com/huanglu28/GCD-Calculator-by-Euclidean-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288365318
git clone --depth 1 --no-tags https://github.com/damobin/verilog_export.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289886586
git clone --depth 1 --no-tags https://github.com/psahu81011/Car-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286561101
git clone --depth 1 --no-tags https://github.com/aditj/LabReportSynthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286685905
git clone --depth 1 --no-tags https://github.com/sharma18b/Traffic-Light-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286531221
git clone --depth 1 --no-tags https://github.com/skecherboy/RISC-V_Processor_32Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290639630
git clone --depth 1 --no-tags https://github.com/laikas123/Ambient_Light_Sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290364701
git clone --depth 1 --no-tags https://github.com/Tiff923/Mastermind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290977001
git clone --depth 1 --no-tags https://github.com/zwm/afc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290662746
git clone --depth 1 --no-tags https://github.com/Sameer-SD/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287962611
git clone --depth 1 --no-tags https://github.com/jpsety/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287819363
git clone --depth 1 --no-tags https://github.com/scottydoesntknow4tran/Finite-State-Machines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287876578
git clone --depth 1 --no-tags https://github.com/NicoleDaiPra/dlx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285535141
git clone --depth 1 --no-tags https://github.com/govilharsh/Switch-Debouncing-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285307432
git clone --depth 1 --no-tags https://github.com/Klexis/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285618007
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX2_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285382122
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/First_Pool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287440207
git clone --depth 1 --no-tags https://github.com/BenLand100/axi_server.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289026424
git clone --depth 1 --no-tags https://github.com/sirius1b/ECE_270_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288750216
git clone --depth 1 --no-tags https://github.com/x3cs/x3cs-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288549251
git clone --depth 1 --no-tags https://github.com/alexyavni/ECE552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284865223
git clone --depth 1 --no-tags https://github.com/deny72/2020Summer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284874386
git clone --depth 1 --no-tags https://github.com/pel19072/Lab_3_Tablas_de_verdad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284386565
git clone --depth 1 --no-tags https://github.com/dsrasheed/ece337.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290305464
git clone --depth 1 --no-tags https://github.com/nexusbryan/lift_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284054746
git clone --depth 1 --no-tags https://github.com/pu19249/Repositorio-D1-19249.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284339683
git clone --depth 1 --no-tags https://github.com/pel19072/Laboratorio_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284202832
git clone --depth 1 --no-tags https://github.com/dknowuser/VerilogLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284465884
git clone --depth 1 --no-tags https://github.com/valeelorraine/Laboratorios_Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284511057
git clone --depth 1 --no-tags https://github.com/a-samara/de2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285117634
git clone --depth 1 --no-tags https://github.com/snehra0224/pong_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285933479
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Adder_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285379731
git clone --depth 1 --no-tags https://github.com/jgabriellacerda/MIPS_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288582308
git clone --depth 1 --no-tags https://github.com/i-navneet/CombinationalALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287498307
git clone --depth 1 --no-tags https://github.com/wikdin/Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287615510
git clone --depth 1 --no-tags https://github.com/lyuyangly/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287674652
git clone --depth 1 --no-tags https://github.com/phiel17/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287721013
git clone --depth 1 --no-tags https://github.com/MAGP116/Dance-game-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287600611
git clone --depth 1 --no-tags https://github.com/ankit8866/tic_tac_toe_digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286537299
git clone --depth 1 --no-tags https://github.com/Nitesh1421/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292328094
git clone --depth 1 --no-tags https://github.com/CellWizard/FSMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286724732
git clone --depth 1 --no-tags https://github.com/nitheeshkumar17/Real_Time_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286143329
git clone --depth 1 --no-tags https://github.com/vajrala2001/digitalwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286154721
git clone --depth 1 --no-tags https://github.com/mfkiwl/2_way_superscalar_out_of_order_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289218359
git clone --depth 1 --no-tags https://github.com/xl86305955/SME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290260099
git clone --depth 1 --no-tags https://github.com/sthao0/CPE64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292418633
git clone --depth 1 --no-tags https://github.com/JoseLuisA-P/LaboratorioDeElectronicaDigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285044581
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/Second_Pool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287441851
git clone --depth 1 --no-tags https://github.com/ZukLim/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285536830
git clone --depth 1 --no-tags https://github.com/mayank-kabra2001/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284440512
git clone --depth 1 --no-tags https://github.com/DevidLis/32-Bit-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285764197
git clone --depth 1 --no-tags https://github.com/gar19421/digital1_lab04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286265005
git clone --depth 1 --no-tags https://github.com/JourneyBean/SCNU-FPGA-Board-Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286376807
git clone --depth 1 --no-tags https://github.com/twyayaya/Testttt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287764242
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/digital1_lab05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287830455
git clone --depth 1 --no-tags https://github.com/HLhello/about_risccpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288605949
git clone --depth 1 --no-tags https://github.com/ckarfa/RTL_LOCKING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288666970
git clone --depth 1 --no-tags https://github.com/justinabate/sorter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291928981
git clone --depth 1 --no-tags https://github.com/NivethithaArumugam/traffic_light_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291062832
git clone --depth 1 --no-tags https://github.com/aprv0088/32-Bit-Pipelined-RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290543638
git clone --depth 1 --no-tags https://github.com/princess-garchomp/verilog_basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292312383
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Flopenr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285380785
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/RF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285383447
git clone --depth 1 --no-tags https://github.com/Vishal18e/game_tic_toc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283977366
git clone --depth 1 --no-tags https://github.com/Men19673/Electronica-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284363351
git clone --depth 1 --no-tags https://github.com/SaichethanDevaruppula/edge-detection-with-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284402786
git clone --depth 1 --no-tags https://github.com/xyyangkun/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284176750
git clone --depth 1 --no-tags https://github.com/kekellner/ejemplosDigital1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284784831
git clone --depth 1 --no-tags https://github.com/gar19163/Laboratorios-Digital_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288860178
git clone --depth 1 --no-tags https://github.com/lulopez27/ProyectoFinalDigitalesMicrocontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288205206
git clone --depth 1 --no-tags https://github.com/AnshulDesai/ECE385-Final-Project-Pac-Man-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288319051
git clone --depth 1 --no-tags https://github.com/AssisRaphael/Processador_basico_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291472048
git clone --depth 1 --no-tags https://github.com/Void-7/MIPS32_Single_Cyle_Cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291381033
git clone --depth 1 --no-tags https://github.com/grympan/Digital_Logic_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291273273
