<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35ticsg324-1L" LaunchTime="1732276160" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/VGA_Controller.dcp">
  <File Type="PA-TCL" Name="TestBlockDesign_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="TestBlockDesign_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="TestBlockDesign_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="TestBlockDesign_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="TestBlockDesign_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="TestBlockDesign_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="TestBlockDesign_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="TestBlockDesign_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="TestBlockDesign_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/VGA_Controller.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/TestBlockDesign/TestBlockDesign.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/TestBlockDesign/hdl/TestBlockDesign_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/VGA_CPU_Bridge.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/GPU.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../tools/hex2coe/Debug.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="TestBlockDesign_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/main.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/VGA_Controller.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfThresholdCarry" Flow="Vivado Synthesis 2024"/>
    <Step Id="synth_design">
      <Option Id="Directive">6</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="ResourceSharing">2</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="TestBlockDesign_VGA_Controller_0_0"/>
</GenRun>
