### 单端口RAM
* 调用Block Memory Generator IP核生成单端口RAM，并对其进行读写操作
* 顶层模块框图
![](https://github.com/Spider-Viper/Digital-Lab/blob/main/sequential_circuit/single_port_ram/pictures/%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97%E6%A1%86%E5%9B%BE.png)
* 生成单端口RAM模块框图
![](https://github.com/Spider-Viper/Digital-Lab/blob/main/sequential_circuit/single_port_ram/pictures/singal_port_ram.png)
* 读写控制模块框图
![](https://github.com/Spider-Viper/Digital-Lab/blob/main/sequential_circuit/single_port_ram/pictures/%E8%AF%BB%E5%86%99%E6%8E%A7%E5%88%B6%E6%A8%A1%E5%9D%97.png)
* 读写时序图
![](https://github.com/Spider-Viper/Digital-Lab/blob/main/sequential_circuit/single_port_ram/pictures/%E8%AF%BB%E5%86%99%E6%97%B6%E5%BA%8F.png)

    
