cocci_test_suite() {
	struct intc_mask_reg cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 87 */[]__initdata;
	struct intc_group cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 78 */[]__initdata;
	struct intc_vect cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 43 */[]__initdata;
	int cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 282 */;
	void __init cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 273 */;
	void cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 273 */;
	int __init cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 258 */;
	struct platform_device *cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 250 */[]__initdata;
	struct sh_timer_config cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 228 */;
	enum{UNUSED=0, IRL0, IRL1, IRL2, IRL3, HUDI, GPIOI, DMAC, IRQ4, IRQ5, IRQ6, IRQ7, HCAN20, HCAN21, SSI0, SSI1, HAC0, HAC1, I2C0, I2C1, USB, LCDC, DMABRG0, DMABRG1, DMABRG2, SCIF0_ERI, SCIF0_RXI, SCIF0_BRI, SCIF0_TXI, SCIF1_ERI, SCIF1_RXI, SCIF1_BRI, SCIF1_TXI, SCIF2_ERI, SCIF2_RXI, SCIF2_BRI, SCIF2_TXI, SIM_ERI, SIM_RXI, SIM_TXI, SIM_TEI, HSPI, MMCIF0, MMCIF1, MMCIF2, MMCIF3, MFI, ADC, CMT, TMU0, TMU1, TMU2, WDT, REF, DMABRG, SCIF0, SCIF1, SCIF2, SIM, MMCIF,} cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 16 */;
	struct platform_device cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 142 */;
	struct resource cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 134 */[];
	struct plat_sci_port cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 128 */;
	struct intc_prio_reg cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7760.c 103 */[]__initdata;
}
