#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jul 11 11:25:23 2022
# Process ID: 963958
# Current directory: /home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.runs/impl_1
# Command line: vivado -log design_1_2h_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_2h_wrapper.tcl -notrace
# Log file: /home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.runs/impl_1/design_1_2h_wrapper.vdi
# Journal file: /home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.runs/impl_1/vivado.jou
# Running On: goossens-Precision-5530, OS: Linux, CPU Frequency: 4197.190 MHz, CPU Physical cores: 6, Host memory: 33291 MB
#-----------------------------------------------------------
source design_1_2h_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/book-2022.1/new_book_ip/multihart_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/goossens/book-2022.1/new_book_ip/multihart_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_2h_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.gen/sources_1/bd/design_1_2h/ip/design_1_2h_multihart_ip_0_2/design_1_2h_multihart_ip_0_2.dcp' for cell 'design_1_2h_i/multihart_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.gen/sources_1/bd/design_1_2h/ip/design_1_2h_processing_system7_0_1/design_1_2h_processing_system7_0_1.dcp' for cell 'design_1_2h_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.gen/sources_1/bd/design_1_2h/ip/design_1_2h_rst_ps7_0_100M_1/design_1_2h_rst_ps7_0_100M_1.dcp' for cell 'design_1_2h_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.gen/sources_1/bd/design_1_2h/ip/design_1_2h_auto_pc_0/design_1_2h_auto_pc_0.dcp' for cell 'design_1_2h_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2913.859 ; gain = 0.000 ; free physical = 3000 ; free virtual = 16450
INFO: [Netlist 29-17] Analyzing 1073 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.gen/sources_1/bd/design_1_2h/ip/design_1_2h_processing_system7_0_1/design_1_2h_processing_system7_0_1.xdc] for cell 'design_1_2h_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.gen/sources_1/bd/design_1_2h/ip/design_1_2h_processing_system7_0_1/design_1_2h_processing_system7_0_1.xdc] for cell 'design_1_2h_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.gen/sources_1/bd/design_1_2h/ip/design_1_2h_rst_ps7_0_100M_1/design_1_2h_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_2h_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.gen/sources_1/bd/design_1_2h/ip/design_1_2h_rst_ps7_0_100M_1/design_1_2h_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_2h_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.gen/sources_1/bd/design_1_2h/ip/design_1_2h_rst_ps7_0_100M_1/design_1_2h_rst_ps7_0_100M_1.xdc] for cell 'design_1_2h_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.gen/sources_1/bd/design_1_2h/ip/design_1_2h_rst_ps7_0_100M_1/design_1_2h_rst_ps7_0_100M_1.xdc] for cell 'design_1_2h_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.938 ; gain = 0.000 ; free physical = 2867 ; free virtual = 16327
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3073.938 ; gain = 160.078 ; free physical = 2867 ; free virtual = 16327
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3073.938 ; gain = 0.000 ; free physical = 2859 ; free virtual = 16319

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d29e7b1c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3073.938 ; gain = 0.000 ; free physical = 2474 ; free virtual = 15929

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/f_to_d_is_valid_V_reg_14515[0]_i_1 into driver instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/f_to_d_is_valid_V_reg_14515[0]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/i_from_d_d_i_type_V_fu_1498[2]_i_1 into driver instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/i_from_d_d_i_type_V_fu_1498[2]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 121eab857

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3322.809 ; gain = 0.000 ; free physical = 2236 ; free virtual = 15701
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 31 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d0c84cd5

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3322.809 ; gain = 0.000 ; free physical = 2236 ; free virtual = 15700
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ad71f179

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3322.809 ; gain = 0.000 ; free physical = 2234 ; free virtual = 15698
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 117 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ad71f179

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3354.824 ; gain = 32.016 ; free physical = 2234 ; free virtual = 15698
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ad71f179

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3354.824 ; gain = 32.016 ; free physical = 2234 ; free virtual = 15698
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ad71f179

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3354.824 ; gain = 32.016 ; free physical = 2234 ; free virtual = 15698
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              31  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |              16  |             117  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3354.824 ; gain = 0.000 ; free physical = 2234 ; free virtual = 15698
Ending Logic Optimization Task | Checksum: ce0d57d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3354.824 ; gain = 32.016 ; free physical = 2234 ; free virtual = 15698

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 96 newly gated: 0 Total Ports: 256
Number of Flops added for Enable Generation: 9

Ending PowerOpt Patch Enables Task | Checksum: ccc65139

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3725.746 ; gain = 0.000 ; free physical = 2189 ; free virtual = 15651
Ending Power Optimization Task | Checksum: ccc65139

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3725.746 ; gain = 370.922 ; free physical = 2211 ; free virtual = 15672

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: e986f36c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3725.746 ; gain = 0.000 ; free physical = 2213 ; free virtual = 15674
Ending Final Cleanup Task | Checksum: e986f36c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3725.746 ; gain = 0.000 ; free physical = 2213 ; free virtual = 15674

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3725.746 ; gain = 0.000 ; free physical = 2213 ; free virtual = 15674
Ending Netlist Obfuscation Task | Checksum: e986f36c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3725.746 ; gain = 0.000 ; free physical = 2213 ; free virtual = 15674
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3725.746 ; gain = 651.809 ; free physical = 2214 ; free virtual = 15676
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3725.746 ; gain = 0.000 ; free physical = 2200 ; free virtual = 15664
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.runs/impl_1/design_1_2h_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_2h_wrapper_drc_opted.rpt -pb design_1_2h_wrapper_drc_opted.pb -rpx design_1_2h_wrapper_drc_opted.rpx
Command: report_drc -file design_1_2h_wrapper_drc_opted.rpt -pb design_1_2h_wrapper_drc_opted.pb -rpx design_1_2h_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.runs/impl_1/design_1_2h_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2101 ; free virtual = 15565
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6699aa7e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2101 ; free virtual = 15565
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2101 ; free virtual = 15566

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 77167745

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2135 ; free virtual = 15600

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ef62c6cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2142 ; free virtual = 15607

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ef62c6cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2142 ; free virtual = 15607
Phase 1 Placer Initialization | Checksum: ef62c6cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2142 ; free virtual = 15607

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fc2f8704

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2134 ; free virtual = 15599

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 865f006e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2135 ; free virtual = 15599

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 865f006e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2135 ; free virtual = 15599

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 18 LUTNM shape to break, 346 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 11, total 18, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 172 nets or LUTs. Breaked 18 LUTs, combined 154 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2090 ; free virtual = 15558

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           18  |            154  |                   172  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           18  |            154  |                   172  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 2340b9abf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2085 ; free virtual = 15555
Phase 2.4 Global Placement Core | Checksum: 1e37d1a09

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2074 ; free virtual = 15552
Phase 2 Global Placement | Checksum: 1e37d1a09

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2076 ; free virtual = 15553

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d198d31

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2077 ; free virtual = 15554

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 123c76f3b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2078 ; free virtual = 15553

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196c1e1c3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2078 ; free virtual = 15553

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16804cc7f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2078 ; free virtual = 15553

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 103d3c322

Time (s): cpu = 00:00:41 ; elapsed = 00:00:12 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2094 ; free virtual = 15550

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 27157cf1d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2089 ; free virtual = 15543

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18ecd52c6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2088 ; free virtual = 15544

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13d86e882

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2088 ; free virtual = 15544

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 172dc8685

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2067 ; free virtual = 15528
Phase 3 Detail Placement | Checksum: 172dc8685

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2046 ; free virtual = 15528

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 196d9d962

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.568 | TNS=-77.448 |
Phase 1 Physical Synthesis Initialization | Checksum: 18a1226f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2071 ; free virtual = 15536
INFO: [Place 46-33] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_is_full_0_0_fu_8903_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d9e7dab2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2071 ; free virtual = 15535
Phase 4.1.1.1 BUFG Insertion | Checksum: 196d9d962

Time (s): cpu = 00:00:57 ; elapsed = 00:00:19 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2071 ; free virtual = 15533

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.882. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b0c8a322

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2092 ; free virtual = 15535

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2092 ; free virtual = 15535
Phase 4.1 Post Commit Optimization | Checksum: 1b0c8a322

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2092 ; free virtual = 15535

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b0c8a322

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2092 ; free virtual = 15534

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b0c8a322

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2092 ; free virtual = 15534
Phase 4.3 Placer Reporting | Checksum: 1b0c8a322

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2092 ; free virtual = 15534

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2092 ; free virtual = 15534

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2092 ; free virtual = 15534
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11e30bdfe

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2092 ; free virtual = 15534
Ending Placer Task | Checksum: e8652c03

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2092 ; free virtual = 15534
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:41 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2118 ; free virtual = 15561
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2097 ; free virtual = 15559
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.runs/impl_1/design_1_2h_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_2h_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2111 ; free virtual = 15558
INFO: [runtcl-4] Executing : report_utilization -file design_1_2h_wrapper_utilization_placed.rpt -pb design_1_2h_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_2h_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2112 ; free virtual = 15560
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.65s |  WALL: 1.05s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2086 ; free virtual = 15533

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.882 | TNS=-31.759 |
Phase 1 Physical Synthesis Initialization | Checksum: 16d8c23ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2085 ; free virtual = 15532
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.882 | TNS=-31.759 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 16d8c23ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2085 ; free virtual = 15532

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.882 | TNS=-31.759 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[24]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.871 | TNS=-31.492 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[11]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_3_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.831 | TNS=-30.878 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[9]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_1_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-30.454 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[0].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_0_i_26
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.800 | TNS=-31.166 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_0_0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[16]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_0_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.793 | TNS=-30.618 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[19]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_3_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.787 | TNS=-30.304 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[0]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_0_0_0_i_19_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.758 | TNS=-28.975 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[18]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_2_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.757 | TNS=-28.767 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_3.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_4_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.749 | TNS=-28.801 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[0]_repN_1.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_0_i_26_comp_1
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.742 | TNS=-28.788 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_0_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.734 | TNS=-28.772 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][8].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_0_2_reg_15084[8]_i_1
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.732 | TNS=-28.767 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_4[0].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.729 | TNS=-28.762 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_0_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.724 | TNS=-28.730 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[2]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_0_0_2_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.713 | TNS=-27.358 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[24].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_6
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.665 | TNS=-27.104 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[28]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_4_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.658 | TNS=-26.610 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[14]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_6_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.654 | TNS=-26.554 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_2_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.639 | TNS=-26.326 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_3_i_4_n_0.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_3_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_3_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.635 | TNS=-26.312 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[30]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.634 | TNS=-26.127 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[12]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_4_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.632 | TNS=-26.057 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_3_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.630 | TNS=-25.683 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[14]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_6_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.627 | TNS=-25.115 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[26]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_2_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.625 | TNS=-25.041 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_6.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_7_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.624 | TNS=-24.707 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[17]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_1_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.619 | TNS=-24.689 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[9]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_1_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.618 | TNS=-24.293 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_1_i_4_n_0.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_1_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.617 | TNS=-24.087 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[3]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_0_0_3_i_19_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.609 | TNS=-23.086 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[5]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_0_0_5_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.600 | TNS=-22.071 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_0.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_1_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.599 | TNS=-21.775 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[12]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_4_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-21.769 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_3.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_4_i_4_comp_2
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-21.339 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[26].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_2_i_5
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-21.117 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[5].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_5_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.586 | TNS=-20.915 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[8].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_1_2_reg_15090[8]_i_1
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.576 | TNS=-20.895 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_0_i_4_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.570 | TNS=-20.787 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[0].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_0_i_26
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.564 | TNS=-20.419 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_2.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_3_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.549 | TNS=-20.175 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.546 | TNS=-19.983 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[6]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_3.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_1_i_5
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.540 | TNS=-19.864 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_2_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_2_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.526 | TNS=-19.650 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[13]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_5_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.522 | TNS=-18.656 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[0]_repN_1. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_0_i_26_comp_4.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.522 | TNS=-18.624 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[7]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_7_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/grp_load_fu_1933_p1[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.515 | TNS=-18.522 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[17]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_1_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.508 | TNS=-17.826 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_5_i_4_n_0.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_5_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_5_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.506 | TNS=-17.710 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[24].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_6
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.505 | TNS=-17.608 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[7]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_7_i_4_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/grp_load_fu_1930_p1[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.496 | TNS=-16.033 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_0_6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[22]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_6_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_6_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.486 | TNS=-15.961 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_5. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_6_i_4_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.481 | TNS=-15.891 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[10].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_1_2_reg_15090[10]_i_1
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.471 | TNS=-15.871 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_1. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_2_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.460 | TNS=-15.621 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_6_i_4_n_0.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_6_i_4_comp
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_6_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.455 | TNS=-15.495 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/grp_load_fu_1933_p1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_7_0. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_7_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.450 | TNS=-15.115 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[5]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_5_i_4_comp_2.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.445 | TNS=-14.863 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[31]_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[31]_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_7_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.445 | TNS=-12.447 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[25]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_1_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.426 | TNS=-12.193 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[9]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_1_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.418 | TNS=-11.933 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[4].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_4_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.406 | TNS=-12.153 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_5. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_6_i_4_comp_2.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.390 | TNS=-12.121 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[6]_repN_1. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_6_i_22_comp_3.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-11.787 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[8]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_0_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-11.460 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.374 | TNS=-11.156 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[1].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_1_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.373 | TNS=-11.144 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[2].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_2_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.370 | TNS=-11.014 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[22]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_6_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.368 | TNS=-10.808 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[1]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_0_0_1_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.361 | TNS=-10.282 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_2_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_2_i_4_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.349 | TNS=-9.774 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.341 | TNS=-9.109 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[6]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_0_0_6_i_19_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.330 | TNS=-8.865 |
INFO: [Physopt 32-81] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][6]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.323 | TNS=-8.469 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][5]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_0_2_reg_15084[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[5]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.319 | TNS=-8.209 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][6]_repN_1.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_0_2_reg_15084[6]_i_1_replica
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][6]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.317 | TNS=-8.105 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[25].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_1_i_6
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.308 | TNS=-8.009 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[10]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_2_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.296 | TNS=-7.443 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_0_repN.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_1_i_4_comp_3
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.293 | TNS=-7.245 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_4.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_5_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.285 | TNS=-7.105 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_1. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_2_i_4_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.283 | TNS=-7.047 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_3_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_3_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.269 | TNS=-6.691 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_0.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_1_i_4_comp_2
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.267 | TNS=-6.601 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[14].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_1_2_reg_15090[14]_i_1
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.266 | TNS=-6.591 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[6]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[6]_repN_3. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_6_i_22_comp_6.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.266 | TNS=-6.479 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_7_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-6.461 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_0_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_0_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.262 | TNS=-6.047 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[14]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_6_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.258 | TNS=-5.857 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[27].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_3_i_5
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-5.791 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[24].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_6
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-5.477 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.242 | TNS=-5.449 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[2]_repN_3.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_2_i_4_comp_3
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[2]_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-5.189 |
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][11].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_0_2_reg_15084[11]_i_1
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-5.141 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[27]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_3_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.224 | TNS=-4.923 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[1].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/mem_reg_0_0_1_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.223 | TNS=-4.807 |
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[29]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.221 | TNS=-4.430 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[30].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_6_i_5
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-4.282 |
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_6_i_4_n_0.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_6_i_4_comp
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_6_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-3.884 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_6.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_7_i_4
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_6. Optimization improves timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_2. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_3_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[1]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_1_2_reg_15090[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[4]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_1_2_reg_15090[4]_i_1_comp.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[31]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7_i_2_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-81] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][4]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_0_repN. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_1_i_4_comp.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[9].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_1_2_reg_15090[9]_i_1
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[25].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_1_i_6
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_address_1_0578_fu_802_reg[1].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_0_0_0_i_24
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[5]_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[5]_i_4_comp.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_6.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_7_i_4
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/mux_21_32_1_1_U33/value_fu_5731_p4[6]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31][14].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_0_2_reg_15084[14]_i_1
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_5. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_6_i_4_comp_3.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[15]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_7_i_1__0_comp.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_2. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_3_i_4_comp_1.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[26]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_2_i_5_comp.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[28]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_4_i_5_comp.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_2_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_2_i_4_comp.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[0]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_0_0_0_i_19_comp_1.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_3_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_3_i_4_comp_1.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[0]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_1_2_reg_15090[0]_i_1_comp_2.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[14]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_6_i_1__0_comp_2.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_3.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_4_i_4_comp_2
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[3]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_0_0_3_i_19_comp_1.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[2]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_1_2_reg_15090[2]_i_1_comp.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[8]_i_4_n_0.  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[8]_i_4
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[3]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_0_0_3_i_19_comp.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_3. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_4_i_4_comp_3.
INFO: [Physopt 32-663] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[21].  Re-placed instance design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_5_i_1__0
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_from_e_value_fu_874_reg[31]_0[6]. Critical path length was reduced through logic transformation on cell design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/m_state_value_1_2_reg_15090[6]_i_1_comp.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/grp_load_fu_1933_p1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/grp_load_fu_1933_p1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_7_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[31]. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 16d8c23ee

Time (s): cpu = 00:01:16 ; elapsed = 00:00:19 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2105 ; free virtual = 15553

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/grp_load_fu_1933_p1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_7_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_7_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_902_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/grp_load_fu_1933_p1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_121/w_from_m_value_fu_1550[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_7_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/p_1_in[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[31]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 16d8c23ee

Time (s): cpu = 00:01:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2093 ; free virtual = 15541
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2093 ; free virtual = 15541
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.067 | TNS=-0.575 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.815  |         31.184  |            5  |              0  |                   131  |           0  |           2  |  00:00:19  |
|  Total          |          0.815  |         31.184  |            5  |              0  |                   131  |           0  |           3  |  00:00:20  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2093 ; free virtual = 15541
Ending Physical Synthesis Task | Checksum: 19ae2551d

Time (s): cpu = 00:01:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2093 ; free virtual = 15541
INFO: [Common 17-83] Releasing license: Implementation
510 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:22 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2093 ; free virtual = 15541
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 2067 ; free virtual = 15534
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.runs/impl_1/design_1_2h_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3af5287e ConstDB: 0 ShapeSum: c9264852 RouteDB: 0
Post Restoration Checksum: NetGraph: d5bd23ad NumContArr: 297bcb08 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ff38eeb5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 1975 ; free virtual = 15413

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ff38eeb5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 1942 ; free virtual = 15380

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ff38eeb5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 1942 ; free virtual = 15380
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: db741e60

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 1926 ; free virtual = 15363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.082 | TNS=-0.366 | WHS=-0.239 | THS=-58.479|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8830
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8830
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f4dcb703

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 1923 ; free virtual = 15360

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f4dcb703

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3744.793 ; gain = 0.000 ; free physical = 1923 ; free virtual = 15360
Phase 3 Initial Routing | Checksum: 1c7616c03

Time (s): cpu = 00:01:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1925 ; free virtual = 15363

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2186
 Number of Nodes with overlaps = 503
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.498 | TNS=-4.495 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d86009c1

Time (s): cpu = 00:02:28 ; elapsed = 00:01:05 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1920 ; free virtual = 15349

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.338 | TNS=-2.232 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12e5396e6

Time (s): cpu = 00:02:34 ; elapsed = 00:01:10 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1921 ; free virtual = 15346

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.491 | TNS=-3.932 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 194300a7a

Time (s): cpu = 00:02:38 ; elapsed = 00:01:13 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1921 ; free virtual = 15346
Phase 4 Rip-up And Reroute | Checksum: 194300a7a

Time (s): cpu = 00:02:38 ; elapsed = 00:01:13 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1921 ; free virtual = 15346

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 138f82021

Time (s): cpu = 00:02:40 ; elapsed = 00:01:14 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1921 ; free virtual = 15346
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.250 | TNS=-1.556 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 259d6f4ba

Time (s): cpu = 00:02:41 ; elapsed = 00:01:14 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1921 ; free virtual = 15346

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 259d6f4ba

Time (s): cpu = 00:02:41 ; elapsed = 00:01:14 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1921 ; free virtual = 15346
Phase 5 Delay and Skew Optimization | Checksum: 259d6f4ba

Time (s): cpu = 00:02:41 ; elapsed = 00:01:14 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1921 ; free virtual = 15346

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f32f0863

Time (s): cpu = 00:02:43 ; elapsed = 00:01:15 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1921 ; free virtual = 15346
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.184 | TNS=-0.934 | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 286b6c1b6

Time (s): cpu = 00:02:43 ; elapsed = 00:01:15 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1921 ; free virtual = 15346
Phase 6 Post Hold Fix | Checksum: 286b6c1b6

Time (s): cpu = 00:02:43 ; elapsed = 00:01:15 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1921 ; free virtual = 15346

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.95993 %
  Global Horizontal Routing Utilization  = 7.08578 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X42Y23 -> INT_L_X42Y23
   INT_L_X44Y22 -> INT_L_X44Y22
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2b3edc8d3

Time (s): cpu = 00:02:43 ; elapsed = 00:01:15 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1921 ; free virtual = 15346

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2b3edc8d3

Time (s): cpu = 00:02:43 ; elapsed = 00:01:15 . Memory (MB): peak = 3937.250 ; gain = 192.457 ; free physical = 1921 ; free virtual = 15346

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22ce786a1

Time (s): cpu = 00:02:44 ; elapsed = 00:01:16 . Memory (MB): peak = 3953.258 ; gain = 208.465 ; free physical = 1919 ; free virtual = 15344

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.184 | TNS=-0.934 | WHS=0.042  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 22ce786a1

Time (s): cpu = 00:02:45 ; elapsed = 00:01:16 . Memory (MB): peak = 3953.258 ; gain = 208.465 ; free physical = 1919 ; free virtual = 15344
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:45 ; elapsed = 00:01:16 . Memory (MB): peak = 3953.258 ; gain = 208.465 ; free physical = 1979 ; free virtual = 15404

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
529 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:51 ; elapsed = 00:01:18 . Memory (MB): peak = 3953.258 ; gain = 208.465 ; free physical = 1979 ; free virtual = 15404
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3953.258 ; gain = 0.000 ; free physical = 1953 ; free virtual = 15400
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.runs/impl_1/design_1_2h_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_2h_wrapper_drc_routed.rpt -pb design_1_2h_wrapper_drc_routed.pb -rpx design_1_2h_wrapper_drc_routed.rpx
Command: report_drc -file design_1_2h_wrapper_drc_routed.rpt -pb design_1_2h_wrapper_drc_routed.pb -rpx design_1_2h_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.runs/impl_1/design_1_2h_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_2h_wrapper_methodology_drc_routed.rpt -pb design_1_2h_wrapper_methodology_drc_routed.pb -rpx design_1_2h_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_2h_wrapper_methodology_drc_routed.rpt -pb design_1_2h_wrapper_methodology_drc_routed.pb -rpx design_1_2h_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_2h_ip.runs/impl_1/design_1_2h_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_2h_wrapper_power_routed.rpt -pb design_1_2h_wrapper_power_summary_routed.pb -rpx design_1_2h_wrapper_power_routed.rpx
Command: report_power -file design_1_2h_wrapper_power_routed.rpt -pb design_1_2h_wrapper_power_summary_routed.pb -rpx design_1_2h_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
541 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_2h_wrapper_route_status.rpt -pb design_1_2h_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_2h_wrapper_timing_summary_routed.rpt -pb design_1_2h_wrapper_timing_summary_routed.pb -rpx design_1_2h_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_2h_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_2h_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_2h_wrapper_bus_skew_routed.rpt -pb design_1_2h_wrapper_bus_skew_routed.pb -rpx design_1_2h_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_2h_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_2h_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 4059.648 ; gain = 66.371 ; free physical = 1905 ; free virtual = 15346
INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 11:28:59 2022...
