$date
	Fri Oct 25 10:33:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module operation_block_tb $end
$var wire 8 ! result [7:0] $end
$var wire 1 " cy $end
$var reg 1 # aku_enable $end
$var reg 8 $ b_input [7:0] $end
$var reg 1 % clk $end
$var reg 3 & op_code [2:0] $end
$scope module op_bo1 $end
$var wire 1 # aku_enable $end
$var wire 1 % clk $end
$var wire 8 ' in_b [7:0] $end
$var wire 3 ( operation_code [2:0] $end
$var wire 8 ) out_result [7:0] $end
$var wire 8 * operation_result [7:0] $end
$var wire 1 " Carry_flag $end
$scope module aku_unit $end
$var wire 1 # ce $end
$var wire 1 % clk $end
$var wire 8 + data_in [7:0] $end
$var reg 8 , data_out [7:0] $end
$upscope $end
$scope module alu_unit $end
$var wire 8 - a [7:0] $end
$var wire 8 . b [7:0] $end
$var wire 3 / op [2:0] $end
$var reg 1 " CY $end
$var reg 8 0 out [7:0] $end
$var reg 9 1 sum [8:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
b1010 0
b110 /
b1010 .
bx -
bx ,
b1010 +
b1010 *
bx )
b110 (
b1010 '
b110 &
0%
b1010 $
1#
x"
bx !
$end
#50
b1010 !
b1010 )
b1010 ,
b1010 -
1%
#100
0%
0#
#150
1%
#200
0%
#250
1%
#300
0%
