========== RISC-V CPU Synthesis and Power Analysis ==========
Description: Parametric sweep: 2x2_N4
Using temporary results directory: temp_results_20251209_192621
Environment variable TEMP_RESULTS_DIR exported for TCL scripts
Execution started at Tue Dec  9 19:26:21 +0530 2025
Run metadata created: temp_results_20251209_192621/run_metadata.txt
========== Run metadata file created ==========
========== STEP 0: Git Pull ==========
Already up to date.
Git pull completed successfully
========== STEP 1: VCS Compile (CPU) ==========
Copied instruction_mem.hex to simulation directory
                         Chronologic VCS (TM)
       Version W-2024.09-SP1_Full64 -- Tue Dec  9 19:26:28 2025

                    Copyright (c) 1991 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Warning : License for product VCS-BASE-COMPILE will expire within 23 days, on: 31-dec-2025.

If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
Parsing design file 'mesh_tb.v'
Parsing included file 'mesh.v'.
Parsing included file '../node/node.v'.
Parsing included file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/alu/alu.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/fpu/fpu.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Addition_Subtraction.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Priority_Encoder.v'.
Back to file '../../accelerator/cpu_core/fpu/Addition_Subtraction.v'.
Back to file '../cpu_core/fpu/fpu.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Multiplication.v'.
Back to file '../cpu_core/fpu/fpu.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Division.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Iteration.v'.
Back to file '../../accelerator/cpu_core/fpu/Division.v'.
Back to file '../cpu_core/fpu/fpu.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Comparison.v'.
Back to file '../cpu_core/fpu/fpu.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Converter.v'.
Back to file '../cpu_core/fpu/fpu.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/reg_file/reg_file.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/f_reg_file/f_reg_file.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/immediate_generation_unit/immediate_generation_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/control_unit/control_unit.v'.
Parsing included file '../../accelerator/cpu_core/alu/../support_modules/mux_2to1_3bit.v'.
Back to file '../cpu_core/control_unit/control_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/branch_control_unit/branch_control_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/forwarding_units/ex_forward_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/forwarding_units/mem_forward_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/hazard_detection_unit/hazard_detection_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_flush_unit/pipeline_flush_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_registers/pr_if_id.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_registers/pr_id_ex.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_registers/pr_ex_mem.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_registers/pr_mem_wb.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/support_modules/plus_4_adder.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/support_modules/mux_4to1_32bit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/support_modules/mux_2to1_32bit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Back to file '../node/node.v'.
Parsing included file '../cpu_core/instruction_memory/instruction_memory.v'.
Back to file '../node/node.v'.
Parsing included file '../cpu_core/data_memory/data_memory.v'.
Back to file '../node/node.v'.
Parsing included file '../network_interface/network_interface.v'.
Parsing included file '../../accelerator/network_interface/fifo.v'.
Back to file '../network_interface/network_interface.v'.
Back to file '../node/node.v'.
Parsing included file '../router/router.v'.
Back to file '../node/node.v'.
Parsing included file '../neuron_bank/neuron_bank.v'.
Parsing included file '../neuron_core/neuron_core.v'.
Back to file '../neuron_bank/neuron_bank.v'.
Back to file '../node/node.v'.
Back to file 'mesh.v'.
Back to file 'mesh_tb.v'.
Top Level Modules:
       mesh_tb
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
9 modules and 0 UDP read.
recompiling module Addition_Subtraction
recompiling module Multiplication
recompiling module Comparison
recompiling module neuron_core
recompiling module node
recompiling module mesh_tb
6 of 9 modules done
	However, due to incremental compilation, only 6 modules need to be compiled. 
Warning : License for product VCS-BASE-COMPILE will expire within 23 days, on: 31-dec-2025.

If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/storage/synopsys/vcs/W-2024.09-SP1/linux64/lib -L/storage/synopsys/vcs/W-2024.09-SP1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _307541_archive_1.so _prev_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /storage/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /storage/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcs_save_restore_new.o /storage/synopsys/verdi/W-2024.09-SP1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .648 seconds to compile + .261 seconds to elab + .193 seconds to link
Verdi KDB elaboration done and the database successfully generated
VCS compilation completed successfully
========== STEP 2: Run Simulation ==========
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP1_Full64; Runtime version W-2024.09-SP1_Full64;  Dec  9 19:26 2025
Warning : License for product VCS-BASE-RUNTIME will expire within 23 days, on: 31-dec-2025.

If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
*Verdi* Loading libsscore_vcs202409.so
*Verdi* : FSDB_GATE & FSDB_RTL is disabled because delta cycle dumping is set.
FSDB Dumper for VCS, Release Verdi_W-2024.09-SP1, Linux x86_64/64bit, 11/30/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'novas.fsdb'
*Verdi* : Enable dumping region information.
*Verdi* : Enable dumping glitch values.
*Verdi* : Enable dumping value change sequence.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
Time:                    0 | Node(0,0) PC: xxxxxxxx Instr: xxxxxxxx Busy: I=0 D=x Haz: x | Node(1,1) PC: xxxxxxxx Instr: xxxxxxxx
Time:                   50 | Node(0,0) PC: 00000000 Instr: 00100093 Busy: I=0 D=x Haz: x | Node(1,1) PC: 00000000 Instr: 00100093
Time:                   50 | Node(0,0) PC: 00000000 Instr: 00100093 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000000 Instr: 00100093
Time:                  250 | Node(0,0) PC: 00000004 Instr: 00100093 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000004 Instr: 00100093
Time:                  350 | Node(0,0) PC: 00000008 Instr: 00000113 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000008 Instr: 00000113
Time:                  450 | Node(0,0) PC: 0000000c Instr: 00000293 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000000c Instr: 00000293
Time:                  550 | Node(0,0) PC: 00000010 Instr: 00600393 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000010 Instr: 00600393
Time:                  650 | Node(0,0) PC: 00000014 Instr: 002081b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000014 Instr: 002081b3
Time:                  750 | Node(0,0) PC: 00000018 Instr: 00008113 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000018 Instr: 00008113
Time:                  850 | Node(0,0) PC: 0000001c Instr: 00018093 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000001c Instr: 00018093
Time:                  950 | Node(0,0) PC: 00000020 Instr: 0032a023 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000020 Instr: 0032a023
Time:                 1050 | Node(0,0) PC: 00000024 Instr: 00428293 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000024 Instr: 00428293
Time:                 1150 | Node(0,0) PC: 00000028 Instr: fff38393 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000028 Instr: fff38393
Time:                 1250 | Node(0,0) PC: 0000002c Instr: 00038463 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000002c Instr: 00038463
Time:                 1350 | Node(0,0) PC: 00000030 Instr: fe5ff06f Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000030 Instr: fe5ff06f
Time:                 1450 | Node(0,0) PC: 00000034 Instr: ffc2a303 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000034 Instr: ffc2a303
Time:                 1550 | Node(0,0) PC: 00000038 Instr: 006300b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000038 Instr: 006300b3
Time:                 1650 | Node(0,0) PC: 00000014 Instr: 002081b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000014 Instr: 002081b3
Time:                 1750 | Node(0,0) PC: 00000018 Instr: 00008113 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000018 Instr: 00008113
Time:                 1850 | Node(0,0) PC: 0000001c Instr: 00018093 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000001c Instr: 00018093
Time:                 1950 | Node(0,0) PC: 00000020 Instr: 0032a023 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000020 Instr: 0032a023
Time:                 2050 | Node(0,0) PC: 00000024 Instr: 00428293 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000024 Instr: 00428293
Time:                 2150 | Node(0,0) PC: 00000028 Instr: fff38393 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000028 Instr: fff38393
Time:                 2250 | Node(0,0) PC: 0000002c Instr: 00038463 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000002c Instr: 00038463
Time:                 2350 | Node(0,0) PC: 00000030 Instr: fe5ff06f Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000030 Instr: fe5ff06f
Time:                 2450 | Node(0,0) PC: 00000034 Instr: ffc2a303 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000034 Instr: ffc2a303
Time:                 2550 | Node(0,0) PC: 00000038 Instr: 006300b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000038 Instr: 006300b3
Time:                 2650 | Node(0,0) PC: 00000014 Instr: 002081b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000014 Instr: 002081b3
Time:                 2750 | Node(0,0) PC: 00000018 Instr: 00008113 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000018 Instr: 00008113
Time:                 2850 | Node(0,0) PC: 0000001c Instr: 00018093 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000001c Instr: 00018093
Time:                 2950 | Node(0,0) PC: 00000020 Instr: 0032a023 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000020 Instr: 0032a023
Time:                 3050 | Node(0,0) PC: 00000024 Instr: 00428293 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000024 Instr: 00428293
Time:                 3150 | Node(0,0) PC: 00000028 Instr: fff38393 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000028 Instr: fff38393
Time:                 3250 | Node(0,0) PC: 0000002c Instr: 00038463 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000002c Instr: 00038463
Time:                 3350 | Node(0,0) PC: 00000030 Instr: fe5ff06f Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000030 Instr: fe5ff06f
Time:                 3450 | Node(0,0) PC: 00000034 Instr: ffc2a303 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000034 Instr: ffc2a303
Time:                 3550 | Node(0,0) PC: 00000038 Instr: 006300b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000038 Instr: 006300b3
Time:                 3650 | Node(0,0) PC: 00000014 Instr: 002081b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000014 Instr: 002081b3
Time:                 3750 | Node(0,0) PC: 00000018 Instr: 00008113 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000018 Instr: 00008113
Time:                 3850 | Node(0,0) PC: 0000001c Instr: 00018093 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000001c Instr: 00018093
Time:                 3950 | Node(0,0) PC: 00000020 Instr: 0032a023 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000020 Instr: 0032a023
Time:                 4050 | Node(0,0) PC: 00000024 Instr: 00428293 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000024 Instr: 00428293
Time:                 4150 | Node(0,0) PC: 00000028 Instr: fff38393 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000028 Instr: fff38393
Time:                 4250 | Node(0,0) PC: 0000002c Instr: 00038463 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000002c Instr: 00038463
Time:                 4350 | Node(0,0) PC: 00000030 Instr: fe5ff06f Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000030 Instr: fe5ff06f
Time:                 4450 | Node(0,0) PC: 00000034 Instr: ffc2a303 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000034 Instr: ffc2a303
Time:                 4550 | Node(0,0) PC: 00000038 Instr: 006300b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000038 Instr: 006300b3
Time:                 4650 | Node(0,0) PC: 00000014 Instr: 002081b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000014 Instr: 002081b3
Time:                 4750 | Node(0,0) PC: 00000018 Instr: 00008113 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000018 Instr: 00008113
Time:                 4850 | Node(0,0) PC: 0000001c Instr: 00018093 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000001c Instr: 00018093
Time:                 4950 | Node(0,0) PC: 00000020 Instr: 0032a023 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000020 Instr: 0032a023
Time:                 5050 | Node(0,0) PC: 00000024 Instr: 00428293 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000024 Instr: 00428293
Time:                 5150 | Node(0,0) PC: 00000028 Instr: fff38393 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000028 Instr: fff38393
Time:                 5250 | Node(0,0) PC: 0000002c Instr: 00038463 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000002c Instr: 00038463
Time:                 5350 | Node(0,0) PC: 00000030 Instr: fe5ff06f Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000030 Instr: fe5ff06f
Time:                 5450 | Node(0,0) PC: 00000034 Instr: ffc2a303 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000034 Instr: ffc2a303
Time:                 5550 | Node(0,0) PC: 00000038 Instr: 006300b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000038 Instr: 006300b3
Time:                 5650 | Node(0,0) PC: 00000014 Instr: 002081b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000014 Instr: 002081b3
Time:                 5750 | Node(0,0) PC: 00000018 Instr: 00008113 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000018 Instr: 00008113
Time:                 5850 | Node(0,0) PC: 0000001c Instr: 00018093 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000001c Instr: 00018093
Time:                 5950 | Node(0,0) PC: 00000020 Instr: 0032a023 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000020 Instr: 0032a023
Time:                 6050 | Node(0,0) PC: 00000024 Instr: 00428293 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000024 Instr: 00428293
Time:                 6150 | Node(0,0) PC: 00000028 Instr: fff38393 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000028 Instr: fff38393
Time:                 6250 | Node(0,0) PC: 0000002c Instr: 00038463 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000002c Instr: 00038463
Time:                 6350 | Node(0,0) PC: 00000030 Instr: fe5ff06f Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000030 Instr: fe5ff06f
Time:                 6450 | Node(0,0) PC: 00000034 Instr: ffc2a303 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000034 Instr: ffc2a303
Time:                 6650 | Node(0,0) PC: 00000038 Instr: 006300b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000038 Instr: 006300b3
Time:                 6750 | Node(0,0) PC: 0000003c Instr: fc9ff06f Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000003c Instr: fc9ff06f
Time:                 6750 | Node(0,0) PC: 0000003c Instr: fc9ff06f Busy: I=0 D=0 Haz: 1 | Node(1,1) PC: 0000003c Instr: fc9ff06f
Time:                 6850 | Node(0,0) PC: 0000003c Instr: fc9ff06f Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000003c Instr: fc9ff06f
Time:                 6950 | Node(0,0) PC: 00000040 Instr: 00000000 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000040 Instr: 00000000
Time:                 7050 | Node(0,0) PC: 00000044 Instr: 00000000 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000044 Instr: 00000000
Time:                 7150 | Node(0,0) PC: 00000004 Instr: 00100093 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000004 Instr: 00100093
Time:                 7250 | Node(0,0) PC: 00000008 Instr: 00000113 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000008 Instr: 00000113
Time:                 7350 | Node(0,0) PC: 0000000c Instr: 00000293 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000000c Instr: 00000293
Time:                 7450 | Node(0,0) PC: 00000010 Instr: 00600393 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000010 Instr: 00600393
Time:                 7550 | Node(0,0) PC: 00000014 Instr: 002081b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000014 Instr: 002081b3
Time:                 7650 | Node(0,0) PC: 00000018 Instr: 00008113 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000018 Instr: 00008113
Time:                 7750 | Node(0,0) PC: 0000001c Instr: 00018093 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000001c Instr: 00018093
Time:                 7850 | Node(0,0) PC: 00000020 Instr: 0032a023 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000020 Instr: 0032a023
Time:                 7950 | Node(0,0) PC: 00000024 Instr: 00428293 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000024 Instr: 00428293
Time:                 8050 | Node(0,0) PC: 00000028 Instr: fff38393 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000028 Instr: fff38393
Time:                 8150 | Node(0,0) PC: 0000002c Instr: 00038463 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000002c Instr: 00038463
Time:                 8250 | Node(0,0) PC: 00000030 Instr: fe5ff06f Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000030 Instr: fe5ff06f
Time:                 8350 | Node(0,0) PC: 00000034 Instr: ffc2a303 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000034 Instr: ffc2a303
Time:                 8450 | Node(0,0) PC: 00000038 Instr: 006300b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000038 Instr: 006300b3
Time:                 8550 | Node(0,0) PC: 00000014 Instr: 002081b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000014 Instr: 002081b3
Time:                 8650 | Node(0,0) PC: 00000018 Instr: 00008113 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000018 Instr: 00008113
Time:                 8750 | Node(0,0) PC: 0000001c Instr: 00018093 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000001c Instr: 00018093
Time:                 8850 | Node(0,0) PC: 00000020 Instr: 0032a023 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000020 Instr: 0032a023
Time:                 8950 | Node(0,0) PC: 00000024 Instr: 00428293 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000024 Instr: 00428293
Time:                 9050 | Node(0,0) PC: 00000028 Instr: fff38393 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000028 Instr: fff38393
Time:                 9150 | Node(0,0) PC: 0000002c Instr: 00038463 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000002c Instr: 00038463
Time:                 9250 | Node(0,0) PC: 00000030 Instr: fe5ff06f Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000030 Instr: fe5ff06f
Time:                 9350 | Node(0,0) PC: 00000034 Instr: ffc2a303 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000034 Instr: ffc2a303
Time:                 9450 | Node(0,0) PC: 00000038 Instr: 006300b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000038 Instr: 006300b3
Time:                 9550 | Node(0,0) PC: 00000014 Instr: 002081b3 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000014 Instr: 002081b3
Time:                 9650 | Node(0,0) PC: 00000018 Instr: 00008113 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000018 Instr: 00008113
Time:                 9750 | Node(0,0) PC: 0000001c Instr: 00018093 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000001c Instr: 00018093
Time:                 9850 | Node(0,0) PC: 00000020 Instr: 0032a023 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000020 Instr: 0032a023
Time:                 9950 | Node(0,0) PC: 00000024 Instr: 00428293 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000024 Instr: 00428293
Time:                10050 | Node(0,0) PC: 00000028 Instr: fff38393 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000028 Instr: fff38393
Time:                10150 | Node(0,0) PC: 0000002c Instr: 00038463 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000002c Instr: 00038463
$finish called from file "mesh_tb.v", line 41.
$finish at simulation time                10200
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1020000 ps
CPU Time:      0.240 seconds;       Data structure size:   0.9Mb
Tue Dec  9 19:26:32 2025
Simulation completed successfully
Library directory 'cpu_LIB' already exists.
Removing existing library directory before synthesis to avoid errors...
========== STEP 3: RTL Synthesis ==========
Running with proper PrimeTime shell command...



                               RTL Architect (TM)

               Version V-2023.12-SP5-3 for linux64 - Dec 17, 2024
                           Base build date 11/18/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
#!/bin/tcsh -f
# =============================================================================
# RISC-V CPU RTL Analysis and Synthesis Script for SKY130
# =============================================================================
# Description: This script performs RTL analysis, synthesis, and power 
#              analysis for the RISC-V CPU using SKY130 technology
# Author: CO502 Group 1
# Technology: SKY130 130nm Process
# =============================================================================
# Load shared configuration
source config.tcl
Loading shared configuration...
Using environment TEMP_RESULTS_DIR: temp_results_20251209_192621
Configuration loaded successfully
  Design: mesh
  Technology: SKY130 130nm
  Cores: 8
  Results directory: temp_results_20251209_192621
# -----------------------------------------------------------------------------
# Configuration and Setup
# -----------------------------------------------------------------------------
puts "========== Starting RTL Analysis and Synthesis =========="
========== Starting RTL Analysis and Synthesis ==========
puts "Technology: SKY130 130nm"
Technology: SKY130 130nm
puts "Design: RISC-V CPU Pipeline"
Design: RISC-V CPU Pipeline
# Configure mismatch handling
set_current_mismatch_config auto_fix 
1
set_attribute [get_mismatch_types missing_logical_reference] current_repair(auto_fix) create_blackbox
Warning: Changing current repair(handler) for a mismatch type in between a flow is not recommended. (DMM-011)
{missing_logical_reference}
# Set host options for parallel processing
set_host_options -max_cores $CORES
1
puts "Using $CORES cores for power analysis"
Using 8 cores for power analysis
# Application options
set_app_options -list {plan.macro.allow_unmapped_design true}
plan.macro.allow_unmapped_design true
# -----------------------------------------------------------------------------
# Library Setup
# -----------------------------------------------------------------------------
puts "========== Setting up SKY130 Libraries =========="
========== Setting up SKY130 Libraries ==========
# Search paths for libraries and source files
set search_path $SEARCH_PATHS
* ./ ../../accelerator/mesh ../../accelerator/cpu_core/cpu ../../accelerator/cpu_core/ ../../accelerator/cpu_core/fpu/ ../../accelerator/network_interface  /tech/sky130/libs/sky130_library/ndm
# Create design library with SKY130 reference libraries
create_lib $LIB_NAME \
    -ref_libs "$REF_LIBS" \
    -technology $TECH_TF
Information: The command 'create_lib' cleared the undo history. (UNDO-016)
Warning: sky130_fd_sc_hd.tf line 26, unsupported syntax 'fatWireViaKeepoutMode' in 'Technology' section. It will be ignored. (TECH-002)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 846) (TECH-026)
Warning: Layer 'via4/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 846) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 854) (TECH-026)
Warning: Layer 'via4/met5' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 854) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 862) (TECH-026)
Warning: Layer 'via3/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 862) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 870) (TECH-026)
Warning: Layer 'via3/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 870) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 878) (TECH-026)
Warning: Layer 'via2/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 878) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 886) (TECH-026)
Warning: Layer 'via2/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 886) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 894) (TECH-026)
Warning: Layer 'via/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 894) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 902) (TECH-026)
Warning: Layer 'via/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 902) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 910) (TECH-026)
Warning: Layer 'mcon/li1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 910) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 918) (TECH-026)
Warning: Layer 'mcon/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 918) (TECH-026)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met4'. (sky130_fd_sc_hd.tf line 851) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met5'. (sky130_fd_sc_hd.tf line 859) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met3'. (sky130_fd_sc_hd.tf line 867) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met4'. (sky130_fd_sc_hd.tf line 875) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met2'. (sky130_fd_sc_hd.tf line 883) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met3'. (sky130_fd_sc_hd.tf line 891) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met1'. (sky130_fd_sc_hd.tf line 899) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met2'. (sky130_fd_sc_hd.tf line 907) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'li1'. (sky130_fd_sc_hd.tf line 915) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'met1'. (sky130_fd_sc_hd.tf line 923) (TECH-034)
Information: Loading technology file '/tech/sky130/libs/sky130_fd_sc_hd/sky130_fd_sc_hd.tf' (FILE-007)
{cpu_LIB}
puts "SKY130 libraries loaded successfully"
SKY130 libraries loaded successfully
# -----------------------------------------------------------------------------
# Design Analysis and Elaboration
# -----------------------------------------------------------------------------
puts "========== Analyzing and Elaborating Design =========="
========== Analyzing and Elaborating Design ==========
# Analyze RTL source files
analyze -f sv -vcs "-f $FILELIST"
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Parsing vcs commands file -f src.f
Compiling source file ../../accelerator/mesh/mesh.v
Opening include file ../../accelerator/mesh/../node/node.v
Opening include file ../../accelerator/mesh/../cpu_core/cpu/cpu.v
Opening include file ../../accelerator/mesh/../cpu_core/alu/alu.v
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:47: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:48: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:49: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:50: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:51: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:54: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:55: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:58: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:61: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:62: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:65: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:68: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:90: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:94: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:95: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:98: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:99: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../accelerator/mesh/../cpu_core/fpu/fpu.v
Opening include file ../../accelerator/cpu_core//fpu/Addition_Subtraction.v
Opening include file ../../accelerator/cpu_core//fpu/Priority_Encoder.v
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:74: delay controls are ignored for synthesis. (VER-176)
Warning:  ../../accelerator/cpu_core//fpu/Addition_Subtraction.v:43: the undeclared symbol 'exp_a' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../accelerator/cpu_core//fpu/Addition_Subtraction.v:44: the undeclared symbol 'exp_b' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file ../../accelerator/cpu_core//fpu/Multiplication.v
Opening include file ../../accelerator/cpu_core//fpu/Division.v
Opening include file ../../accelerator/cpu_core//fpu/Iteration.v
Opening include file ../../accelerator/cpu_core//fpu/Comparison.v
Opening include file ../../accelerator/cpu_core//fpu/Converter.v
Opening include file ../../accelerator/mesh/../cpu_core/reg_file/reg_file.v
Warning:  ../../accelerator/mesh/../cpu_core/reg_file/reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/reg_file/reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v
Warning:  ../../accelerator/mesh/../cpu_core/reg_file/reg_file.v:25: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/reg_file/reg_file.v:32: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v:16: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../accelerator/mesh/../cpu_core/immediate_generation_unit/immediate_generation_unit.v
Warning:  ../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v:26: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v:33: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v
Opening include file ../../accelerator/cpu_core/cpu/../support_modules/mux_2to1_3bit.v
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:59: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:66: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:67: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:76: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:81: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:108: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:123: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:141: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:152: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:159: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:160: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:164: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:171: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:172: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:179: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:184: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:201: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:208: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:222: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:236: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../accelerator/mesh/../cpu_core/branch_control_unit/branch_control_unit.v
Opening include file ../../accelerator/mesh/../cpu_core/forwarding_units/ex_forward_unit.v
Warning:  ../../accelerator/mesh/../cpu_core/branch_control_unit/branch_control_unit.v:22: delay controls are ignored for synthesis. (VER-176)
Opening include file ../../accelerator/mesh/../cpu_core/forwarding_units/mem_forward_unit.v
Opening include file ../../accelerator/mesh/../cpu_core/hazard_detection_unit/hazard_detection_unit.v
Opening include file ../../accelerator/mesh/../cpu_core/pipeline_flush_unit/pipeline_flush_unit.v
Opening include file ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_if_id.v
Opening include file ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_if_id.v:17: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_if_id.v:18: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_if_id.v:22: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_if_id.v:23: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:72: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:73: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:79: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:80: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:81: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:82: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:83: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:84: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:85: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:100: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:101: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:102: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:44: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:45: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:72: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:73: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../accelerator/mesh/../cpu_core/support_modules/plus_4_adder.v
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:35: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:36: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:37: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:38: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:39: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:40: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/support_modules/plus_4_adder.v:8: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../accelerator/mesh/../cpu_core/support_modules/mux_4to1_32bit.v
Opening include file ../../accelerator/mesh/../cpu_core/support_modules/mux_2to1_32bit.v
Opening include file ../../accelerator/mesh/../cpu_core/instruction_memory/instruction_memory.v
Opening include file ../../accelerator/mesh/../cpu_core/data_memory/data_memory.v
Opening include file ../../accelerator/mesh/../network_interface/network_interface.v
Opening include file ../../accelerator/network_interface/fifo.v
Opening include file ../../accelerator/mesh/../router/router.v
Opening include file ../../accelerator/mesh/../neuron_bank/neuron_bank.v
Opening include file ../../accelerator/mesh/../neuron_core/neuron_core.v
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:80: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:100: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:105: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:112: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:117: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:126: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:127: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:128: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:132: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:133: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:134: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:136: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../neuron_core/neuron_core.v:137: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Elapsed = 00:00:00.07, CPU = 00:00:00.06
1
# Get configuration parameters from environment if available
if {[info exists ::env(CONFIG_NEURONS)]} {
    set NUM_NEURONS $::env(CONFIG_NEURONS)
    puts "Using NUM_NEURONS from environment: $NUM_NEURONS"
} else {
    set NUM_NEURONS 4
    puts "Using default NUM_NEURONS: $NUM_NEURONS"
}
Using NUM_NEURONS from environment: 4
# Elaborate the design with parameters
puts "Elaborating design with NUM_NEURONS=$NUM_NEURONS"
Elaborating design with NUM_NEURONS=4
elaborate $DESIGN_NAME -parameters "NUM_NEURONS=$NUM_NEURONS"
Presto compilation completed successfully. (mesh_NUM_NEURONS4)
Information: Elaborating HDL template WORK:node instantiated from 'mesh_NUM_NEURONS4' with the parameters {ADDR_X=0,ADDR_Y=0,NUM_NEURONS=4}. (ELAB-193)
Presto compilation completed successfully. (node_ADDR_X0_ADDR_Y0_NUM_NEURONS4)
Information: Elaborating HDL template WORK:node instantiated from 'mesh_NUM_NEURONS4' with the parameters {ADDR_X=1,ADDR_Y=0,NUM_NEURONS=4}. (ELAB-193)
Presto compilation completed successfully. (node_ADDR_X1_ADDR_Y0_NUM_NEURONS4)
Information: Elaborating HDL template WORK:node instantiated from 'mesh_NUM_NEURONS4' with the parameters {ADDR_X=0,ADDR_Y=1,NUM_NEURONS=4}. (ELAB-193)
Presto compilation completed successfully. (node_ADDR_X0_ADDR_Y1_NUM_NEURONS4)
Information: Elaborating HDL template WORK:node instantiated from 'mesh_NUM_NEURONS4' with the parameters {ADDR_X=1,ADDR_Y=1,NUM_NEURONS=4}. (ELAB-193)
Presto compilation completed successfully. (node_ADDR_X1_ADDR_Y1_NUM_NEURONS4)
Information: Elaborating HDL template WORK:cpu instantiated from 'node_ADDR_X0_ADDR_Y0_NUM_NEURONS4'. (ELAB-193)

Inferred memory devices in process
	in routine cpu line 308 in file
		'../../accelerator/mesh/../cpu_core/cpu/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PC_reg        | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cpu)
Information: Elaborating HDL template WORK:instruction_memory instantiated from 'node_ADDR_X0_ADDR_Y0_NUM_NEURONS4'. (ELAB-193)

Inferred memory devices in process
	in routine instruction_memory line 13 in file
		'../../accelerator/mesh/../cpu_core/instruction_memory/instruction_memory.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    BUSYWAIT_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (instruction_memory)
Information: Elaborating HDL template WORK:data_memory instantiated from 'node_ADDR_X0_ADDR_Y0_NUM_NEURONS4'. (ELAB-193)
Warning:  ../../accelerator/mesh/../cpu_core/data_memory/data_memory.v:29: The statements in initial blocks are ignored. (VER-281)

Statistics for case statements in always block at line 33 in file
	'../../accelerator/mesh/../cpu_core/data_memory/data_memory.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |     no/auto      |
===============================================

Statistics for case statements in always block at line 59 in file
	'../../accelerator/mesh/../cpu_core/data_memory/data_memory.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            61            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_memory line 33 in file
		'../../accelerator/mesh/../cpu_core/data_memory/data_memory.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 8192  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (data_memory)
Module: data_memory, Elapsed Time: 00:00:07, CPU Time: 00:00:06, Total Mem: 704.52 MB, Mem: 283.00 MB, Time: Tue Dec  9 19:26:49 2025
Information: Elaborating HDL template WORK:neuron_bank instantiated from 'node_ADDR_X0_ADDR_Y0_NUM_NEURONS4' with the parameters {NUM_NEURONS=4}. (ELAB-193)

Statistics for case statements in always block at line 82 in file
	'../../accelerator/mesh/../neuron_bank/neuron_bank.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           101            |     no/auto      |
===============================================

Statistics for case statements in always block at line 119 in file
	'../../accelerator/mesh/../neuron_bank/neuron_bank.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           122            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine neuron_bank_NUM_NEURONS4 line 82 in file
		'../../accelerator/mesh/../neuron_bank/neuron_bank.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  start_updates_reg  | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|  start_resets_reg   | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    params_a_reg     | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|    params_b_reg     | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|    params_c_reg     | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|    params_d_reg     | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|   params_vth_reg    | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|    inputs_i_reg     | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|      modes_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (neuron_bank_NUM_NEURONS4)
Information: Elaborating HDL template WORK:network_interface instantiated from 'node_ADDR_X0_ADDR_Y0_NUM_NEURONS4'. (ELAB-193)
Presto compilation completed successfully. (network_interface)
Information: Elaborating HDL template WORK:router instantiated from 'node_ADDR_X0_ADDR_Y0_NUM_NEURONS4' with the parameters {ADDR_X=0,ADDR_Y=0}. (ELAB-193)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)

Inferred memory devices in process
	in routine router_ADDR_X0_ADDR_Y0 line 85 in file
		'../../accelerator/mesh/../router/router.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rr_ptr_reg      | Flip-flop |  15   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (router_ADDR_X0_ADDR_Y0)
Information: Elaborating HDL template WORK:router instantiated from 'node_ADDR_X1_ADDR_Y0_NUM_NEURONS4' with the parameters {ADDR_X=1,ADDR_Y=0}. (ELAB-193)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)

Inferred memory devices in process
	in routine router_ADDR_X1_ADDR_Y0 line 85 in file
		'../../accelerator/mesh/../router/router.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rr_ptr_reg      | Flip-flop |  15   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (router_ADDR_X1_ADDR_Y0)
Information: Elaborating HDL template WORK:router instantiated from 'node_ADDR_X0_ADDR_Y1_NUM_NEURONS4' with the parameters {ADDR_X=0,ADDR_Y=1}. (ELAB-193)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)

Inferred memory devices in process
	in routine router_ADDR_X0_ADDR_Y1 line 85 in file
		'../../accelerator/mesh/../router/router.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rr_ptr_reg      | Flip-flop |  15   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (router_ADDR_X0_ADDR_Y1)
Information: Elaborating HDL template WORK:router instantiated from 'node_ADDR_X1_ADDR_Y1_NUM_NEURONS4' with the parameters {ADDR_X=1,ADDR_Y=1}. (ELAB-193)

Inferred memory devices in process
	in routine router_ADDR_X1_ADDR_Y1 line 85 in file
		'../../accelerator/mesh/../router/router.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rr_ptr_reg      | Flip-flop |  15   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (router_ADDR_X1_ADDR_Y1)
Information: Elaborating HDL template WORK:plus_4_adder instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (plus_4_adder)
Information: Elaborating HDL template WORK:mux_2to1_32bit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (mux_2to1_32bit)
Information: Elaborating HDL template WORK:pr_if_id instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_if_id line 13 in file
		'../../accelerator/mesh/../cpu_core/pipeline_registers/pr_if_id.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| ID_INSTRUCTION_reg  | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      ID_PC_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pr_if_id)
Information: Elaborating HDL template WORK:control_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (control_unit)
Information: Elaborating HDL template WORK:reg_file instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine reg_file line 19 in file
		'../../accelerator/mesh/../cpu_core/reg_file/reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGISTERS_reg    | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (reg_file)
Information: Elaborating HDL template WORK:f_reg_file instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine f_reg_file line 20 in file
		'../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGISTERS_reg    | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (f_reg_file)
Information: Elaborating HDL template WORK:immediate_generation_unit instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 18 in file
	'../../accelerator/mesh/../cpu_core/immediate_generation_unit/immediate_generation_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully. (immediate_generation_unit)
Information: Elaborating HDL template WORK:hazard_detection_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (hazard_detection_unit)
Information: Elaborating HDL template WORK:pipeline_flush_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (pipeline_flush_unit)
Information: Elaborating HDL template WORK:pr_id_ex instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_id_ex line 47 in file
		'../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v'.
=============================================================================================
|           Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=============================================================================================
|      EX_WB_VALUE_SELECT_reg       | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|             EX_PC_reg             | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_REG_DATA1_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_NET_WRITE_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          EX_NET_READ_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         EX_REG_DATA2_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA1_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA2_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA3_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_IMMEDIATE_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_WRITE_ADDR_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR1_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR2_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR3_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_ALU_SELECT_reg         | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | N  | N  |
|      EX_OPERAND1_SELECT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      EX_OPERAND2_SELECT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         EX_FPU_SELECT_reg         | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|          EX_REG_TYPE_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|        EX_REG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       EX_FREG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EX_DATA_MEM_WRITE_DATA_SELECT_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       EX_DATA_MEM_WRITE_reg       | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_DATA_MEM_READ_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|        EX_BRANCH_CTRL_reg         | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
=============================================================================================
Presto compilation completed successfully. (pr_id_ex)
Information: Elaborating HDL template WORK:mux_4to1_32bit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (mux_4to1_32bit)
Information: Elaborating HDL template WORK:alu instantiated from 'cpu'. (ELAB-193)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:58: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:68: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:81: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:84: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:94: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:98: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 72 in file
	'../../accelerator/mesh/../cpu_core/alu/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 102 in file
	'../../accelerator/mesh/../cpu_core/alu/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
===============================================
Presto compilation completed successfully. (alu)
Information: Elaborating HDL template WORK:fpu instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 100 in file
	'../../accelerator/mesh/../cpu_core/fpu/fpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fpu)
Information: Elaborating HDL template WORK:branch_control_unit instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 20 in file
	'../../accelerator/mesh/../cpu_core/branch_control_unit/branch_control_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully. (branch_control_unit)
Information: Elaborating HDL template WORK:ex_forward_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (ex_forward_unit)
Information: Elaborating HDL template WORK:pr_ex_mem instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_ex_mem line 37 in file
		'../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
|      MEM_WB_VALUE_SELECT_reg       | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|             MEM_PC_reg             | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_ALU_OUT_reg           | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         MEM_REG_DATA2_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_FPU_OUT_reg           | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         MEM_FREG_DATA2_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_REG_WRITE_ADDR_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_REG_READ_ADDR2_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_REG_TYPE_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|        MEM_REG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       MEM_FREG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         MEM_NET_WRITE_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          MEM_NET_READ_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| MEM_DATA_MEM_WRITE_DATA_SELECT_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       MEM_DATA_MEM_WRITE_reg       | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_DATA_MEM_READ_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
==============================================================================================
Presto compilation completed successfully. (pr_ex_mem)
Information: Elaborating HDL template WORK:mem_forward_unit instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine mem_forward_unit line 17 in file
		'../../accelerator/mesh/../cpu_core/forwarding_units/mem_forward_unit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   MEM_FWD_SEL_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (mem_forward_unit)
Information: Elaborating HDL template WORK:pr_mem_wb instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_mem_wb line 31 in file
		'../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|  WB_WB_VALUE_SELECT_reg   | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|         WB_PC_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      WB_ALU_OUT_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
| WB_DATA_MEM_READ_DATA_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      WB_FPU_OUT_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|   WB_REG_WRITE_ADDR_reg   | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|    WB_REG_WRITE_EN_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_FREG_WRITE_EN_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_DATA_MEM_READ_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (pr_mem_wb)
Information: Elaborating HDL template WORK:neuron_core instantiated from 'neuron_bank_NUM_NEURONS4'. (ELAB-193)

Inferred memory devices in process
	in routine neuron_core line 91 in file
		'../../accelerator/mesh/../neuron_core/neuron_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  reset_pending_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        V_reg        | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|        U_reg        | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      busy_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| spike_detected_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| update_pending_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (neuron_core)
Information: Elaborating HDL template WORK:fifo instantiated from 'network_interface' with the parameters {DEPTH=16,DATA_WIDTH=32}. (ELAB-193)

Inferred memory devices in process
	in routine fifo_DEPTH16_DATA_WIDTH32 line 22 in file
		'../../accelerator/network_interface/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | Y  | N  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     rd_ptr_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      dout_reg       | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_DEPTH16_DATA_WIDTH32)
Information: Elaborating HDL template WORK:mux_2to1_3bit instantiated from 'control_unit'. (ELAB-193)
Presto compilation completed successfully. (mux_2to1_3bit)
Information: Elaborating HDL template WORK:Addition_Subtraction instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Addition_Subtraction)
Information: Elaborating HDL template WORK:Multiplication instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Multiplication)
Information: Elaborating HDL template WORK:Division instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Division)
Information: Elaborating HDL template WORK:Comparison instantiated from 'fpu'. (ELAB-193)

Inferred memory devices in process
	in routine Comparison line 15 in file
		'../../accelerator/cpu_core//fpu/Comparison.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     result_reg      | Latch |   1   |  N  | Y  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (Comparison)
Information: Elaborating HDL template WORK:Floating_Point_to_Integer instantiated from 'fpu'. (ELAB-193)

Inferred memory devices in process
	in routine Floating_Point_to_Integer line 17 in file
		'../../accelerator/cpu_core//fpu/Converter.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|  Integer_Value_reg  | Latch |  23   |  Y  | Y  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (Floating_Point_to_Integer)
Information: Elaborating HDL template WORK:priority_encoder instantiated from 'Addition_Subtraction'. (ELAB-193)

Statistics for case statements in always block at line 19 in file
	'../../accelerator/cpu_core//fpu/Priority_Encoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================
Presto compilation completed successfully. (priority_encoder)
Information: Elaborating HDL template WORK:Iteration instantiated from 'Division'. (ELAB-193)
Presto compilation completed successfully. (Iteration)
Information: Reading Verilog into new design 'mesh_NUM_NEURONS4' in library 'cpu_LIB'. (VR-012)
Information: Design elaboration summary: (FLW-8550)
Number of modules read: 42
Top level ports:        2
Total in all modules
  Ports:                6496
  Nets:                 112939
  Instances:            60253
Design summary end. (FLW-8551)
Elapsed = 00:00:11.64, CPU = 00:00:11.05
1
set_top_module $TOP_MODULE
Error: Cannot find module 'mesh' in design 'mesh_NUM_NEURONS4' (DES-002)
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Error: 0
      	Use error_info for more info. (CMD-013)
Information: script '/storage/e19129/projects/neuromorphic/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs/code/power/power_v6/rtla.tcl'
            	stopped at line 67 due to error. (CMD-081)
Extended error info:
0
    while executing
"set_top_module $TOP_MODULE"
    (file "/storage/e19129/projects/neuromorphic/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs/code/power/power_v6/rtla.tcl" line 67)
 -- End Extended Error Info
rtl_shell> 