{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677273353139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677273353139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 16:15:53 2023 " "Processing started: Fri Feb 24 16:15:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677273353139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677273353139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SevenSegment -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SevenSegment -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677273353139 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677273353410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-main " "Found design unit 1: top-main" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677273353667 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677273353667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677273353667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677273353687 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr0 top.vhd(8) " "VHDL Signal Declaration warning at top.vhd(8): used implicit default value for signal \"ledr0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1677273353688 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0 top.vhd(19) " "VHDL Process Statement warning at top.vhd(19): signal \"s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1677273353688 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0 top.vhd(21) " "VHDL Process Statement warning at top.vhd(21): signal \"s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1677273353688 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex0 top.vhd(18) " "VHDL Process Statement warning at top.vhd(18): inferring latch(es) for signal or variable \"hex0\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1677273353688 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] top.vhd(18) " "Inferred latch for \"hex0\[0\]\" at top.vhd(18)" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677273353689 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] top.vhd(18) " "Inferred latch for \"hex0\[1\]\" at top.vhd(18)" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677273353689 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] top.vhd(18) " "Inferred latch for \"hex0\[2\]\" at top.vhd(18)" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677273353689 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] top.vhd(18) " "Inferred latch for \"hex0\[3\]\" at top.vhd(18)" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677273353689 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] top.vhd(18) " "Inferred latch for \"hex0\[4\]\" at top.vhd(18)" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677273353689 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] top.vhd(18) " "Inferred latch for \"hex0\[5\]\" at top.vhd(18)" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677273353689 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] top.vhd(18) " "Inferred latch for \"hex0\[6\]\" at top.vhd(18)" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677273353689 "|top"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr0 GND " "Pin \"ledr0\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677273353954 "|top|ledr0"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677273353954 "|top|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677273353954 "|top|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] VCC " "Pin \"hex0\[6\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677273353954 "|top|hex0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1677273353954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677273354047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677273354047 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s1 " "No output dependent on input pin \"s1\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677273354072 "|top|s1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s2 " "No output dependent on input pin \"s2\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/7SegmentDisplay/top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677273354072 "|top|s2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677273354072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677273354072 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677273354072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677273354072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677273354086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 16:15:54 2023 " "Processing ended: Fri Feb 24 16:15:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677273354086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677273354086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677273354086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677273354086 ""}
