#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Mar 22 09:15:27 2017
# Process ID: 2240
# Log file: E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.runs/synth_1/Segment.vds
# Journal file: E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Segment.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib {
#   E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.srcs/sources_1/imports/new/Decoder.vhd
#   E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.srcs/sources_1/new/Segment.vhd
# }
# read_xdc E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.cache/wt [current_project]
# set_property parent.project_dir E:/Project_8Digit_BCD_teller [current_project]
# catch { write_hwdef -file Segment.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Segment -part xc7a100tcsg324-1
Command: synth_design -top Segment -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 223.504 ; gain = 92.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Segment' [E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.srcs/sources_1/new/Segment.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Decoder' [E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.srcs/sources_1/imports/new/Decoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (1#1) [E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.srcs/sources_1/imports/new/Decoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Segment' (2#1) [E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.srcs/sources_1/new/Segment.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 257.453 ; gain = 126.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
Finished Parsing XDC File [E:/Project_8Digit_BCD_teller/Project_8Digit_BCD_teller.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 457.988 ; gain = 327.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 457.988 ; gain = 327.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 457.988 ; gain = 327.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Segment 
Detailed RTL Component Info : 
Module Decoder 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 457.988 ; gain = 327.098
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design Segment has an empty top module
WARNING: [Synth 8-3917] design Segment has port seg[7] driven by constant 0
WARNING: [Synth 8-3917] design Segment has port seg[6] driven by constant 0
WARNING: [Synth 8-3917] design Segment has port seg[5] driven by constant 0
WARNING: [Synth 8-3917] design Segment has port seg[4] driven by constant 0
WARNING: [Synth 8-3917] design Segment has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Segment has port seg[2] driven by constant 0
WARNING: [Synth 8-3917] design Segment has port seg[1] driven by constant 0
WARNING: [Synth 8-3917] design Segment has port seg[0] driven by constant 0
WARNING: [Synth 8-3917] design Segment has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design Segment has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design Segment has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design Segment has port an[4] driven by constant 0
WARNING: [Synth 8-3917] design Segment has port an[3] driven by constant 0
WARNING: [Synth 8-3917] design Segment has port an[2] driven by constant 0
WARNING: [Synth 8-3917] design Segment has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Segment has port an[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 457.988 ; gain = 327.098
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 457.988 ; gain = 327.098
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 457.988 ; gain = 327.098
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 457.988 ; gain = 327.098
Finished Parallel Section  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 457.988 ; gain = 327.098
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 517.336 ; gain = 386.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 517.336 ; gain = 386.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 526.492 ; gain = 395.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 526.492 ; gain = 395.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 526.492 ; gain = 395.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 526.492 ; gain = 395.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 526.492 ; gain = 395.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 526.492 ; gain = 395.602
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 527.887 ; gain = 354.840
# write_checkpoint Segment.dcp
# report_utilization -file Segment_utilization_synth.rpt -pb Segment_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 527.887 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 09:15:50 2017...
