/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:3.1-15.10" *)
(* top =  1  *)
module gate(out);
  (* src = "dut.sv:3.13-3.16" *)
  output [9:0] out;
  wire [9:0] out;
  wire \blk[0].sub.x ;
  (* src = "dut.sv:4.16-4.17" *)
  wire [3:0] x;
  assign \blk[0].sub.x  = 1'h1;
  assign out = 10'b0000?00101;
  assign x = 4'h2;
endmodule
