In order to avoid the input condition SR = 11, an inverter is included, as shown in Figure
6.1.21. SR can be either 01 or 10. For SR = 10, the ﬂip-ﬂop sets (i.e., Q ¯Q = 10) whereas for
SR = 01 it resets (i.e., Q ¯Q = 01). Thus, the output replicates the input state, but with a delay