Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Jan  6 22:26:04 2019
| Host             : evelovely running 64-bit major release  (build 9200)
| Command          : report_power -file ethernet_test_power_routed.rpt -pb ethernet_test_power_summary_routed.pb -rpx ethernet_test_power_routed.rpx
| Design           : ethernet_test
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 20.549 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 20.069                           |
| Device Static (W)        | 0.480                            |
| Effective TJA (C/W)      | 4.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 124.8                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.685 |     1660 |       --- |             --- |
|   LUT as Logic           |     2.182 |      579 |     20800 |            2.78 |
|   LUT as Distributed RAM |     0.293 |      352 |      9600 |            3.67 |
|   CARRY4                 |     0.138 |       53 |      8150 |            0.65 |
|   Register               |     0.059 |      505 |     41600 |            1.21 |
|   F7/F8 Muxes            |     0.006 |       32 |     32600 |            0.10 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |        8 |      9600 |            0.08 |
|   Others                 |     0.000 |        9 |       --- |             --- |
| Signals                  |     3.313 |     1241 |       --- |             --- |
| I/O                      |    14.071 |       24 |       170 |           14.12 |
| Static Power             |     0.480 |          |           |                 |
| Total                    |    20.549 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.374 |       6.038 |      0.336 |
| Vccaux    |       1.800 |     0.567 |       0.514 |      0.053 |
| Vcco33    |       3.300 |     3.972 |       3.971 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| ethernet_test                     |    20.069 |
|   ram_inst                        |     0.551 |
|     U0                            |     0.551 |
|       synth_options.dist_mem_inst |     0.551 |
|         gen_sdp_ram.sdpram_inst   |     0.551 |
|           ram_reg_0_63_0_2        |     0.005 |
|           ram_reg_0_63_12_14      |     0.002 |
|           ram_reg_0_63_15_17      |     0.004 |
|           ram_reg_0_63_18_20      |     0.004 |
|           ram_reg_0_63_21_23      |     0.005 |
|           ram_reg_0_63_24_26      |     0.007 |
|           ram_reg_0_63_27_29      |     0.006 |
|           ram_reg_0_63_30_30      |     0.005 |
|           ram_reg_0_63_31_31      |     0.000 |
|           ram_reg_0_63_3_5        |     0.004 |
|           ram_reg_0_63_6_8        |     0.005 |
|           ram_reg_0_63_9_11       |     0.010 |
|           ram_reg_128_191_0_2     |     0.006 |
|           ram_reg_128_191_12_14   |     0.002 |
|           ram_reg_128_191_15_17   |     0.004 |
|           ram_reg_128_191_18_20   |     0.005 |
|           ram_reg_128_191_21_23   |     0.006 |
|           ram_reg_128_191_24_26   |     0.008 |
|           ram_reg_128_191_27_29   |     0.006 |
|           ram_reg_128_191_30_30   |     0.005 |
|           ram_reg_128_191_31_31   |     0.000 |
|           ram_reg_128_191_3_5     |     0.003 |
|           ram_reg_128_191_6_8     |     0.003 |
|           ram_reg_128_191_9_11    |     0.010 |
|           ram_reg_192_255_0_2     |     0.005 |
|           ram_reg_192_255_12_14   |     0.003 |
|           ram_reg_192_255_15_17   |     0.003 |
|           ram_reg_192_255_18_20   |     0.004 |
|           ram_reg_192_255_21_23   |     0.004 |
|           ram_reg_192_255_24_26   |     0.007 |
|           ram_reg_192_255_27_29   |     0.005 |
|           ram_reg_192_255_30_30   |     0.006 |
|           ram_reg_192_255_31_31   |     0.000 |
|           ram_reg_192_255_3_5     |     0.004 |
|           ram_reg_192_255_6_8     |     0.003 |
|           ram_reg_192_255_9_11    |     0.009 |
|           ram_reg_256_319_0_2     |     0.006 |
|           ram_reg_256_319_12_14   |     0.002 |
|           ram_reg_256_319_15_17   |     0.004 |
|           ram_reg_256_319_18_20   |     0.004 |
|           ram_reg_256_319_21_23   |     0.004 |
|           ram_reg_256_319_24_26   |     0.006 |
|           ram_reg_256_319_27_29   |     0.006 |
|           ram_reg_256_319_30_30   |     0.005 |
|           ram_reg_256_319_31_31   |     0.000 |
|           ram_reg_256_319_3_5     |     0.002 |
|           ram_reg_256_319_6_8     |     0.003 |
|           ram_reg_256_319_9_11    |     0.010 |
|           ram_reg_320_383_0_2     |     0.005 |
|           ram_reg_320_383_12_14   |     0.003 |
|           ram_reg_320_383_15_17   |     0.003 |
|           ram_reg_320_383_18_20   |     0.003 |
|           ram_reg_320_383_21_23   |     0.006 |
|           ram_reg_320_383_24_26   |     0.006 |
|           ram_reg_320_383_27_29   |     0.006 |
|           ram_reg_320_383_30_30   |     0.006 |
|           ram_reg_320_383_31_31   |     0.000 |
|           ram_reg_320_383_3_5     |     0.003 |
|           ram_reg_320_383_6_8     |     0.003 |
|           ram_reg_320_383_9_11    |     0.008 |
|           ram_reg_384_447_0_2     |     0.007 |
|           ram_reg_384_447_12_14   |     0.003 |
|           ram_reg_384_447_15_17   |     0.004 |
|           ram_reg_384_447_18_20   |     0.004 |
|           ram_reg_384_447_21_23   |     0.004 |
|           ram_reg_384_447_24_26   |     0.006 |
|           ram_reg_384_447_27_29   |     0.005 |
|           ram_reg_384_447_30_30   |     0.005 |
|           ram_reg_384_447_31_31   |     0.000 |
|           ram_reg_384_447_3_5     |     0.003 |
|           ram_reg_384_447_6_8     |     0.003 |
|           ram_reg_384_447_9_11    |     0.010 |
|           ram_reg_448_511_0_2     |     0.007 |
|           ram_reg_448_511_12_14   |     0.003 |
|           ram_reg_448_511_15_17   |     0.004 |
|           ram_reg_448_511_18_20   |     0.003 |
|           ram_reg_448_511_21_23   |     0.005 |
|           ram_reg_448_511_24_26   |     0.005 |
|           ram_reg_448_511_27_29   |     0.005 |
|           ram_reg_448_511_30_30   |     0.004 |
|           ram_reg_448_511_31_31   |     0.000 |
|           ram_reg_448_511_3_5     |     0.003 |
|           ram_reg_448_511_6_8     |     0.003 |
|           ram_reg_448_511_9_11    |     0.009 |
|           ram_reg_64_127_0_2      |     0.006 |
|           ram_reg_64_127_12_14    |     0.003 |
|           ram_reg_64_127_15_17    |     0.005 |
|           ram_reg_64_127_18_20    |     0.003 |
|           ram_reg_64_127_21_23    |     0.005 |
|           ram_reg_64_127_24_26    |     0.007 |
|           ram_reg_64_127_27_29    |     0.005 |
|           ram_reg_64_127_30_30    |     0.005 |
|           ram_reg_64_127_31_31    |     0.000 |
|           ram_reg_64_127_3_5      |     0.003 |
|           ram_reg_64_127_6_8      |     0.003 |
|           ram_reg_64_127_9_11     |     0.009 |
|   u1                              |     4.902 |
|     crc_inst                      |     0.443 |
|     iprecieve_inst                |     0.796 |
|     ipsend_inst                   |     3.662 |
+-----------------------------------+-----------+


