

================================================================
== Vitis HLS Report for 'right_copy_loop_proc'
================================================================
* Date:           Tue Jun  1 15:08:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        background_loop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|      651|  0.120 us|  6.510 us|   12|  651|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- right_copy_loop  |        2|      641|         3|          1|          1|  1 ~ 640|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    234|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|     399|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     564|    448|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_62_2_1_U33  |mul_32ns_32ns_62_2_1  |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |Total                     |                      |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln213_fu_153_p2        |         +|   0|  0|  39|          32|           2|
    |add_ln329_1_fu_171_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln329_fu_165_p2        |         +|   0|  0|  64|          64|           3|
    |add_ln42_fu_196_p2         |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_fu_202_p2       |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 234|         230|         108|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         12|    1|         12|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ddr_update_blk_n         |   9|          2|    1|          2|
    |frame_size_blk_n         |   9|          2|    1|          2|
    |update_blk_n_AW          |   9|          2|    1|          2|
    |update_blk_n_B           |   9|          2|    1|          2|
    |update_blk_n_W           |   9|          2|    1|          2|
    |width_blk_n              |   9|          2|    1|          2|
    |x_reg_130                |   9|          2|   32|         64|
    |y_1_blk_n                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 164|         34|   43|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln213_reg_247                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |  11|   0|   11|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ddr_update_read_reg_227           |  64|   0|   64|          0|
    |frame_size_read_reg_222           |  32|   0|   32|          0|
    |icmp_ln878_reg_264                |   1|   0|    1|          0|
    |icmp_ln878_reg_264_pp0_iter1_reg  |   1|   0|    1|          0|
    |ret_reg_242                       |  62|   0|   62|          0|
    |update_addr_reg_253               |  64|   0|   64|          0|
    |width_read_reg_212                |  32|   0|   32|          0|
    |x_reg_130                         |  32|   0|   32|          0|
    |xcopy_V1_load_reg_273             |  32|   0|   32|          0|
    |y_1_read_reg_217                  |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 399|   0|  399|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  right_copy_loop_proc|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  right_copy_loop_proc|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  right_copy_loop_proc|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  right_copy_loop_proc|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  right_copy_loop_proc|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  right_copy_loop_proc|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  right_copy_loop_proc|  return value|
|width_dout             |   in|   32|     ap_fifo|                 width|       pointer|
|width_empty_n          |   in|    1|     ap_fifo|                 width|       pointer|
|width_read             |  out|    1|     ap_fifo|                 width|       pointer|
|y_1_dout               |   in|   32|     ap_fifo|                   y_1|       pointer|
|y_1_empty_n            |   in|    1|     ap_fifo|                   y_1|       pointer|
|y_1_read               |  out|    1|     ap_fifo|                   y_1|       pointer|
|frame_size_dout        |   in|   32|     ap_fifo|            frame_size|       pointer|
|frame_size_empty_n     |   in|    1|     ap_fifo|            frame_size|       pointer|
|frame_size_read        |  out|    1|     ap_fifo|            frame_size|       pointer|
|xcopy_V1_address0      |  out|   10|   ap_memory|              xcopy_V1|         array|
|xcopy_V1_ce0           |  out|    1|   ap_memory|              xcopy_V1|         array|
|xcopy_V1_q0            |   in|   32|   ap_memory|              xcopy_V1|         array|
|ddr_update_dout        |   in|   64|     ap_fifo|            ddr_update|       pointer|
|ddr_update_empty_n     |   in|    1|     ap_fifo|            ddr_update|       pointer|
|ddr_update_read        |  out|    1|     ap_fifo|            ddr_update|       pointer|
|m_axi_update_AWVALID   |  out|    1|       m_axi|                update|       pointer|
|m_axi_update_AWREADY   |   in|    1|       m_axi|                update|       pointer|
|m_axi_update_AWADDR    |  out|   64|       m_axi|                update|       pointer|
|m_axi_update_AWID      |  out|    1|       m_axi|                update|       pointer|
|m_axi_update_AWLEN     |  out|   32|       m_axi|                update|       pointer|
|m_axi_update_AWSIZE    |  out|    3|       m_axi|                update|       pointer|
|m_axi_update_AWBURST   |  out|    2|       m_axi|                update|       pointer|
|m_axi_update_AWLOCK    |  out|    2|       m_axi|                update|       pointer|
|m_axi_update_AWCACHE   |  out|    4|       m_axi|                update|       pointer|
|m_axi_update_AWPROT    |  out|    3|       m_axi|                update|       pointer|
|m_axi_update_AWQOS     |  out|    4|       m_axi|                update|       pointer|
|m_axi_update_AWREGION  |  out|    4|       m_axi|                update|       pointer|
|m_axi_update_AWUSER    |  out|    1|       m_axi|                update|       pointer|
|m_axi_update_WVALID    |  out|    1|       m_axi|                update|       pointer|
|m_axi_update_WREADY    |   in|    1|       m_axi|                update|       pointer|
|m_axi_update_WDATA     |  out|   32|       m_axi|                update|       pointer|
|m_axi_update_WSTRB     |  out|    4|       m_axi|                update|       pointer|
|m_axi_update_WLAST     |  out|    1|       m_axi|                update|       pointer|
|m_axi_update_WID       |  out|    1|       m_axi|                update|       pointer|
|m_axi_update_WUSER     |  out|    1|       m_axi|                update|       pointer|
|m_axi_update_ARVALID   |  out|    1|       m_axi|                update|       pointer|
|m_axi_update_ARREADY   |   in|    1|       m_axi|                update|       pointer|
|m_axi_update_ARADDR    |  out|   64|       m_axi|                update|       pointer|
|m_axi_update_ARID      |  out|    1|       m_axi|                update|       pointer|
|m_axi_update_ARLEN     |  out|   32|       m_axi|                update|       pointer|
|m_axi_update_ARSIZE    |  out|    3|       m_axi|                update|       pointer|
|m_axi_update_ARBURST   |  out|    2|       m_axi|                update|       pointer|
|m_axi_update_ARLOCK    |  out|    2|       m_axi|                update|       pointer|
|m_axi_update_ARCACHE   |  out|    4|       m_axi|                update|       pointer|
|m_axi_update_ARPROT    |  out|    3|       m_axi|                update|       pointer|
|m_axi_update_ARQOS     |  out|    4|       m_axi|                update|       pointer|
|m_axi_update_ARREGION  |  out|    4|       m_axi|                update|       pointer|
|m_axi_update_ARUSER    |  out|    1|       m_axi|                update|       pointer|
|m_axi_update_RVALID    |   in|    1|       m_axi|                update|       pointer|
|m_axi_update_RREADY    |  out|    1|       m_axi|                update|       pointer|
|m_axi_update_RDATA     |   in|   32|       m_axi|                update|       pointer|
|m_axi_update_RLAST     |   in|    1|       m_axi|                update|       pointer|
|m_axi_update_RID       |   in|    1|       m_axi|                update|       pointer|
|m_axi_update_RUSER     |   in|    1|       m_axi|                update|       pointer|
|m_axi_update_RRESP     |   in|    2|       m_axi|                update|       pointer|
|m_axi_update_BVALID    |   in|    1|       m_axi|                update|       pointer|
|m_axi_update_BREADY    |  out|    1|       m_axi|                update|       pointer|
|m_axi_update_BRESP     |   in|    2|       m_axi|                update|       pointer|
|m_axi_update_BID       |   in|    1|       m_axi|                update|       pointer|
|m_axi_update_BUSER     |   in|    1|       m_axi|                update|       pointer|
+-----------------------+-----+-----+------------+----------------------+--------------+

