
---------- Begin Simulation Statistics ----------
final_tick                                 2003415500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137085                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726116                       # Number of bytes of host memory used
host_op_rate                                   252167                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    27.92                       # Real time elapsed on the host
host_tick_rate                               71758314                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827229                       # Number of instructions simulated
sim_ops                                       7040237                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002003                       # Number of seconds simulated
sim_ticks                                  2003415500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5071486                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3566784                       # number of cc regfile writes
system.cpu.committedInsts                     3827229                       # Number of Instructions Simulated
system.cpu.committedOps                       7040237                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.046928                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.046928                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    217430                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   143218                       # number of floating regfile writes
system.cpu.idleCycles                          129236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84108                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   976991                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.283694                       # Inst execution rate
system.cpu.iew.exec_refs                      1562970                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     487464                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  433108                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1211019                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                243                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8288                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               621874                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10292001                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1075506                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            173864                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9150379                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2812                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 95409                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80566                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 98666                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            361                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46997                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37111                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12919936                       # num instructions consuming a value
system.cpu.iew.wb_count                       9040041                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531479                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6866679                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.256157                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9099017                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15146664                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8714565                       # number of integer regfile writes
system.cpu.ipc                               0.955176                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.955176                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182145      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6825834     73.21%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20654      0.22%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632137      6.78%     82.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1325      0.01%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31167      0.33%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12008      0.13%     82.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8945      0.10%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1230      0.01%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             542      0.01%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             272      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1024691     10.99%     93.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              449804      4.82%     98.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77453      0.83%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53574      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9324243                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  228160                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              438427                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       196163                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             356042                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      145808                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015638                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  117755     80.76%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    423      0.29%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      0.01%     81.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    34      0.02%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3913      2.68%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4986      3.42%     87.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12735      8.73%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5945      4.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9059746                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22251296                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8843878                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13188041                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10289286                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9324243                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2715                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3251758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17833                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2500                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4117189                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3877596                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.404645                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.392400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1421224     36.65%     36.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              302853      7.81%     44.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              451942     11.66%     56.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              439291     11.33%     67.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              401781     10.36%     77.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              305549      7.88%     85.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              294917      7.61%     93.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              185050      4.77%     98.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               74989      1.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3877596                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.327086                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            221275                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           153601                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1211019                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              621874                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3390458                       # number of misc regfile reads
system.cpu.numCycles                          4006832                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1084                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11155                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3624                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        27541                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3626                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3158                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2822                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1259                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3916                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3158                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        18229                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        18229                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  18229                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       633344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       633344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  633344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7074                       # Request fanout histogram
system.membus.reqLayer2.occupancy            24054500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37477500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9963                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12806                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          815                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4830                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1838                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8126                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4490                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        37844                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 42334                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       169728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1468160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1637888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7462                       # Total snoops (count)
system.tol2bus.snoopTraffic                    180608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            22256                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.163237                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.369833                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  18625     83.69%     83.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3629     16.31%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              22256                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           24569500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19434998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2755999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   47                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7671                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7718                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  47                       # number of overall hits
system.l2.overall_hits::.cpu.data                7671                       # number of overall hits
system.l2.overall_hits::total                    7718                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1791                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5285                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7076                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1791                       # number of overall misses
system.l2.overall_misses::.cpu.data              5285                       # number of overall misses
system.l2.overall_misses::total                  7076                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    144559000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    414750000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        559309000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    144559000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    414750000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       559309000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14794                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14794                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.407919                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.478302                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.407919                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.478302                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80714.126186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78476.821192                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79043.103448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80714.126186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78476.821192                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79043.103448                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2822                       # number of writebacks
system.l2.writebacks::total                      2822                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7075                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7075                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    126659000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    361815500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    488474500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    126659000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    361815500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    488474500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.407842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.478234                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.407842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.478234                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70719.709659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68473.788796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69042.332155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70719.709659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68473.788796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69042.332155                       # average overall mshr miss latency
system.l2.replacements                           7462                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9984                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9984                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9984                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9984                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          815                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              815                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          815                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          815                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          245                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           245                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   914                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3916                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3916                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    301691000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     301691000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.810766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.810766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77040.602656                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77040.602656                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3916                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3916                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    262531000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    262531000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.810766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.810766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67040.602656                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67040.602656                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    144559000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    144559000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80714.126186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80714.126186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    126659000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    126659000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70719.709659                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70719.709659                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6757                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6757                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    113059000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    113059000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.168472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.168472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82585.098612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82585.098612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     99284500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     99284500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.168349                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.168349                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72576.388889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72576.388889                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1945.708727                       # Cycle average of tags in use
system.l2.tags.total_refs                       27289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9510                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.869506                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     432.085998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       335.152166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1178.470564                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.210979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.163649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.575425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.950053                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1700                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          132                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    229798                       # Number of tag accesses
system.l2.tags.data_accesses                   229798                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000746224500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          165                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          165                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17058                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2626                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7074                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2822                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7074                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2822                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7074                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2822                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.593939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    235.447703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           164     99.39%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           165                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.909091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.870037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.172958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               97     58.79%     58.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      3.64%     62.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               45     27.27%     89.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      9.09%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.61%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           165                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  452736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               180608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    225.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2003324000                       # Total gap between requests
system.mem_ctrls.avgGap                     202437.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       114560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       336512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       178560                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 57182346.847171746194                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 167969150.682921260595                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 89127792.013189479709                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1790                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5284                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2822                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     53027750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    145105250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  33885254250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29624.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27461.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12007531.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       114560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       338176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        452736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       114560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       114560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       180608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       180608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1790                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5284                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7074                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2822                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2822                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     57182347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    168799732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        225982079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     57182347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     57182347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     90150046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        90150046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     90150046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     57182347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    168799732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       316132125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7048                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2790                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          205                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          159                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                65983000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35240000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          198133000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9361.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28111.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5771                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2355                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1704                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   368.638498                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   228.942778                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   336.493173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          494     28.99%     28.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          342     20.07%     49.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          209     12.27%     61.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          141      8.27%     69.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          134      7.86%     77.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           72      4.23%     81.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           44      2.58%     84.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           43      2.52%     86.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          225     13.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1704                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                451072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             178560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              225.151498                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               89.127792                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         6033300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3187800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       23219280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6525000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 157962480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    471889890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    371930880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1040748630                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   519.487161                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    962029000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     66820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    974566500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6190380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3278880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       27103440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8038800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 157962480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    385721280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    444493920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1032789180                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   515.514221                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1151687250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     66820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    784908250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80566                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   957206                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  574365                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1510                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1527033                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                736916                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10878784                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1767                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 215194                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  67037                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 356863                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31444                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14733467                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29334753                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18352100                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254871                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9883439                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4850022                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1167950                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       910269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           910269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       910269                       # number of overall hits
system.cpu.icache.overall_hits::total          910269                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2733                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2733                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2733                       # number of overall misses
system.cpu.icache.overall_misses::total          2733                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    199530999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    199530999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    199530999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    199530999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       913002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       913002                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       913002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       913002                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002993                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002993                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002993                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002993                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73008.049396                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73008.049396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73008.049396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73008.049396                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          571                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.444444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          815                       # number of writebacks
system.cpu.icache.writebacks::total               815                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          895                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          895                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          895                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          895                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1838                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1838                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1838                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1838                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    147839499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147839499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    147839499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147839499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80434.983134                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80434.983134                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80434.983134                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80434.983134                       # average overall mshr miss latency
system.cpu.icache.replacements                    815                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       910269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          910269                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2733                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2733                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    199530999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    199530999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       913002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       913002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73008.049396                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73008.049396                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          895                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          895                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1838                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1838                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    147839499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147839499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80434.983134                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80434.983134                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           977.720676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              912106                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1837                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            496.519325                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   977.720676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954805                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954805                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          743                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7305853                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7305853                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       84973                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  417959                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1080                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 361                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 258651                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  611                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    201                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1078264                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      488182                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           337                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           255                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      913728                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           887                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   832130                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1290798                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1388684                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                285418                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80566                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               690910                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4324                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11188559                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 19265                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13201924                       # The number of ROB reads
system.cpu.rob.writes                        20859116                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1302477                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1302477                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1310256                       # number of overall hits
system.cpu.dcache.overall_hits::total         1310256                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        45347                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          45347                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        45950                       # number of overall misses
system.cpu.dcache.overall_misses::total         45950                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1132622496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1132622496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1132622496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1132622496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1347824                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1347824                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1356206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1356206                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033881                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033881                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24976.789997                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24976.789997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24649.020588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24649.020588                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6870                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           57                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               238                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.865546                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9984                       # number of writebacks
system.cpu.dcache.writebacks::total              9984                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32817                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32817                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12530                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12530                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12956                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    503773997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    503773997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    515385497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    515385497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009296                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009296                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009553                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009553                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40205.426736                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40205.426736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39779.677138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39779.677138                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11932                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       943387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          943387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        40510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    808876500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    808876500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       983897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       983897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19967.329055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19967.329055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        32810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7700                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7700                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    185167500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    185167500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007826                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007826                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24047.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24047.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       359090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         359090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    323745996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    323745996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013291                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013291                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66931.154848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66931.154848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    318606497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    318606497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65964.078054                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65964.078054                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7779                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7779                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          603                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          603                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8382                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8382                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.071940                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.071940                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          426                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          426                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11611500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11611500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050823                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050823                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27257.042254                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27257.042254                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           955.491963                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1323212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12956                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.131213                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   955.491963                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.933098                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.933098                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10862604                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10862604                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2003415500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1370344                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1194390                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81032                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               740682                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  733834                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.075447                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41419                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           16417                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11183                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5234                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          768                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3166624                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77512                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3434288                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.049984                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.669184                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1440597     41.95%     41.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          642088     18.70%     60.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          303968      8.85%     69.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          326199      9.50%     78.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151322      4.41%     83.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           70737      2.06%     85.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           46120      1.34%     86.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           50133      1.46%     88.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          403124     11.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3434288                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827229                       # Number of instructions committed
system.cpu.commit.opsCommitted                7040237                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156283                       # Number of memory references committed
system.cpu.commit.loads                        793060                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810899                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820517                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29687                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138427      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100410     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20140      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765302     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343626      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7040237                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        403124                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827229                       # Number of Instructions committed
system.cpu.thread0.numOps                     7040237                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1005657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6621508                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1370344                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             786436                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2781981                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  169498                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  687                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4468                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    913002                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29293                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3877596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.044612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.464619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1941274     50.06%     50.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84737      2.19%     52.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   146106      3.77%     56.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   163719      4.22%     60.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   120122      3.10%     63.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   150869      3.89%     67.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   136625      3.52%     70.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   190064      4.90%     75.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   944080     24.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3877596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.342002                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.652554                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
