#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May  3 15:45:41 2022
# Process ID: 15976
# Current directory: C:/Users/patelr124/Desktop/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7920 C:\Users\patelr124\Desktop\project_2\project_2.xpr
# Log file: C:/Users/patelr124/Desktop/project_2/vivado.log
# Journal file: C:/Users/patelr124/Desktop/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/patelr124/Desktop/project_2/project_2.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/patelr124/Desktop/project_2/project_2.srcs/sim_1/imports/Verilog_Cache_Implementation/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Users/patelr124/Desktop/project_2/project_2.srcs/sim_1/imports/Verilog_Cache_Implementation/testbench_behav.wcfg
source testbench.tcl
set_property -name {xsim.simulate.runtime} -value {1.2ms} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/patelr124/Desktop/project_2/project_2.srcs/sim_1/imports/Verilog_Cache_Implementation/testbench_behav.wcfg
source testbench.tcl
run 2 us
run 1 ms
save_wave_config {C:/Users/patelr124/Desktop/project_2/project_2.srcs/sim_1/imports/Verilog_Cache_Implementation/testbench_behav.wcfg}
set_property -name {xsim.simulate.runtime} -value {1266505000ps} -objects [get_filesets sim_1]
relaunch_sim
run 10 ns
close_sim
launch_simulation
open_wave_config C:/Users/patelr124/Desktop/project_2/project_2.srcs/sim_1/imports/Verilog_Cache_Implementation/testbench_behav.wcfg
source testbench.tcl
set_property -name {xsim.simulate.runtime} -value {1ns} -objects [get_filesets sim_1]
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/patelr124/Desktop/project_2/project_2.srcs/sim_1/imports/Verilog_Cache_Implementation/testbench_behav.wcfg
source testbench.tcl
run 10 us
relaunch_sim
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 50 ns
run 10 us
set_property -name {xsim.simulate.runtime} -value {1 us} -objects [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/patelr124/Desktop/project_2/project_2.srcs/sim_1/imports/Verilog_Cache_Implementation/testbench_behav.wcfg
source testbench.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
save_wave_config {C:/Users/patelr124/Desktop/project_2/project_2.srcs/sim_1/imports/Verilog_Cache_Implementation/testbench_behav.wcfg}
save_wave_config {C:/Users/patelr124/Desktop/project_2/project_2.srcs/sim_1/imports/Verilog_Cache_Implementation/testbench_behav.wcfg}
