
########			REPORT FOR HIGH FANOUT NETS			########

CLOCK GLOBAL THRESHOLD - 2
ASYNC GLOBAL THRESHOLD - 800
GLOBAL THRESHOLD - 5000

NET NAME                                                                                                                            CLOCK LOADS     ASYNC RST LOADS     DATA LOADS     TOTAL FANOUT     GLOBAL BUFFER PRESENT
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0_Logic_Clock                                                                                                           25566           0                   0              25566            YES                  
Clock_Reset_0_Main_CLOCK_0                                                                                                          3788            0                   0              3788             YES                  
Clock_Reset_0_UART_CLOCK_1                                                                                                          1047            0                   0              1047             YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0     406             0                   0              406              YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0     406             0                   0              406              YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0     406             0                   0              406              YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0     406             0                   0              406              YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0     406             0                   0              406              YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0     406             0                   0              406              YES                  
FTDI_CLK                                                                                                                            251             0                   0              251              YES                  
Clock_Reset_0_XCVR_CTRL_Clock_40M                                                                                                   194             0                   12             206              YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R       94              0                   0              94               YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R       94              0                   0              94               YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R       94              0                   0              94               YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R       94              0                   0              94               YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R       94              0                   0              94               YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R       94              0                   0              94               YES                  
Clock_Reset_0.PF_OSC_C0_0_RCOSC_160MHZ_GL                                                                                           4               0                   0              4                YES                  
GPIO_0_net_0                                                                                                                        2               0                   12             14               YES                  
Clock_Reset_0_Ref_Clock                                                                                                             2               0                   8              10               YES                  
Transceiver_Main_0.Chain_arst1                                                                                                      0               7322                0              7322             YES                  
dff_arst                                                                                                                            0               3493                0              3493             YES                  
INT_DataFifo_Reset_N_arst                                                                                                           0               1405                0              1405             YES                  
Chain_arst1_0                                                                                                                       0               1078                0              1078             YES                  
Chain_arst1                                                                                                                         0               878                 0              878              YES                  
=============================================================================================================================================================================================================================
