// Seed: 1888549868
module module_0 (
    input tri id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3,
    output wand id_4,
    input supply0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    output uwire id_9
);
  logic id_11;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri1  id_1,
    input  uwire id_2,
    output logic id_3,
    output tri1  id_4,
    input  wire  id_5,
    input  tri   id_6,
    output tri0  id_7
);
  wire id_9;
  always @(1) begin : LABEL_0
    id_3 <= id_5;
  end
  assign id_4 = -1'd0;
  wire id_10;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_1,
      id_4,
      id_5,
      id_1,
      id_5,
      id_1,
      id_1
  );
endmodule
