# ğŸ§  Pipelined MIPS32 Processor (5-Stage) - Verilog

This project implements a 5-stage **pipelined MIPS32 processor** using Verilog HDL. The design simulates a basic RISC processor capable of executing a subset of MIPS instructions with full pipelining, hazard detection, and forwarding.

---

## ğŸ“Œ Project Overview

- **Architecture**: 5-stage pipeline (IF â†’ ID â†’ EX â†’ MEM â†’ WB)
- **Instruction Format**: MIPS32 (R, I, and basic J-type)
- **Data Path Width**: 32 bits
- **Register File**: 32 general-purpose registers
- **Pipeline Features**:
  - Pipeline registers between all stages
  - Hazard detection unit (load-use stall)
  - Forwarding unit (data hazard resolution)
  - ALU and control logic
  - Instruction & data memory modules

---

## ğŸ—ï¸ Pipeline Stages

| Stage | Description |
|-------|-------------|
| **IF**  | Fetch instruction from memory and increment PC |
| **ID**  | Decode instruction, read registers, and generate control signals |
| **EX**  | Perform ALU operations and branch address calculations |
| **MEM** | Access memory for load/store instructions |
| **WB**  | Write results back to the register file |

---

## âœ… Supported Instructions

### R-Type
- `add`, `sub`, `and`, `or`, `slt`

### I-Type
- `lw`, `sw`, `addi`, `beq`

> (Jumps can be added later: `j`, `jal`, `jr`)

---

## ğŸ“¦ Folder Structure

## ğŸ”§ Module Descriptions

This section describes each Verilog module used in the 5-stage pipelined MIPS processor design.

---

### ğŸŸ© 1. Instruction Fetch (IF) Stage

#### ğŸ“Œ `pc.v`
- Holds the current Program Counter (PC).
- Updates every cycle with PC + 4 (or with branch/jump target).
- Can be stalled if required.

#### ğŸ“Œ `instruction_memory.v`
- ROM storing instructions.
- Indexed using the PC.
- Output goes to the IF/ID pipeline register.

#### ğŸ“Œ `if_stage.v`
- Coordinates PC increment, branch/jump selection, and instruction fetch.

#### ğŸ“Œ `if_id.v`
- Pipeline register that holds PC and instruction for the next stage (ID).

---

### ğŸŸ¨ 2. Instruction Decode (ID) Stage

#### ğŸ“Œ `register_file.v`
- 32 general-purpose 32-bit registers.
- Supports dual-read and single-write per clock cycle.

#### ğŸ“Œ `control_unit.v`
- Decodes opcode and generates control signals for the datapath.

#### ğŸ“Œ `sign_extender.v`
- Extends 16-bit immediate values to 32 bits (sign-extended).

#### ğŸ“Œ `id_stage.v`
- Prepares operands, control signals, and passes them to the EX stage.

#### ğŸ“Œ `id_ex.v`
- Pipeline register that stores decoded instruction fields and control signals.

---

### ğŸŸ¥ 3. Execute (EX) Stage

#### ğŸ“Œ `alu.v`
- Performs arithmetic and logic operations (add, sub, and, or, slt, etc.).

#### ğŸ“Œ `alu_control.v`
- Maps instruction function codes to specific ALU operations.

#### ğŸ“Œ `forwarding_unit.v`
- Resolves data hazards by forwarding results from later stages.

#### ğŸ“Œ `ex_stage.v`
- Selects operands (register or immediate), performs ALU operation, computes branch target.

#### ğŸ“Œ `ex_mem.v`
- Pipeline register that passes ALU results and control signals to MEM stage.

---

### ğŸŸ¦ 4. Memory Access (MEM) Stage

#### ğŸ“Œ `data_memory.v`
- Read/write memory module for `lw` and `sw` instructions.

#### ğŸ“Œ `mem_stage.v`
- Performs memory access if needed, otherwise passes results forward.

#### ğŸ“Œ `mem_wb.v`
- Pipeline register to pass data or ALU result to WB stage.

---

### ğŸŸª 5. Write Back (WB) Stage

#### ğŸ“Œ `wb_stage.v`
- Final stage that writes result (from memory or ALU) to the register file.

---

### ğŸ§  6. Supporting Modules

#### ğŸ“Œ `hazard_detection_unit.v`
- Detects load-use hazards and stalls the pipeline if needed.

#### ğŸ“Œ `branch_control.v`
- Evaluates branch conditions (e.g., for `beq`) and signals branch taken or not.

#### ğŸ“Œ `mux.v` (various)
- Used throughout to select between operands, results, PC paths, etc.

#### ğŸ“Œ `top_module.v`
- Top-level file that integrates all stages and modules.
- Handles clocking, reset, and instruction/data flow through the pipeline.

---

### ğŸ§ª 7. Testbenches

#### ğŸ“Œ `tb/top_tb.v`
- Provides clock, reset, and instruction memory initialization.
- Runs test programs and captures outputs for waveform analysis.

---

Let me know if you'd like a flow diagram or to autogenerate module templates from this list.



Reference :
https://www.saspublishers.com/article/18696/download/

