#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat May 12 10:28:14 2018
# Process ID: 14428
# Log file: D:/FPGA/Registerfile_design/planAhead_run_3/planAhead.log
# Journal file: D:/FPGA/Registerfile_design/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/Registerfile_design/pa.fromHdl.tcl
update_compile_order -fileset sim_1
