Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 13:32:05 2024
| Host         : eecs-digital-11 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 vsg/v_counter/count_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            renderer_buffer/BRAM_reg_0_11/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        11.685ns  (logic 7.170ns (61.361%)  route 4.515ns (38.639%))
  Logic Levels:           3  (DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 11.409 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.735    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.654    -5.919 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.713    -4.206    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.110 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.893    -2.217    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.009    -6.226 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018    -4.208    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.112 r  wizard_hdmi/clkout1_buf/O
                         net (fo=67605, estimated)    1.793    -2.319    vsg/v_counter/clk_pixel
    SLICE_X57Y156        FDRE                                         r  vsg/v_counter/count_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y156        FDRE (Prop_fdre_C_Q)         0.456    -1.863 r  vsg/v_counter/count_out_reg[6]/Q
                         net (fo=6, estimated)        0.716    -1.147    vcount_vga[6]
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_D[6]_PCOUT[47])
                                                      5.046     3.899 r  ram_addrb0/PCOUT[47]
                         net (fo=1, estimated)        0.000     3.899    ram_addrb0_n_106
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     5.417 r  ram_addrb/P[8]
                         net (fo=2, estimated)        1.233     6.650    vsg/v_counter/P[8]
    SLICE_X58Y156        LUT2 (Prop_lut2_I1_O)        0.150     6.800 r  vsg/v_counter/BRAM_reg_0_4_i_7/O
                         net (fo=24, estimated)       2.566     9.366    renderer_buffer/BRAM_reg_0_4_0[8]
    RAMB36_X1Y21         RAMB36E1                                     r  renderer_buffer/BRAM_reg_0_11/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.070    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.915     8.154 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.627     9.782    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.766    11.639    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.774     7.864 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917     9.782    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.873 r  wizard_hdmi/clkout1_buf/O
                         net (fo=67605, estimated)    1.536    11.409    renderer_buffer/clk_pixel
    RAMB36_X1Y21         RAMB36E1                                     r  renderer_buffer/BRAM_reg_0_11/CLKBWRCLK
                         clock pessimism             -0.509    10.900    
                         clock uncertainty           -0.210    10.691    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.797     9.894    renderer_buffer/BRAM_reg_0_11
  -------------------------------------------------------------------
                         required time                          9.894    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  0.528    




