// megafunction wizard: %ROM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: background.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 17.0.0 Build 595 04/25/2017 SJ Lite Edition
// ************************************************************


//Copyright (C) 2017  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel MegaCore Function License Agreement, or other 
//applicable license agreement, including, without limitation, 
//that your use is for the sole purpose of programming logic 
//devices manufactured by Intel and sold by Intel or its 
//authorized distributors.  Please refer to the applicable 
//agreement for further details.


//altsyncram ADDRESS_ACLR_A="NONE" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone IV E" ENABLE_RUNTIME_MOD="NO" INIT_FILE="../background.mif" NUMWORDS_A=307200 OPERATION_MODE="ROM" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="CLOCK0" WIDTH_A=8 WIDTH_BYTEENA_A=1 WIDTHAD_A=19 address_a clock0 q_a
//VERSION_BEGIN 17.0 cbx_altera_syncram_nd_impl 2017:04:25:18:06:29:SJ cbx_altsyncram 2017:04:25:18:06:29:SJ cbx_cycloneii 2017:04:25:18:06:29:SJ cbx_lpm_add_sub 2017:04:25:18:06:29:SJ cbx_lpm_compare 2017:04:25:18:06:29:SJ cbx_lpm_decode 2017:04:25:18:06:29:SJ cbx_lpm_mux 2017:04:25:18:06:30:SJ cbx_mgl 2017:04:25:18:09:28:SJ cbx_nadder 2017:04:25:18:06:30:SJ cbx_stratix 2017:04:25:18:06:30:SJ cbx_stratixii 2017:04:25:18:06:30:SJ cbx_stratixiii 2017:04:25:18:06:30:SJ cbx_stratixv 2017:04:25:18:06:30:SJ cbx_util_mgl 2017:04:25:18:06:30:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=38 LPM_WIDTH=6 data eq
//VERSION_BEGIN 17.0 cbx_cycloneii 2017:04:25:18:06:29:SJ cbx_lpm_add_sub 2017:04:25:18:06:29:SJ cbx_lpm_compare 2017:04:25:18:06:29:SJ cbx_lpm_decode 2017:04:25:18:06:29:SJ cbx_mgl 2017:04:25:18:09:28:SJ cbx_nadder 2017:04:25:18:06:30:SJ cbx_stratix 2017:04:25:18:06:30:SJ cbx_stratixii 2017:04:25:18:06:30:SJ  VERSION_END

//synthesis_resources = lut 72 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  background_decode
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [5:0]  data;
	output   [37:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [5:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [5:0]  data_wire;
	wire  [37:0]  eq_node;
	wire  [63:0]  eq_wire;
	wire  [3:0]  w_anode1263w;
	wire  [3:0]  w_anode1281w;
	wire  [3:0]  w_anode1298w;
	wire  [3:0]  w_anode1308w;
	wire  [3:0]  w_anode1318w;
	wire  [3:0]  w_anode1328w;
	wire  [3:0]  w_anode1338w;
	wire  [3:0]  w_anode1348w;
	wire  [3:0]  w_anode1358w;
	wire  [3:0]  w_anode1370w;
	wire  [3:0]  w_anode1382w;
	wire  [3:0]  w_anode1393w;
	wire  [3:0]  w_anode1403w;
	wire  [3:0]  w_anode1413w;
	wire  [3:0]  w_anode1423w;
	wire  [3:0]  w_anode1433w;
	wire  [3:0]  w_anode1443w;
	wire  [3:0]  w_anode1453w;
	wire  [3:0]  w_anode1464w;
	wire  [3:0]  w_anode1476w;
	wire  [3:0]  w_anode1487w;
	wire  [3:0]  w_anode1497w;
	wire  [3:0]  w_anode1507w;
	wire  [3:0]  w_anode1517w;
	wire  [3:0]  w_anode1527w;
	wire  [3:0]  w_anode1537w;
	wire  [3:0]  w_anode1547w;
	wire  [3:0]  w_anode1558w;
	wire  [3:0]  w_anode1570w;
	wire  [3:0]  w_anode1581w;
	wire  [3:0]  w_anode1591w;
	wire  [3:0]  w_anode1601w;
	wire  [3:0]  w_anode1611w;
	wire  [3:0]  w_anode1621w;
	wire  [3:0]  w_anode1631w;
	wire  [3:0]  w_anode1641w;
	wire  [3:0]  w_anode1652w;
	wire  [3:0]  w_anode1664w;
	wire  [3:0]  w_anode1675w;
	wire  [3:0]  w_anode1685w;
	wire  [3:0]  w_anode1695w;
	wire  [3:0]  w_anode1705w;
	wire  [3:0]  w_anode1715w;
	wire  [3:0]  w_anode1725w;
	wire  [3:0]  w_anode1735w;
	wire  [3:0]  w_anode1746w;
	wire  [3:0]  w_anode1758w;
	wire  [3:0]  w_anode1769w;
	wire  [3:0]  w_anode1779w;
	wire  [3:0]  w_anode1789w;
	wire  [3:0]  w_anode1799w;
	wire  [3:0]  w_anode1809w;
	wire  [3:0]  w_anode1819w;
	wire  [3:0]  w_anode1829w;
	wire  [3:0]  w_anode1840w;
	wire  [3:0]  w_anode1852w;
	wire  [3:0]  w_anode1863w;
	wire  [3:0]  w_anode1873w;
	wire  [3:0]  w_anode1883w;
	wire  [3:0]  w_anode1893w;
	wire  [3:0]  w_anode1903w;
	wire  [3:0]  w_anode1913w;
	wire  [3:0]  w_anode1923w;
	wire  [3:0]  w_anode1934w;
	wire  [3:0]  w_anode1946w;
	wire  [3:0]  w_anode1957w;
	wire  [3:0]  w_anode1967w;
	wire  [3:0]  w_anode1977w;
	wire  [3:0]  w_anode1987w;
	wire  [3:0]  w_anode1997w;
	wire  [3:0]  w_anode2007w;
	wire  [3:0]  w_anode2017w;
	wire  [2:0]  w_data1261w;

	assign
		data_wire = data,
		eq = eq_node,
		eq_node = eq_wire[37:0],
		eq_wire = {{w_anode2017w[3], w_anode2007w[3], w_anode1997w[3], w_anode1987w[3], w_anode1977w[3], w_anode1967w[3], w_anode1957w[3], w_anode1946w[3]}, {w_anode1923w[3], w_anode1913w[3], w_anode1903w[3], w_anode1893w[3], w_anode1883w[3], w_anode1873w[3], w_anode1863w[3], w_anode1852w[3]}, {w_anode1829w[3], w_anode1819w[3], w_anode1809w[3], w_anode1799w[3], w_anode1789w[3], w_anode1779w[3], w_anode1769w[3], w_anode1758w[3]}, {w_anode1735w[3], w_anode1725w[3], w_anode1715w[3], w_anode1705w[3], w_anode1695w[3], w_anode1685w[3], w_anode1675w[3], w_anode1664w[3]}, {w_anode1641w[3], w_anode1631w[3], w_anode1621w[3], w_anode1611w[3], w_anode1601w[3], w_anode1591w[3], w_anode1581w[3], w_anode1570w[3]}, {w_anode1547w[3], w_anode1537w[3], w_anode1527w[3], w_anode1517w[3], w_anode1507w[3], w_anode1497w[3], w_anode1487w[3], w_anode1476w[3]}, {w_anode1453w[3], w_anode1443w[3], w_anode1433w[3], w_anode1423w[3], w_anode1413w[3], w_anode1403w[3], w_anode1393w[3], w_anode1382w[3]}, {w_anode1358w[3], w_anode1348w[3], w_anode1338w[3], w_anode1328w[3], w_anode1318w[3], w_anode1308w[3], w_anode1298w[3], w_anode1281w[3]}},
		w_anode1263w = {(w_anode1263w[2] & (~ data_wire[5])), (w_anode1263w[1] & (~ data_wire[4])), (w_anode1263w[0] & (~ data_wire[3])), 1'b1},
		w_anode1281w = {(w_anode1281w[2] & (~ w_data1261w[2])), (w_anode1281w[1] & (~ w_data1261w[1])), (w_anode1281w[0] & (~ w_data1261w[0])), w_anode1263w[3]},
		w_anode1298w = {(w_anode1298w[2] & (~ w_data1261w[2])), (w_anode1298w[1] & (~ w_data1261w[1])), (w_anode1298w[0] & w_data1261w[0]), w_anode1263w[3]},
		w_anode1308w = {(w_anode1308w[2] & (~ w_data1261w[2])), (w_anode1308w[1] & w_data1261w[1]), (w_anode1308w[0] & (~ w_data1261w[0])), w_anode1263w[3]},
		w_anode1318w = {(w_anode1318w[2] & (~ w_data1261w[2])), (w_anode1318w[1] & w_data1261w[1]), (w_anode1318w[0] & w_data1261w[0]), w_anode1263w[3]},
		w_anode1328w = {(w_anode1328w[2] & w_data1261w[2]), (w_anode1328w[1] & (~ w_data1261w[1])), (w_anode1328w[0] & (~ w_data1261w[0])), w_anode1263w[3]},
		w_anode1338w = {(w_anode1338w[2] & w_data1261w[2]), (w_anode1338w[1] & (~ w_data1261w[1])), (w_anode1338w[0] & w_data1261w[0]), w_anode1263w[3]},
		w_anode1348w = {(w_anode1348w[2] & w_data1261w[2]), (w_anode1348w[1] & w_data1261w[1]), (w_anode1348w[0] & (~ w_data1261w[0])), w_anode1263w[3]},
		w_anode1358w = {(w_anode1358w[2] & w_data1261w[2]), (w_anode1358w[1] & w_data1261w[1]), (w_anode1358w[0] & w_data1261w[0]), w_anode1263w[3]},
		w_anode1370w = {(w_anode1370w[2] & (~ data_wire[5])), (w_anode1370w[1] & (~ data_wire[4])), (w_anode1370w[0] & data_wire[3]), 1'b1},
		w_anode1382w = {(w_anode1382w[2] & (~ w_data1261w[2])), (w_anode1382w[1] & (~ w_data1261w[1])), (w_anode1382w[0] & (~ w_data1261w[0])), w_anode1370w[3]},
		w_anode1393w = {(w_anode1393w[2] & (~ w_data1261w[2])), (w_anode1393w[1] & (~ w_data1261w[1])), (w_anode1393w[0] & w_data1261w[0]), w_anode1370w[3]},
		w_anode1403w = {(w_anode1403w[2] & (~ w_data1261w[2])), (w_anode1403w[1] & w_data1261w[1]), (w_anode1403w[0] & (~ w_data1261w[0])), w_anode1370w[3]},
		w_anode1413w = {(w_anode1413w[2] & (~ w_data1261w[2])), (w_anode1413w[1] & w_data1261w[1]), (w_anode1413w[0] & w_data1261w[0]), w_anode1370w[3]},
		w_anode1423w = {(w_anode1423w[2] & w_data1261w[2]), (w_anode1423w[1] & (~ w_data1261w[1])), (w_anode1423w[0] & (~ w_data1261w[0])), w_anode1370w[3]},
		w_anode1433w = {(w_anode1433w[2] & w_data1261w[2]), (w_anode1433w[1] & (~ w_data1261w[1])), (w_anode1433w[0] & w_data1261w[0]), w_anode1370w[3]},
		w_anode1443w = {(w_anode1443w[2] & w_data1261w[2]), (w_anode1443w[1] & w_data1261w[1]), (w_anode1443w[0] & (~ w_data1261w[0])), w_anode1370w[3]},
		w_anode1453w = {(w_anode1453w[2] & w_data1261w[2]), (w_anode1453w[1] & w_data1261w[1]), (w_anode1453w[0] & w_data1261w[0]), w_anode1370w[3]},
		w_anode1464w = {(w_anode1464w[2] & (~ data_wire[5])), (w_anode1464w[1] & data_wire[4]), (w_anode1464w[0] & (~ data_wire[3])), 1'b1},
		w_anode1476w = {(w_anode1476w[2] & (~ w_data1261w[2])), (w_anode1476w[1] & (~ w_data1261w[1])), (w_anode1476w[0] & (~ w_data1261w[0])), w_anode1464w[3]},
		w_anode1487w = {(w_anode1487w[2] & (~ w_data1261w[2])), (w_anode1487w[1] & (~ w_data1261w[1])), (w_anode1487w[0] & w_data1261w[0]), w_anode1464w[3]},
		w_anode1497w = {(w_anode1497w[2] & (~ w_data1261w[2])), (w_anode1497w[1] & w_data1261w[1]), (w_anode1497w[0] & (~ w_data1261w[0])), w_anode1464w[3]},
		w_anode1507w = {(w_anode1507w[2] & (~ w_data1261w[2])), (w_anode1507w[1] & w_data1261w[1]), (w_anode1507w[0] & w_data1261w[0]), w_anode1464w[3]},
		w_anode1517w = {(w_anode1517w[2] & w_data1261w[2]), (w_anode1517w[1] & (~ w_data1261w[1])), (w_anode1517w[0] & (~ w_data1261w[0])), w_anode1464w[3]},
		w_anode1527w = {(w_anode1527w[2] & w_data1261w[2]), (w_anode1527w[1] & (~ w_data1261w[1])), (w_anode1527w[0] & w_data1261w[0]), w_anode1464w[3]},
		w_anode1537w = {(w_anode1537w[2] & w_data1261w[2]), (w_anode1537w[1] & w_data1261w[1]), (w_anode1537w[0] & (~ w_data1261w[0])), w_anode1464w[3]},
		w_anode1547w = {(w_anode1547w[2] & w_data1261w[2]), (w_anode1547w[1] & w_data1261w[1]), (w_anode1547w[0] & w_data1261w[0]), w_anode1464w[3]},
		w_anode1558w = {(w_anode1558w[2] & (~ data_wire[5])), (w_anode1558w[1] & data_wire[4]), (w_anode1558w[0] & data_wire[3]), 1'b1},
		w_anode1570w = {(w_anode1570w[2] & (~ w_data1261w[2])), (w_anode1570w[1] & (~ w_data1261w[1])), (w_anode1570w[0] & (~ w_data1261w[0])), w_anode1558w[3]},
		w_anode1581w = {(w_anode1581w[2] & (~ w_data1261w[2])), (w_anode1581w[1] & (~ w_data1261w[1])), (w_anode1581w[0] & w_data1261w[0]), w_anode1558w[3]},
		w_anode1591w = {(w_anode1591w[2] & (~ w_data1261w[2])), (w_anode1591w[1] & w_data1261w[1]), (w_anode1591w[0] & (~ w_data1261w[0])), w_anode1558w[3]},
		w_anode1601w = {(w_anode1601w[2] & (~ w_data1261w[2])), (w_anode1601w[1] & w_data1261w[1]), (w_anode1601w[0] & w_data1261w[0]), w_anode1558w[3]},
		w_anode1611w = {(w_anode1611w[2] & w_data1261w[2]), (w_anode1611w[1] & (~ w_data1261w[1])), (w_anode1611w[0] & (~ w_data1261w[0])), w_anode1558w[3]},
		w_anode1621w = {(w_anode1621w[2] & w_data1261w[2]), (w_anode1621w[1] & (~ w_data1261w[1])), (w_anode1621w[0] & w_data1261w[0]), w_anode1558w[3]},
		w_anode1631w = {(w_anode1631w[2] & w_data1261w[2]), (w_anode1631w[1] & w_data1261w[1]), (w_anode1631w[0] & (~ w_data1261w[0])), w_anode1558w[3]},
		w_anode1641w = {(w_anode1641w[2] & w_data1261w[2]), (w_anode1641w[1] & w_data1261w[1]), (w_anode1641w[0] & w_data1261w[0]), w_anode1558w[3]},
		w_anode1652w = {(w_anode1652w[2] & data_wire[5]), (w_anode1652w[1] & (~ data_wire[4])), (w_anode1652w[0] & (~ data_wire[3])), 1'b1},
		w_anode1664w = {(w_anode1664w[2] & (~ w_data1261w[2])), (w_anode1664w[1] & (~ w_data1261w[1])), (w_anode1664w[0] & (~ w_data1261w[0])), w_anode1652w[3]},
		w_anode1675w = {(w_anode1675w[2] & (~ w_data1261w[2])), (w_anode1675w[1] & (~ w_data1261w[1])), (w_anode1675w[0] & w_data1261w[0]), w_anode1652w[3]},
		w_anode1685w = {(w_anode1685w[2] & (~ w_data1261w[2])), (w_anode1685w[1] & w_data1261w[1]), (w_anode1685w[0] & (~ w_data1261w[0])), w_anode1652w[3]},
		w_anode1695w = {(w_anode1695w[2] & (~ w_data1261w[2])), (w_anode1695w[1] & w_data1261w[1]), (w_anode1695w[0] & w_data1261w[0]), w_anode1652w[3]},
		w_anode1705w = {(w_anode1705w[2] & w_data1261w[2]), (w_anode1705w[1] & (~ w_data1261w[1])), (w_anode1705w[0] & (~ w_data1261w[0])), w_anode1652w[3]},
		w_anode1715w = {(w_anode1715w[2] & w_data1261w[2]), (w_anode1715w[1] & (~ w_data1261w[1])), (w_anode1715w[0] & w_data1261w[0]), w_anode1652w[3]},
		w_anode1725w = {(w_anode1725w[2] & w_data1261w[2]), (w_anode1725w[1] & w_data1261w[1]), (w_anode1725w[0] & (~ w_data1261w[0])), w_anode1652w[3]},
		w_anode1735w = {(w_anode1735w[2] & w_data1261w[2]), (w_anode1735w[1] & w_data1261w[1]), (w_anode1735w[0] & w_data1261w[0]), w_anode1652w[3]},
		w_anode1746w = {(w_anode1746w[2] & data_wire[5]), (w_anode1746w[1] & (~ data_wire[4])), (w_anode1746w[0] & data_wire[3]), 1'b1},
		w_anode1758w = {(w_anode1758w[2] & (~ w_data1261w[2])), (w_anode1758w[1] & (~ w_data1261w[1])), (w_anode1758w[0] & (~ w_data1261w[0])), w_anode1746w[3]},
		w_anode1769w = {(w_anode1769w[2] & (~ w_data1261w[2])), (w_anode1769w[1] & (~ w_data1261w[1])), (w_anode1769w[0] & w_data1261w[0]), w_anode1746w[3]},
		w_anode1779w = {(w_anode1779w[2] & (~ w_data1261w[2])), (w_anode1779w[1] & w_data1261w[1]), (w_anode1779w[0] & (~ w_data1261w[0])), w_anode1746w[3]},
		w_anode1789w = {(w_anode1789w[2] & (~ w_data1261w[2])), (w_anode1789w[1] & w_data1261w[1]), (w_anode1789w[0] & w_data1261w[0]), w_anode1746w[3]},
		w_anode1799w = {(w_anode1799w[2] & w_data1261w[2]), (w_anode1799w[1] & (~ w_data1261w[1])), (w_anode1799w[0] & (~ w_data1261w[0])), w_anode1746w[3]},
		w_anode1809w = {(w_anode1809w[2] & w_data1261w[2]), (w_anode1809w[1] & (~ w_data1261w[1])), (w_anode1809w[0] & w_data1261w[0]), w_anode1746w[3]},
		w_anode1819w = {(w_anode1819w[2] & w_data1261w[2]), (w_anode1819w[1] & w_data1261w[1]), (w_anode1819w[0] & (~ w_data1261w[0])), w_anode1746w[3]},
		w_anode1829w = {(w_anode1829w[2] & w_data1261w[2]), (w_anode1829w[1] & w_data1261w[1]), (w_anode1829w[0] & w_data1261w[0]), w_anode1746w[3]},
		w_anode1840w = {(w_anode1840w[2] & data_wire[5]), (w_anode1840w[1] & data_wire[4]), (w_anode1840w[0] & (~ data_wire[3])), 1'b1},
		w_anode1852w = {(w_anode1852w[2] & (~ w_data1261w[2])), (w_anode1852w[1] & (~ w_data1261w[1])), (w_anode1852w[0] & (~ w_data1261w[0])), w_anode1840w[3]},
		w_anode1863w = {(w_anode1863w[2] & (~ w_data1261w[2])), (w_anode1863w[1] & (~ w_data1261w[1])), (w_anode1863w[0] & w_data1261w[0]), w_anode1840w[3]},
		w_anode1873w = {(w_anode1873w[2] & (~ w_data1261w[2])), (w_anode1873w[1] & w_data1261w[1]), (w_anode1873w[0] & (~ w_data1261w[0])), w_anode1840w[3]},
		w_anode1883w = {(w_anode1883w[2] & (~ w_data1261w[2])), (w_anode1883w[1] & w_data1261w[1]), (w_anode1883w[0] & w_data1261w[0]), w_anode1840w[3]},
		w_anode1893w = {(w_anode1893w[2] & w_data1261w[2]), (w_anode1893w[1] & (~ w_data1261w[1])), (w_anode1893w[0] & (~ w_data1261w[0])), w_anode1840w[3]},
		w_anode1903w = {(w_anode1903w[2] & w_data1261w[2]), (w_anode1903w[1] & (~ w_data1261w[1])), (w_anode1903w[0] & w_data1261w[0]), w_anode1840w[3]},
		w_anode1913w = {(w_anode1913w[2] & w_data1261w[2]), (w_anode1913w[1] & w_data1261w[1]), (w_anode1913w[0] & (~ w_data1261w[0])), w_anode1840w[3]},
		w_anode1923w = {(w_anode1923w[2] & w_data1261w[2]), (w_anode1923w[1] & w_data1261w[1]), (w_anode1923w[0] & w_data1261w[0]), w_anode1840w[3]},
		w_anode1934w = {(w_anode1934w[2] & data_wire[5]), (w_anode1934w[1] & data_wire[4]), (w_anode1934w[0] & data_wire[3]), 1'b1},
		w_anode1946w = {(w_anode1946w[2] & (~ w_data1261w[2])), (w_anode1946w[1] & (~ w_data1261w[1])), (w_anode1946w[0] & (~ w_data1261w[0])), w_anode1934w[3]},
		w_anode1957w = {(w_anode1957w[2] & (~ w_data1261w[2])), (w_anode1957w[1] & (~ w_data1261w[1])), (w_anode1957w[0] & w_data1261w[0]), w_anode1934w[3]},
		w_anode1967w = {(w_anode1967w[2] & (~ w_data1261w[2])), (w_anode1967w[1] & w_data1261w[1]), (w_anode1967w[0] & (~ w_data1261w[0])), w_anode1934w[3]},
		w_anode1977w = {(w_anode1977w[2] & (~ w_data1261w[2])), (w_anode1977w[1] & w_data1261w[1]), (w_anode1977w[0] & w_data1261w[0]), w_anode1934w[3]},
		w_anode1987w = {(w_anode1987w[2] & w_data1261w[2]), (w_anode1987w[1] & (~ w_data1261w[1])), (w_anode1987w[0] & (~ w_data1261w[0])), w_anode1934w[3]},
		w_anode1997w = {(w_anode1997w[2] & w_data1261w[2]), (w_anode1997w[1] & (~ w_data1261w[1])), (w_anode1997w[0] & w_data1261w[0]), w_anode1934w[3]},
		w_anode2007w = {(w_anode2007w[2] & w_data1261w[2]), (w_anode2007w[1] & w_data1261w[1]), (w_anode2007w[0] & (~ w_data1261w[0])), w_anode1934w[3]},
		w_anode2017w = {(w_anode2017w[2] & w_data1261w[2]), (w_anode2017w[1] & w_data1261w[1]), (w_anode2017w[0] & w_data1261w[0]), w_anode1934w[3]},
		w_data1261w = data_wire[2:0];
endmodule //background_decode


//lpm_mux DEVICE_FAMILY="Cyclone IV E" LPM_SIZE=38 LPM_WIDTH=8 LPM_WIDTHS=6 data result sel
//VERSION_BEGIN 17.0 cbx_lpm_mux 2017:04:25:18:06:30:SJ cbx_mgl 2017:04:25:18:09:28:SJ  VERSION_END

//synthesis_resources = lut 336 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  background_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [303:0]  data;
	output   [7:0]  result;
	input   [5:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [303:0]  data;
	tri0   [5:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [7:0]  result_node;
	wire  [11:0]  sel_ffs_wire;
	wire  [5:0]  sel_node;
	wire  [63:0]  w_data2040w;
	wire  [3:0]  w_data2141w;
	wire  [3:0]  w_data2142w;
	wire  [3:0]  w_data2143w;
	wire  [3:0]  w_data2144w;
	wire  [3:0]  w_data2244w;
	wire  [3:0]  w_data2245w;
	wire  [3:0]  w_data2246w;
	wire  [3:0]  w_data2247w;
	wire  [3:0]  w_data2342w;
	wire  [3:0]  w_data2343w;
	wire  [3:0]  w_data2344w;
	wire  [3:0]  w_data2345w;
	wire  [3:0]  w_data2440w;
	wire  [3:0]  w_data2441w;
	wire  [3:0]  w_data2442w;
	wire  [3:0]  w_data2443w;
	wire  [63:0]  w_data2551w;
	wire  [3:0]  w_data2651w;
	wire  [3:0]  w_data2652w;
	wire  [3:0]  w_data2653w;
	wire  [3:0]  w_data2654w;
	wire  [3:0]  w_data2754w;
	wire  [3:0]  w_data2755w;
	wire  [3:0]  w_data2756w;
	wire  [3:0]  w_data2757w;
	wire  [3:0]  w_data2852w;
	wire  [3:0]  w_data2853w;
	wire  [3:0]  w_data2854w;
	wire  [3:0]  w_data2855w;
	wire  [3:0]  w_data2950w;
	wire  [3:0]  w_data2951w;
	wire  [3:0]  w_data2952w;
	wire  [3:0]  w_data2953w;
	wire  [63:0]  w_data3056w;
	wire  [3:0]  w_data3156w;
	wire  [3:0]  w_data3157w;
	wire  [3:0]  w_data3158w;
	wire  [3:0]  w_data3159w;
	wire  [3:0]  w_data3259w;
	wire  [3:0]  w_data3260w;
	wire  [3:0]  w_data3261w;
	wire  [3:0]  w_data3262w;
	wire  [3:0]  w_data3357w;
	wire  [3:0]  w_data3358w;
	wire  [3:0]  w_data3359w;
	wire  [3:0]  w_data3360w;
	wire  [3:0]  w_data3455w;
	wire  [3:0]  w_data3456w;
	wire  [3:0]  w_data3457w;
	wire  [3:0]  w_data3458w;
	wire  [63:0]  w_data3561w;
	wire  [3:0]  w_data3661w;
	wire  [3:0]  w_data3662w;
	wire  [3:0]  w_data3663w;
	wire  [3:0]  w_data3664w;
	wire  [3:0]  w_data3764w;
	wire  [3:0]  w_data3765w;
	wire  [3:0]  w_data3766w;
	wire  [3:0]  w_data3767w;
	wire  [3:0]  w_data3862w;
	wire  [3:0]  w_data3863w;
	wire  [3:0]  w_data3864w;
	wire  [3:0]  w_data3865w;
	wire  [3:0]  w_data3960w;
	wire  [3:0]  w_data3961w;
	wire  [3:0]  w_data3962w;
	wire  [3:0]  w_data3963w;
	wire  [63:0]  w_data4066w;
	wire  [3:0]  w_data4166w;
	wire  [3:0]  w_data4167w;
	wire  [3:0]  w_data4168w;
	wire  [3:0]  w_data4169w;
	wire  [3:0]  w_data4269w;
	wire  [3:0]  w_data4270w;
	wire  [3:0]  w_data4271w;
	wire  [3:0]  w_data4272w;
	wire  [3:0]  w_data4367w;
	wire  [3:0]  w_data4368w;
	wire  [3:0]  w_data4369w;
	wire  [3:0]  w_data4370w;
	wire  [3:0]  w_data4465w;
	wire  [3:0]  w_data4466w;
	wire  [3:0]  w_data4467w;
	wire  [3:0]  w_data4468w;
	wire  [63:0]  w_data4571w;
	wire  [3:0]  w_data4671w;
	wire  [3:0]  w_data4672w;
	wire  [3:0]  w_data4673w;
	wire  [3:0]  w_data4674w;
	wire  [3:0]  w_data4774w;
	wire  [3:0]  w_data4775w;
	wire  [3:0]  w_data4776w;
	wire  [3:0]  w_data4777w;
	wire  [3:0]  w_data4872w;
	wire  [3:0]  w_data4873w;
	wire  [3:0]  w_data4874w;
	wire  [3:0]  w_data4875w;
	wire  [3:0]  w_data4970w;
	wire  [3:0]  w_data4971w;
	wire  [3:0]  w_data4972w;
	wire  [3:0]  w_data4973w;
	wire  [63:0]  w_data5076w;
	wire  [3:0]  w_data5176w;
	wire  [3:0]  w_data5177w;
	wire  [3:0]  w_data5178w;
	wire  [3:0]  w_data5179w;
	wire  [3:0]  w_data5279w;
	wire  [3:0]  w_data5280w;
	wire  [3:0]  w_data5281w;
	wire  [3:0]  w_data5282w;
	wire  [3:0]  w_data5377w;
	wire  [3:0]  w_data5378w;
	wire  [3:0]  w_data5379w;
	wire  [3:0]  w_data5380w;
	wire  [3:0]  w_data5475w;
	wire  [3:0]  w_data5476w;
	wire  [3:0]  w_data5477w;
	wire  [3:0]  w_data5478w;
	wire  [63:0]  w_data5581w;
	wire  [3:0]  w_data5681w;
	wire  [3:0]  w_data5682w;
	wire  [3:0]  w_data5683w;
	wire  [3:0]  w_data5684w;
	wire  [3:0]  w_data5784w;
	wire  [3:0]  w_data5785w;
	wire  [3:0]  w_data5786w;
	wire  [3:0]  w_data5787w;
	wire  [3:0]  w_data5882w;
	wire  [3:0]  w_data5883w;
	wire  [3:0]  w_data5884w;
	wire  [3:0]  w_data5885w;
	wire  [3:0]  w_data5980w;
	wire  [3:0]  w_data5981w;
	wire  [3:0]  w_data5982w;
	wire  [3:0]  w_data5983w;
	wire  [3:0]  w_sel2130w;
	wire  [1:0]  w_sel2145w;
	wire  [1:0]  w_sel2248w;
	wire  [1:0]  w_sel2346w;
	wire  [1:0]  w_sel2444w;
	wire  [3:0]  w_sel2641w;
	wire  [1:0]  w_sel2655w;
	wire  [1:0]  w_sel2758w;
	wire  [1:0]  w_sel2856w;
	wire  [1:0]  w_sel2954w;
	wire  [3:0]  w_sel3146w;
	wire  [1:0]  w_sel3160w;
	wire  [1:0]  w_sel3263w;
	wire  [1:0]  w_sel3361w;
	wire  [1:0]  w_sel3459w;
	wire  [3:0]  w_sel3651w;
	wire  [1:0]  w_sel3665w;
	wire  [1:0]  w_sel3768w;
	wire  [1:0]  w_sel3866w;
	wire  [1:0]  w_sel3964w;
	wire  [3:0]  w_sel4156w;
	wire  [1:0]  w_sel4170w;
	wire  [1:0]  w_sel4273w;
	wire  [1:0]  w_sel4371w;
	wire  [1:0]  w_sel4469w;
	wire  [3:0]  w_sel4661w;
	wire  [1:0]  w_sel4675w;
	wire  [1:0]  w_sel4778w;
	wire  [1:0]  w_sel4876w;
	wire  [1:0]  w_sel4974w;
	wire  [3:0]  w_sel5166w;
	wire  [1:0]  w_sel5180w;
	wire  [1:0]  w_sel5283w;
	wire  [1:0]  w_sel5381w;
	wire  [1:0]  w_sel5479w;
	wire  [3:0]  w_sel5671w;
	wire  [1:0]  w_sel5685w;
	wire  [1:0]  w_sel5788w;
	wire  [1:0]  w_sel5886w;
	wire  [1:0]  w_sel5984w;

	assign
		result = result_node,
		result_node = {(((((((((w_data5785w[1] & w_sel5788w[0]) & (~ (((w_data5785w[0] & (~ w_sel5788w[1])) & (~ w_sel5788w[0])) | (w_sel5788w[1] & (w_sel5788w[0] | w_data5785w[2]))))) | ((((w_data5785w[0] & (~ w_sel5788w[1])) & (~ w_sel5788w[0])) | (w_sel5788w[1] & (w_sel5788w[0] | w_data5785w[2]))) & (w_data5785w[3] | (~ w_sel5788w[0])))) & w_sel5671w[2]) & (~ ((((((w_data5784w[1] & w_sel5788w[0]) & (~ (((w_data5784w[0] & (~ w_sel5788w[1])) & (~ w_sel5788w[0])) | (w_sel5788w[1] & (w_sel5788w[0] | w_data5784w[2]))))) | ((((w_data5784w[0] & (~ w_sel5788w[1])) & (~ w_sel5788w[0])) | (w_sel5788w[1] & (w_sel5788w[0] | w_data5784w[2]))) & (w_data5784w[3] | (~ w_sel5788w[0])))) & (~ w_sel5671w[3])) & (~ w_sel5671w[2])) | (w_sel5671w[3] & (w_sel5671w[2] | (((w_data5786w[1] & w_sel5788w[0]) & (~ (((w_data5786w[0] & (~ w_sel5788w[1])) & (~ w_sel5788w[0])) | (w_sel5788w[1] & (w_sel5788w[0] | w_data5786w[2]))))) | ((((w_data5786w[0] & (~ w_sel5788w[1])) & (~ w_sel5788w[0])) | (w_sel5788w[1] & (w_sel5788w[0] | w_data5786w[2]))) & (w_data5786w[3] | (~ w_sel5788w[0]))))))))) | (((((((w_data5784w[1] & w_sel5788w[0]) & (~ (((w_data5784w[0] & (~ w_sel5788w[1])) & (~ w_sel5788w[0])) | (w_sel5788w[1] & (w_sel5788w[0] | w_data5784w[2]))))) | ((((w_data5784w[0] & (~ w_sel5788w[1])) & (~ w_sel5788w[0])) | (w_sel5788w[1] & (w_sel5788w[0] | w_data5784w[2]))) & (w_data5784w[3] | (~ w_sel5788w[0])))) & (~ w_sel5671w[3])) & (~ w_sel5671w[2])) | (w_sel5671w[3] & (w_sel5671w[2] | (((w_data5786w[1] & w_sel5788w[0]) & (~ (((w_data5786w[0] & (~ w_sel5788w[1])) & (~ w_sel5788w[0])) | (w_sel5788w[1] & (w_sel5788w[0] | w_data5786w[2]))))) | ((((w_data5786w[0] & (~ w_sel5788w[1])) & (~ w_sel5788w[0])) | (w_sel5788w[1] & (w_sel5788w[0] | w_data5786w[2]))) & (w_data5786w[3] | (~ w_sel5788w[0]))))))) & ((((w_data5787w[1] & w_sel5788w[0]) & (~ (((w_data5787w[0] & (~ w_sel5788w[1])) & (~ w_sel5788w[0])) | (w_sel5788w[1] & (w_sel5788w[0] | w_data5787w[2]))))) | ((((w_data5787w[0] & (~ w_sel5788w[1])) & (~ w_sel5788w[0])) | (w_sel5788w[1] & (w_sel5788w[0] | w_data5787w[2]
))) & (w_data5787w[3] | (~ w_sel5788w[0])))) | (~ w_sel5671w[2])))) & sel_node[4]) & (~ (((((((((w_data5682w[1] & w_sel5685w[0]) & (~ (((w_data5682w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5682w[2]))))) | ((((w_data5682w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5682w[2]))) & (w_data5682w[3] | (~ w_sel5685w[0])))) & w_sel5671w[2]) & (~ ((((((w_data5681w[1] & w_sel5685w[0]) & (~ (((w_data5681w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5681w[2]))))) | ((((w_data5681w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5681w[2]))) & (w_data5681w[3] | (~ w_sel5685w[0])))) & (~ w_sel5671w[3])) & (~ w_sel5671w[2])) | (w_sel5671w[3] & (w_sel5671w[2] | (((w_data5683w[1] & w_sel5685w[0]) & (~ (((w_data5683w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5683w[2]))))) | ((((w_data5683w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5683w[2]))) & (w_data5683w[3] | (~ w_sel5685w[0]))))))))) | (((((((w_data5681w[1] & w_sel5685w[0]) & (~ (((w_data5681w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5681w[2]))))) | ((((w_data5681w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5681w[2]))) & (w_data5681w[3] | (~ w_sel5685w[0])))) & (~ w_sel5671w[3])) & (~ w_sel5671w[2])) | (w_sel5671w[3] & (w_sel5671w[2] | (((w_data5683w[1] & w_sel5685w[0]) & (~ (((w_data5683w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5683w[2]))))) | ((((w_data5683w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5683w[2]))) & (w_data5683w[3] | (~ w_sel5685w[0]))))))) & ((((w_data5684w[1] & w_sel5685w[0]) & (~ (((w_data5684w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5684w[2]))))) | ((((w_data5684w[0] & (~ w_sel5685w[1]
)) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5684w[2]))) & (w_data5684w[3] | (~ w_sel5685w[0])))) | (~ w_sel5671w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data5883w[1] & w_sel5886w[0]) & (~ (((w_data5883w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5883w[2]))))) | ((((w_data5883w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5883w[2]))) & (w_data5883w[3] | (~ w_sel5886w[0])))) & w_sel5671w[2]) & (~ ((((((w_data5882w[1] & w_sel5886w[0]) & (~ (((w_data5882w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5882w[2]))))) | ((((w_data5882w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5882w[2]))) & (w_data5882w[3] | (~ w_sel5886w[0])))) & (~ w_sel5671w[3])) & (~ w_sel5671w[2])) | (w_sel5671w[3] & (w_sel5671w[2] | (((w_data5884w[1] & w_sel5886w[0]) & (~ (((w_data5884w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5884w[2]))))) | ((((w_data5884w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5884w[2]))) & (w_data5884w[3] | (~ w_sel5886w[0]))))))))) | (((((((w_data5882w[1] & w_sel5886w[0]) & (~ (((w_data5882w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5882w[2]))))) | ((((w_data5882w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5882w[2]))) & (w_data5882w[3] | (~ w_sel5886w[0])))) & (~ w_sel5671w[3])) & (~ w_sel5671w[2])) | (w_sel5671w[3] & (w_sel5671w[2] | (((w_data5884w[1] & w_sel5886w[0]) & (~ (((w_data5884w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5884w[2]))))) | ((((w_data5884w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5884w[2]))) & (w_data5884w[3] | (~ w_sel5886w[0]))))))) & ((((w_data5885w[1] & w_sel5886w[0]) & (~ (((w_data5885w[0] & (~ w_sel5886w[1]
)) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5885w[2]))))) | ((((w_data5885w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5885w[2]))) & (w_data5885w[3] | (~ w_sel5886w[0])))) | (~ w_sel5671w[2]))))))))) | ((((((((((w_data5682w[1] & w_sel5685w[0]) & (~ (((w_data5682w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5682w[2]))))) | ((((w_data5682w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5682w[2]))) & (w_data5682w[3] | (~ w_sel5685w[0])))) & w_sel5671w[2]) & (~ ((((((w_data5681w[1] & w_sel5685w[0]) & (~ (((w_data5681w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5681w[2]))))) | ((((w_data5681w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5681w[2]))) & (w_data5681w[3] | (~ w_sel5685w[0])))) & (~ w_sel5671w[3])) & (~ w_sel5671w[2])) | (w_sel5671w[3] & (w_sel5671w[2] | (((w_data5683w[1] & w_sel5685w[0]) & (~ (((w_data5683w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5683w[2]))))) | ((((w_data5683w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5683w[2]))) & (w_data5683w[3] | (~ w_sel5685w[0]))))))))) | (((((((w_data5681w[1] & w_sel5685w[0]) & (~ (((w_data5681w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5681w[2]))))) | ((((w_data5681w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5681w[2]))) & (w_data5681w[3] | (~ w_sel5685w[0])))) & (~ w_sel5671w[3])) & (~ w_sel5671w[2])) | (w_sel5671w[3] & (w_sel5671w[2] | (((w_data5683w[1] & w_sel5685w[0]) & (~ (((w_data5683w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5683w[2]))))) | ((((w_data5683w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5683w[2]))) & (w_data5683w[3] | (~ w_sel5685w[0]))))))) & ((((w_data5684w[1]
 & w_sel5685w[0]) & (~ (((w_data5684w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5684w[2]))))) | ((((w_data5684w[0] & (~ w_sel5685w[1])) & (~ w_sel5685w[0])) | (w_sel5685w[1] & (w_sel5685w[0] | w_data5684w[2]))) & (w_data5684w[3] | (~ w_sel5685w[0])))) | (~ w_sel5671w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data5883w[1] & w_sel5886w[0]) & (~ (((w_data5883w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5883w[2]))))) | ((((w_data5883w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5883w[2]))) & (w_data5883w[3] | (~ w_sel5886w[0])))) & w_sel5671w[2]) & (~ ((((((w_data5882w[1] & w_sel5886w[0]) & (~ (((w_data5882w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5882w[2]))))) | ((((w_data5882w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5882w[2]))) & (w_data5882w[3] | (~ w_sel5886w[0])))) & (~ w_sel5671w[3])) & (~ w_sel5671w[2])) | (w_sel5671w[3] & (w_sel5671w[2] | (((w_data5884w[1] & w_sel5886w[0]) & (~ (((w_data5884w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5884w[2]))))) | ((((w_data5884w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5884w[2]))) & (w_data5884w[3] | (~ w_sel5886w[0]))))))))) | (((((((w_data5882w[1] & w_sel5886w[0]) & (~ (((w_data5882w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5882w[2]))))) | ((((w_data5882w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5882w[2]))) & (w_data5882w[3] | (~ w_sel5886w[0])))) & (~ w_sel5671w[3])) & (~ w_sel5671w[2])) | (w_sel5671w[3] & (w_sel5671w[2] | (((w_data5884w[1] & w_sel5886w[0]) & (~ (((w_data5884w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5884w[2]))))) | ((((w_data5884w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0]
)) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5884w[2]))) & (w_data5884w[3] | (~ w_sel5886w[0]))))))) & ((((w_data5885w[1] & w_sel5886w[0]) & (~ (((w_data5885w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5885w[2]))))) | ((((w_data5885w[0] & (~ w_sel5886w[1])) & (~ w_sel5886w[0])) | (w_sel5886w[1] & (w_sel5886w[0] | w_data5885w[2]))) & (w_data5885w[3] | (~ w_sel5886w[0])))) | (~ w_sel5671w[2]))))))) & (((((((w_data5981w[1] & w_sel5984w[0]) & (~ (((w_data5981w[0] & (~ w_sel5984w[1])) & (~ w_sel5984w[0])) | (w_sel5984w[1] & (w_sel5984w[0] | w_data5981w[2]))))) | ((((w_data5981w[0] & (~ w_sel5984w[1])) & (~ w_sel5984w[0])) | (w_sel5984w[1] & (w_sel5984w[0] | w_data5981w[2]))) & (w_data5981w[3] | (~ w_sel5984w[0])))) & w_sel5671w[2]) & (~ ((((((w_data5980w[1] & w_sel5984w[0]) & (~ (((w_data5980w[0] & (~ w_sel5984w[1])) & (~ w_sel5984w[0])) | (w_sel5984w[1] & (w_sel5984w[0] | w_data5980w[2]))))) | ((((w_data5980w[0] & (~ w_sel5984w[1])) & (~ w_sel5984w[0])) | (w_sel5984w[1] & (w_sel5984w[0] | w_data5980w[2]))) & (w_data5980w[3] | (~ w_sel5984w[0])))) & (~ w_sel5671w[3])) & (~ w_sel5671w[2])) | (w_sel5671w[3] & (w_sel5671w[2] | (((w_data5982w[1] & w_sel5984w[0]) & (~ (((w_data5982w[0] & (~ w_sel5984w[1])) & (~ w_sel5984w[0])) | (w_sel5984w[1] & (w_sel5984w[0] | w_data5982w[2]))))) | ((((w_data5982w[0] & (~ w_sel5984w[1])) & (~ w_sel5984w[0])) | (w_sel5984w[1] & (w_sel5984w[0] | w_data5982w[2]))) & (w_data5982w[3] | (~ w_sel5984w[0]))))))))) | (((((((w_data5980w[1] & w_sel5984w[0]) & (~ (((w_data5980w[0] & (~ w_sel5984w[1])) & (~ w_sel5984w[0])) | (w_sel5984w[1] & (w_sel5984w[0] | w_data5980w[2]))))) | ((((w_data5980w[0] & (~ w_sel5984w[1])) & (~ w_sel5984w[0])) | (w_sel5984w[1] & (w_sel5984w[0] | w_data5980w[2]))) & (w_data5980w[3] | (~ w_sel5984w[0])))) & (~ w_sel5671w[3])) & (~ w_sel5671w[2])) | (w_sel5671w[3] & (w_sel5671w[2] | (((w_data5982w[1] & w_sel5984w[0]) & (~ (((w_data5982w[0] & (~ w_sel5984w[1])) & (~ w_sel5984w[0])) | (w_sel5984w[1] & (w_sel5984w[0] | w_data5982w[2]
))))) | ((((w_data5982w[0] & (~ w_sel5984w[1])) & (~ w_sel5984w[0])) | (w_sel5984w[1] & (w_sel5984w[0] | w_data5982w[2]))) & (w_data5982w[3] | (~ w_sel5984w[0]))))))) & ((((w_data5983w[1] & w_sel5984w[0]) & (~ (((w_data5983w[0] & (~ w_sel5984w[1])) & (~ w_sel5984w[0])) | (w_sel5984w[1] & (w_sel5984w[0] | w_data5983w[2]))))) | ((((w_data5983w[0] & (~ w_sel5984w[1])) & (~ w_sel5984w[0])) | (w_sel5984w[1] & (w_sel5984w[0] | w_data5983w[2]))) & (w_data5983w[3] | (~ w_sel5984w[0])))) | (~ w_sel5671w[2])))) | (~ sel_node[4])))), (((((((((w_data5280w[1] & w_sel5283w[0]) & (~ (((w_data5280w[0] & (~ w_sel5283w[1])) & (~ w_sel5283w[0])) | (w_sel5283w[1] & (w_sel5283w[0] | w_data5280w[2]))))) | ((((w_data5280w[0] & (~ w_sel5283w[1])) & (~ w_sel5283w[0])) | (w_sel5283w[1] & (w_sel5283w[0] | w_data5280w[2]))) & (w_data5280w[3] | (~ w_sel5283w[0])))) & w_sel5166w[2]) & (~ ((((((w_data5279w[1] & w_sel5283w[0]) & (~ (((w_data5279w[0] & (~ w_sel5283w[1])) & (~ w_sel5283w[0])) | (w_sel5283w[1] & (w_sel5283w[0] | w_data5279w[2]))))) | ((((w_data5279w[0] & (~ w_sel5283w[1])) & (~ w_sel5283w[0])) | (w_sel5283w[1] & (w_sel5283w[0] | w_data5279w[2]))) & (w_data5279w[3] | (~ w_sel5283w[0])))) & (~ w_sel5166w[3])) & (~ w_sel5166w[2])) | (w_sel5166w[3] & (w_sel5166w[2] | (((w_data5281w[1] & w_sel5283w[0]) & (~ (((w_data5281w[0] & (~ w_sel5283w[1])) & (~ w_sel5283w[0])) | (w_sel5283w[1] & (w_sel5283w[0] | w_data5281w[2]))))) | ((((w_data5281w[0] & (~ w_sel5283w[1])) & (~ w_sel5283w[0])) | (w_sel5283w[1] & (w_sel5283w[0] | w_data5281w[2]))) & (w_data5281w[3] | (~ w_sel5283w[0]))))))))) | (((((((w_data5279w[1] & w_sel5283w[0]) & (~ (((w_data5279w[0] & (~ w_sel5283w[1])) & (~ w_sel5283w[0])) | (w_sel5283w[1] & (w_sel5283w[0] | w_data5279w[2]))))) | ((((w_data5279w[0] & (~ w_sel5283w[1])) & (~ w_sel5283w[0])) | (w_sel5283w[1] & (w_sel5283w[0] | w_data5279w[2]))) & (w_data5279w[3] | (~ w_sel5283w[0])))) & (~ w_sel5166w[3])) & (~ w_sel5166w[2])) | (w_sel5166w[3] & (w_sel5166w[2] | (((w_data5281w[1] & w_sel5283w[0]) & (~ (((w_data5281w[0] & (~ w_sel5283w[1]
)) & (~ w_sel5283w[0])) | (w_sel5283w[1] & (w_sel5283w[0] | w_data5281w[2]))))) | ((((w_data5281w[0] & (~ w_sel5283w[1])) & (~ w_sel5283w[0])) | (w_sel5283w[1] & (w_sel5283w[0] | w_data5281w[2]))) & (w_data5281w[3] | (~ w_sel5283w[0]))))))) & ((((w_data5282w[1] & w_sel5283w[0]) & (~ (((w_data5282w[0] & (~ w_sel5283w[1])) & (~ w_sel5283w[0])) | (w_sel5283w[1] & (w_sel5283w[0] | w_data5282w[2]))))) | ((((w_data5282w[0] & (~ w_sel5283w[1])) & (~ w_sel5283w[0])) | (w_sel5283w[1] & (w_sel5283w[0] | w_data5282w[2]))) & (w_data5282w[3] | (~ w_sel5283w[0])))) | (~ w_sel5166w[2])))) & sel_node[4]) & (~ (((((((((w_data5177w[1] & w_sel5180w[0]) & (~ (((w_data5177w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5177w[2]))))) | ((((w_data5177w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5177w[2]))) & (w_data5177w[3] | (~ w_sel5180w[0])))) & w_sel5166w[2]) & (~ ((((((w_data5176w[1] & w_sel5180w[0]) & (~ (((w_data5176w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5176w[2]))))) | ((((w_data5176w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5176w[2]))) & (w_data5176w[3] | (~ w_sel5180w[0])))) & (~ w_sel5166w[3])) & (~ w_sel5166w[2])) | (w_sel5166w[3] & (w_sel5166w[2] | (((w_data5178w[1] & w_sel5180w[0]) & (~ (((w_data5178w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5178w[2]))))) | ((((w_data5178w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5178w[2]))) & (w_data5178w[3] | (~ w_sel5180w[0]))))))))) | (((((((w_data5176w[1] & w_sel5180w[0]) & (~ (((w_data5176w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5176w[2]))))) | ((((w_data5176w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5176w[2]))) & (w_data5176w[3] | (~ w_sel5180w[0])))) & (~ w_sel5166w[3])) & (~ w_sel5166w[2])) | (w_sel5166w[3] & (w_sel5166w[2]
 | (((w_data5178w[1] & w_sel5180w[0]) & (~ (((w_data5178w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5178w[2]))))) | ((((w_data5178w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5178w[2]))) & (w_data5178w[3] | (~ w_sel5180w[0]))))))) & ((((w_data5179w[1] & w_sel5180w[0]) & (~ (((w_data5179w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5179w[2]))))) | ((((w_data5179w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5179w[2]))) & (w_data5179w[3] | (~ w_sel5180w[0])))) | (~ w_sel5166w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data5378w[1] & w_sel5381w[0]) & (~ (((w_data5378w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5378w[2]))))) | ((((w_data5378w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5378w[2]))) & (w_data5378w[3] | (~ w_sel5381w[0])))) & w_sel5166w[2]) & (~ ((((((w_data5377w[1] & w_sel5381w[0]) & (~ (((w_data5377w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5377w[2]))))) | ((((w_data5377w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5377w[2]))) & (w_data5377w[3] | (~ w_sel5381w[0])))) & (~ w_sel5166w[3])) & (~ w_sel5166w[2])) | (w_sel5166w[3] & (w_sel5166w[2] | (((w_data5379w[1] & w_sel5381w[0]) & (~ (((w_data5379w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5379w[2]))))) | ((((w_data5379w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5379w[2]))) & (w_data5379w[3] | (~ w_sel5381w[0]))))))))) | (((((((w_data5377w[1] & w_sel5381w[0]) & (~ (((w_data5377w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5377w[2]))))) | ((((w_data5377w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5377w[2]
))) & (w_data5377w[3] | (~ w_sel5381w[0])))) & (~ w_sel5166w[3])) & (~ w_sel5166w[2])) | (w_sel5166w[3] & (w_sel5166w[2] | (((w_data5379w[1] & w_sel5381w[0]) & (~ (((w_data5379w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5379w[2]))))) | ((((w_data5379w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5379w[2]))) & (w_data5379w[3] | (~ w_sel5381w[0]))))))) & ((((w_data5380w[1] & w_sel5381w[0]) & (~ (((w_data5380w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5380w[2]))))) | ((((w_data5380w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5380w[2]))) & (w_data5380w[3] | (~ w_sel5381w[0])))) | (~ w_sel5166w[2]))))))))) | ((((((((((w_data5177w[1] & w_sel5180w[0]) & (~ (((w_data5177w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5177w[2]))))) | ((((w_data5177w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5177w[2]))) & (w_data5177w[3] | (~ w_sel5180w[0])))) & w_sel5166w[2]) & (~ ((((((w_data5176w[1] & w_sel5180w[0]) & (~ (((w_data5176w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5176w[2]))))) | ((((w_data5176w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5176w[2]))) & (w_data5176w[3] | (~ w_sel5180w[0])))) & (~ w_sel5166w[3])) & (~ w_sel5166w[2])) | (w_sel5166w[3] & (w_sel5166w[2] | (((w_data5178w[1] & w_sel5180w[0]) & (~ (((w_data5178w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5178w[2]))))) | ((((w_data5178w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5178w[2]))) & (w_data5178w[3] | (~ w_sel5180w[0]))))))))) | (((((((w_data5176w[1] & w_sel5180w[0]) & (~ (((w_data5176w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5176w[2]))))) | ((((w_data5176w[0] & (~ w_sel5180w[1])) 
& (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5176w[2]))) & (w_data5176w[3] | (~ w_sel5180w[0])))) & (~ w_sel5166w[3])) & (~ w_sel5166w[2])) | (w_sel5166w[3] & (w_sel5166w[2] | (((w_data5178w[1] & w_sel5180w[0]) & (~ (((w_data5178w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5178w[2]))))) | ((((w_data5178w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5178w[2]))) & (w_data5178w[3] | (~ w_sel5180w[0]))))))) & ((((w_data5179w[1] & w_sel5180w[0]) & (~ (((w_data5179w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5179w[2]))))) | ((((w_data5179w[0] & (~ w_sel5180w[1])) & (~ w_sel5180w[0])) | (w_sel5180w[1] & (w_sel5180w[0] | w_data5179w[2]))) & (w_data5179w[3] | (~ w_sel5180w[0])))) | (~ w_sel5166w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data5378w[1] & w_sel5381w[0]) & (~ (((w_data5378w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5378w[2]))))) | ((((w_data5378w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5378w[2]))) & (w_data5378w[3] | (~ w_sel5381w[0])))) & w_sel5166w[2]) & (~ ((((((w_data5377w[1] & w_sel5381w[0]) & (~ (((w_data5377w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5377w[2]))))) | ((((w_data5377w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5377w[2]))) & (w_data5377w[3] | (~ w_sel5381w[0])))) & (~ w_sel5166w[3])) & (~ w_sel5166w[2])) | (w_sel5166w[3] & (w_sel5166w[2] | (((w_data5379w[1] & w_sel5381w[0]) & (~ (((w_data5379w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5379w[2]))))) | ((((w_data5379w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5379w[2]))) & (w_data5379w[3] | (~ w_sel5381w[0]))))))))) | (((((((w_data5377w[1] & w_sel5381w[0]) & (~ (((w_data5377w[0] & (~ w_sel5381w[1]
)) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5377w[2]))))) | ((((w_data5377w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5377w[2]))) & (w_data5377w[3] | (~ w_sel5381w[0])))) & (~ w_sel5166w[3])) & (~ w_sel5166w[2])) | (w_sel5166w[3] & (w_sel5166w[2] | (((w_data5379w[1] & w_sel5381w[0]) & (~ (((w_data5379w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5379w[2]))))) | ((((w_data5379w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5379w[2]))) & (w_data5379w[3] | (~ w_sel5381w[0]))))))) & ((((w_data5380w[1] & w_sel5381w[0]) & (~ (((w_data5380w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5380w[2]))))) | ((((w_data5380w[0] & (~ w_sel5381w[1])) & (~ w_sel5381w[0])) | (w_sel5381w[1] & (w_sel5381w[0] | w_data5380w[2]))) & (w_data5380w[3] | (~ w_sel5381w[0])))) | (~ w_sel5166w[2]))))))) & (((((((w_data5476w[1] & w_sel5479w[0]) & (~ (((w_data5476w[0] & (~ w_sel5479w[1])) & (~ w_sel5479w[0])) | (w_sel5479w[1] & (w_sel5479w[0] | w_data5476w[2]))))) | ((((w_data5476w[0] & (~ w_sel5479w[1])) & (~ w_sel5479w[0])) | (w_sel5479w[1] & (w_sel5479w[0] | w_data5476w[2]))) & (w_data5476w[3] | (~ w_sel5479w[0])))) & w_sel5166w[2]) & (~ ((((((w_data5475w[1] & w_sel5479w[0]) & (~ (((w_data5475w[0] & (~ w_sel5479w[1])) & (~ w_sel5479w[0])) | (w_sel5479w[1] & (w_sel5479w[0] | w_data5475w[2]))))) | ((((w_data5475w[0] & (~ w_sel5479w[1])) & (~ w_sel5479w[0])) | (w_sel5479w[1] & (w_sel5479w[0] | w_data5475w[2]))) & (w_data5475w[3] | (~ w_sel5479w[0])))) & (~ w_sel5166w[3])) & (~ w_sel5166w[2])) | (w_sel5166w[3] & (w_sel5166w[2] | (((w_data5477w[1] & w_sel5479w[0]) & (~ (((w_data5477w[0] & (~ w_sel5479w[1])) & (~ w_sel5479w[0])) | (w_sel5479w[1] & (w_sel5479w[0] | w_data5477w[2]))))) | ((((w_data5477w[0] & (~ w_sel5479w[1])) & (~ w_sel5479w[0])) | (w_sel5479w[1] & (w_sel5479w[0] | w_data5477w[2]))) & (w_data5477w[3] | (~ w_sel5479w[0]))))))))) | (((((((w_data5475w[1]
 & w_sel5479w[0]) & (~ (((w_data5475w[0] & (~ w_sel5479w[1])) & (~ w_sel5479w[0])) | (w_sel5479w[1] & (w_sel5479w[0] | w_data5475w[2]))))) | ((((w_data5475w[0] & (~ w_sel5479w[1])) & (~ w_sel5479w[0])) | (w_sel5479w[1] & (w_sel5479w[0] | w_data5475w[2]))) & (w_data5475w[3] | (~ w_sel5479w[0])))) & (~ w_sel5166w[3])) & (~ w_sel5166w[2])) | (w_sel5166w[3] & (w_sel5166w[2] | (((w_data5477w[1] & w_sel5479w[0]) & (~ (((w_data5477w[0] & (~ w_sel5479w[1])) & (~ w_sel5479w[0])) | (w_sel5479w[1] & (w_sel5479w[0] | w_data5477w[2]))))) | ((((w_data5477w[0] & (~ w_sel5479w[1])) & (~ w_sel5479w[0])) | (w_sel5479w[1] & (w_sel5479w[0] | w_data5477w[2]))) & (w_data5477w[3] | (~ w_sel5479w[0]))))))) & ((((w_data5478w[1] & w_sel5479w[0]) & (~ (((w_data5478w[0] & (~ w_sel5479w[1])) & (~ w_sel5479w[0])) | (w_sel5479w[1] & (w_sel5479w[0] | w_data5478w[2]))))) | ((((w_data5478w[0] & (~ w_sel5479w[1])) & (~ w_sel5479w[0])) | (w_sel5479w[1] & (w_sel5479w[0] | w_data5478w[2]))) & (w_data5478w[3] | (~ w_sel5479w[0])))) | (~ w_sel5166w[2])))) | (~ sel_node[4])))), (((((((((w_data4775w[1] & w_sel4778w[0]) & (~ (((w_data4775w[0] & (~ w_sel4778w[1])) & (~ w_sel4778w[0])) | (w_sel4778w[1] & (w_sel4778w[0] | w_data4775w[2]))))) | ((((w_data4775w[0] & (~ w_sel4778w[1])) & (~ w_sel4778w[0])) | (w_sel4778w[1] & (w_sel4778w[0] | w_data4775w[2]))) & (w_data4775w[3] | (~ w_sel4778w[0])))) & w_sel4661w[2]) & (~ ((((((w_data4774w[1] & w_sel4778w[0]) & (~ (((w_data4774w[0] & (~ w_sel4778w[1])) & (~ w_sel4778w[0])) | (w_sel4778w[1] & (w_sel4778w[0] | w_data4774w[2]))))) | ((((w_data4774w[0] & (~ w_sel4778w[1])) & (~ w_sel4778w[0])) | (w_sel4778w[1] & (w_sel4778w[0] | w_data4774w[2]))) & (w_data4774w[3] | (~ w_sel4778w[0])))) & (~ w_sel4661w[3])) & (~ w_sel4661w[2])) | (w_sel4661w[3] & (w_sel4661w[2] | (((w_data4776w[1] & w_sel4778w[0]) & (~ (((w_data4776w[0] & (~ w_sel4778w[1])) & (~ w_sel4778w[0])) | (w_sel4778w[1] & (w_sel4778w[0] | w_data4776w[2]))))) | ((((w_data4776w[0] & (~ w_sel4778w[1])) & (~ w_sel4778w[0])) | (w_sel4778w[1] & (w_sel4778w[0] | w_data4776w[2]
))) & (w_data4776w[3] | (~ w_sel4778w[0]))))))))) | (((((((w_data4774w[1] & w_sel4778w[0]) & (~ (((w_data4774w[0] & (~ w_sel4778w[1])) & (~ w_sel4778w[0])) | (w_sel4778w[1] & (w_sel4778w[0] | w_data4774w[2]))))) | ((((w_data4774w[0] & (~ w_sel4778w[1])) & (~ w_sel4778w[0])) | (w_sel4778w[1] & (w_sel4778w[0] | w_data4774w[2]))) & (w_data4774w[3] | (~ w_sel4778w[0])))) & (~ w_sel4661w[3])) & (~ w_sel4661w[2])) | (w_sel4661w[3] & (w_sel4661w[2] | (((w_data4776w[1] & w_sel4778w[0]) & (~ (((w_data4776w[0] & (~ w_sel4778w[1])) & (~ w_sel4778w[0])) | (w_sel4778w[1] & (w_sel4778w[0] | w_data4776w[2]))))) | ((((w_data4776w[0] & (~ w_sel4778w[1])) & (~ w_sel4778w[0])) | (w_sel4778w[1] & (w_sel4778w[0] | w_data4776w[2]))) & (w_data4776w[3] | (~ w_sel4778w[0]))))))) & ((((w_data4777w[1] & w_sel4778w[0]) & (~ (((w_data4777w[0] & (~ w_sel4778w[1])) & (~ w_sel4778w[0])) | (w_sel4778w[1] & (w_sel4778w[0] | w_data4777w[2]))))) | ((((w_data4777w[0] & (~ w_sel4778w[1])) & (~ w_sel4778w[0])) | (w_sel4778w[1] & (w_sel4778w[0] | w_data4777w[2]))) & (w_data4777w[3] | (~ w_sel4778w[0])))) | (~ w_sel4661w[2])))) & sel_node[4]) & (~ (((((((((w_data4672w[1] & w_sel4675w[0]) & (~ (((w_data4672w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4672w[2]))))) | ((((w_data4672w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4672w[2]))) & (w_data4672w[3] | (~ w_sel4675w[0])))) & w_sel4661w[2]) & (~ ((((((w_data4671w[1] & w_sel4675w[0]) & (~ (((w_data4671w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4671w[2]))))) | ((((w_data4671w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4671w[2]))) & (w_data4671w[3] | (~ w_sel4675w[0])))) & (~ w_sel4661w[3])) & (~ w_sel4661w[2])) | (w_sel4661w[3] & (w_sel4661w[2] | (((w_data4673w[1] & w_sel4675w[0]) & (~ (((w_data4673w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4673w[2]))))) | ((((w_data4673w[0] & (~ w_sel4675w[1]
)) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4673w[2]))) & (w_data4673w[3] | (~ w_sel4675w[0]))))))))) | (((((((w_data4671w[1] & w_sel4675w[0]) & (~ (((w_data4671w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4671w[2]))))) | ((((w_data4671w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4671w[2]))) & (w_data4671w[3] | (~ w_sel4675w[0])))) & (~ w_sel4661w[3])) & (~ w_sel4661w[2])) | (w_sel4661w[3] & (w_sel4661w[2] | (((w_data4673w[1] & w_sel4675w[0]) & (~ (((w_data4673w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4673w[2]))))) | ((((w_data4673w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4673w[2]))) & (w_data4673w[3] | (~ w_sel4675w[0]))))))) & ((((w_data4674w[1] & w_sel4675w[0]) & (~ (((w_data4674w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4674w[2]))))) | ((((w_data4674w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4674w[2]))) & (w_data4674w[3] | (~ w_sel4675w[0])))) | (~ w_sel4661w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data4873w[1] & w_sel4876w[0]) & (~ (((w_data4873w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4873w[2]))))) | ((((w_data4873w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4873w[2]))) & (w_data4873w[3] | (~ w_sel4876w[0])))) & w_sel4661w[2]) & (~ ((((((w_data4872w[1] & w_sel4876w[0]) & (~ (((w_data4872w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4872w[2]))))) | ((((w_data4872w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4872w[2]))) & (w_data4872w[3] | (~ w_sel4876w[0])))) & (~ w_sel4661w[3])) & (~ w_sel4661w[2])) | (w_sel4661w[3] & (w_sel4661w[2] | (((w_data4874w[1] & w_sel4876w[0]) & (~ (((w_data4874w[0] & (~ w_sel4876w[1]
)) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4874w[2]))))) | ((((w_data4874w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4874w[2]))) & (w_data4874w[3] | (~ w_sel4876w[0]))))))))) | (((((((w_data4872w[1] & w_sel4876w[0]) & (~ (((w_data4872w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4872w[2]))))) | ((((w_data4872w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4872w[2]))) & (w_data4872w[3] | (~ w_sel4876w[0])))) & (~ w_sel4661w[3])) & (~ w_sel4661w[2])) | (w_sel4661w[3] & (w_sel4661w[2] | (((w_data4874w[1] & w_sel4876w[0]) & (~ (((w_data4874w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4874w[2]))))) | ((((w_data4874w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4874w[2]))) & (w_data4874w[3] | (~ w_sel4876w[0]))))))) & ((((w_data4875w[1] & w_sel4876w[0]) & (~ (((w_data4875w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4875w[2]))))) | ((((w_data4875w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4875w[2]))) & (w_data4875w[3] | (~ w_sel4876w[0])))) | (~ w_sel4661w[2]))))))))) | ((((((((((w_data4672w[1] & w_sel4675w[0]) & (~ (((w_data4672w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4672w[2]))))) | ((((w_data4672w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4672w[2]))) & (w_data4672w[3] | (~ w_sel4675w[0])))) & w_sel4661w[2]) & (~ ((((((w_data4671w[1] & w_sel4675w[0]) & (~ (((w_data4671w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4671w[2]))))) | ((((w_data4671w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4671w[2]))) & (w_data4671w[3] | (~ w_sel4675w[0])))) & (~ w_sel4661w[3])) & (~ w_sel4661w[2])) | (w_sel4661w[3] & (w_sel4661w[2] | (((w_data4673w[1]
 & w_sel4675w[0]) & (~ (((w_data4673w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4673w[2]))))) | ((((w_data4673w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4673w[2]))) & (w_data4673w[3] | (~ w_sel4675w[0]))))))))) | (((((((w_data4671w[1] & w_sel4675w[0]) & (~ (((w_data4671w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4671w[2]))))) | ((((w_data4671w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4671w[2]))) & (w_data4671w[3] | (~ w_sel4675w[0])))) & (~ w_sel4661w[3])) & (~ w_sel4661w[2])) | (w_sel4661w[3] & (w_sel4661w[2] | (((w_data4673w[1] & w_sel4675w[0]) & (~ (((w_data4673w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4673w[2]))))) | ((((w_data4673w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4673w[2]))) & (w_data4673w[3] | (~ w_sel4675w[0]))))))) & ((((w_data4674w[1] & w_sel4675w[0]) & (~ (((w_data4674w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4674w[2]))))) | ((((w_data4674w[0] & (~ w_sel4675w[1])) & (~ w_sel4675w[0])) | (w_sel4675w[1] & (w_sel4675w[0] | w_data4674w[2]))) & (w_data4674w[3] | (~ w_sel4675w[0])))) | (~ w_sel4661w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data4873w[1] & w_sel4876w[0]) & (~ (((w_data4873w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4873w[2]))))) | ((((w_data4873w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4873w[2]))) & (w_data4873w[3] | (~ w_sel4876w[0])))) & w_sel4661w[2]) & (~ ((((((w_data4872w[1] & w_sel4876w[0]) & (~ (((w_data4872w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4872w[2]))))) | ((((w_data4872w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4872w[2]))) & (w_data4872w[3]
 | (~ w_sel4876w[0])))) & (~ w_sel4661w[3])) & (~ w_sel4661w[2])) | (w_sel4661w[3] & (w_sel4661w[2] | (((w_data4874w[1] & w_sel4876w[0]) & (~ (((w_data4874w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4874w[2]))))) | ((((w_data4874w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4874w[2]))) & (w_data4874w[3] | (~ w_sel4876w[0]))))))))) | (((((((w_data4872w[1] & w_sel4876w[0]) & (~ (((w_data4872w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4872w[2]))))) | ((((w_data4872w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4872w[2]))) & (w_data4872w[3] | (~ w_sel4876w[0])))) & (~ w_sel4661w[3])) & (~ w_sel4661w[2])) | (w_sel4661w[3] & (w_sel4661w[2] | (((w_data4874w[1] & w_sel4876w[0]) & (~ (((w_data4874w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4874w[2]))))) | ((((w_data4874w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4874w[2]))) & (w_data4874w[3] | (~ w_sel4876w[0]))))))) & ((((w_data4875w[1] & w_sel4876w[0]) & (~ (((w_data4875w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4875w[2]))))) | ((((w_data4875w[0] & (~ w_sel4876w[1])) & (~ w_sel4876w[0])) | (w_sel4876w[1] & (w_sel4876w[0] | w_data4875w[2]))) & (w_data4875w[3] | (~ w_sel4876w[0])))) | (~ w_sel4661w[2]))))))) & (((((((w_data4971w[1] & w_sel4974w[0]) & (~ (((w_data4971w[0] & (~ w_sel4974w[1])) & (~ w_sel4974w[0])) | (w_sel4974w[1] & (w_sel4974w[0] | w_data4971w[2]))))) | ((((w_data4971w[0] & (~ w_sel4974w[1])) & (~ w_sel4974w[0])) | (w_sel4974w[1] & (w_sel4974w[0] | w_data4971w[2]))) & (w_data4971w[3] | (~ w_sel4974w[0])))) & w_sel4661w[2]) & (~ ((((((w_data4970w[1] & w_sel4974w[0]) & (~ (((w_data4970w[0] & (~ w_sel4974w[1])) & (~ w_sel4974w[0])) | (w_sel4974w[1] & (w_sel4974w[0] | w_data4970w[2]))))) | ((((w_data4970w[0] & (~ w_sel4974w[1])) & (~ w_sel4974w[0])) | (w_sel4974w[1]
 & (w_sel4974w[0] | w_data4970w[2]))) & (w_data4970w[3] | (~ w_sel4974w[0])))) & (~ w_sel4661w[3])) & (~ w_sel4661w[2])) | (w_sel4661w[3] & (w_sel4661w[2] | (((w_data4972w[1] & w_sel4974w[0]) & (~ (((w_data4972w[0] & (~ w_sel4974w[1])) & (~ w_sel4974w[0])) | (w_sel4974w[1] & (w_sel4974w[0] | w_data4972w[2]))))) | ((((w_data4972w[0] & (~ w_sel4974w[1])) & (~ w_sel4974w[0])) | (w_sel4974w[1] & (w_sel4974w[0] | w_data4972w[2]))) & (w_data4972w[3] | (~ w_sel4974w[0]))))))))) | (((((((w_data4970w[1] & w_sel4974w[0]) & (~ (((w_data4970w[0] & (~ w_sel4974w[1])) & (~ w_sel4974w[0])) | (w_sel4974w[1] & (w_sel4974w[0] | w_data4970w[2]))))) | ((((w_data4970w[0] & (~ w_sel4974w[1])) & (~ w_sel4974w[0])) | (w_sel4974w[1] & (w_sel4974w[0] | w_data4970w[2]))) & (w_data4970w[3] | (~ w_sel4974w[0])))) & (~ w_sel4661w[3])) & (~ w_sel4661w[2])) | (w_sel4661w[3] & (w_sel4661w[2] | (((w_data4972w[1] & w_sel4974w[0]) & (~ (((w_data4972w[0] & (~ w_sel4974w[1])) & (~ w_sel4974w[0])) | (w_sel4974w[1] & (w_sel4974w[0] | w_data4972w[2]))))) | ((((w_data4972w[0] & (~ w_sel4974w[1])) & (~ w_sel4974w[0])) | (w_sel4974w[1] & (w_sel4974w[0] | w_data4972w[2]))) & (w_data4972w[3] | (~ w_sel4974w[0]))))))) & ((((w_data4973w[1] & w_sel4974w[0]) & (~ (((w_data4973w[0] & (~ w_sel4974w[1])) & (~ w_sel4974w[0])) | (w_sel4974w[1] & (w_sel4974w[0] | w_data4973w[2]))))) | ((((w_data4973w[0] & (~ w_sel4974w[1])) & (~ w_sel4974w[0])) | (w_sel4974w[1] & (w_sel4974w[0] | w_data4973w[2]))) & (w_data4973w[3] | (~ w_sel4974w[0])))) | (~ w_sel4661w[2])))) | (~ sel_node[4])))), (((((((((w_data4270w[1] & w_sel4273w[0]) & (~ (((w_data4270w[0] & (~ w_sel4273w[1])) & (~ w_sel4273w[0])) | (w_sel4273w[1] & (w_sel4273w[0] | w_data4270w[2]))))) | ((((w_data4270w[0] & (~ w_sel4273w[1])) & (~ w_sel4273w[0])) | (w_sel4273w[1] & (w_sel4273w[0] | w_data4270w[2]))) & (w_data4270w[3] | (~ w_sel4273w[0])))) & w_sel4156w[2]) & (~ ((((((w_data4269w[1] & w_sel4273w[0]) & (~ (((w_data4269w[0] & (~ w_sel4273w[1])) & (~ w_sel4273w[0])) | (w_sel4273w[1] & (w_sel4273w[0] | w_data4269w[2]
))))) | ((((w_data4269w[0] & (~ w_sel4273w[1])) & (~ w_sel4273w[0])) | (w_sel4273w[1] & (w_sel4273w[0] | w_data4269w[2]))) & (w_data4269w[3] | (~ w_sel4273w[0])))) & (~ w_sel4156w[3])) & (~ w_sel4156w[2])) | (w_sel4156w[3] & (w_sel4156w[2] | (((w_data4271w[1] & w_sel4273w[0]) & (~ (((w_data4271w[0] & (~ w_sel4273w[1])) & (~ w_sel4273w[0])) | (w_sel4273w[1] & (w_sel4273w[0] | w_data4271w[2]))))) | ((((w_data4271w[0] & (~ w_sel4273w[1])) & (~ w_sel4273w[0])) | (w_sel4273w[1] & (w_sel4273w[0] | w_data4271w[2]))) & (w_data4271w[3] | (~ w_sel4273w[0]))))))))) | (((((((w_data4269w[1] & w_sel4273w[0]) & (~ (((w_data4269w[0] & (~ w_sel4273w[1])) & (~ w_sel4273w[0])) | (w_sel4273w[1] & (w_sel4273w[0] | w_data4269w[2]))))) | ((((w_data4269w[0] & (~ w_sel4273w[1])) & (~ w_sel4273w[0])) | (w_sel4273w[1] & (w_sel4273w[0] | w_data4269w[2]))) & (w_data4269w[3] | (~ w_sel4273w[0])))) & (~ w_sel4156w[3])) & (~ w_sel4156w[2])) | (w_sel4156w[3] & (w_sel4156w[2] | (((w_data4271w[1] & w_sel4273w[0]) & (~ (((w_data4271w[0] & (~ w_sel4273w[1])) & (~ w_sel4273w[0])) | (w_sel4273w[1] & (w_sel4273w[0] | w_data4271w[2]))))) | ((((w_data4271w[0] & (~ w_sel4273w[1])) & (~ w_sel4273w[0])) | (w_sel4273w[1] & (w_sel4273w[0] | w_data4271w[2]))) & (w_data4271w[3] | (~ w_sel4273w[0]))))))) & ((((w_data4272w[1] & w_sel4273w[0]) & (~ (((w_data4272w[0] & (~ w_sel4273w[1])) & (~ w_sel4273w[0])) | (w_sel4273w[1] & (w_sel4273w[0] | w_data4272w[2]))))) | ((((w_data4272w[0] & (~ w_sel4273w[1])) & (~ w_sel4273w[0])) | (w_sel4273w[1] & (w_sel4273w[0] | w_data4272w[2]))) & (w_data4272w[3] | (~ w_sel4273w[0])))) | (~ w_sel4156w[2])))) & sel_node[4]) & (~ (((((((((w_data4167w[1] & w_sel4170w[0]) & (~ (((w_data4167w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4167w[2]))))) | ((((w_data4167w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4167w[2]))) & (w_data4167w[3] | (~ w_sel4170w[0])))) & w_sel4156w[2]) & (~ ((((((w_data4166w[1] & w_sel4170w[0]) & (~ (((w_data4166w[0] & (~ w_sel4170w[1]
)) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4166w[2]))))) | ((((w_data4166w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4166w[2]))) & (w_data4166w[3] | (~ w_sel4170w[0])))) & (~ w_sel4156w[3])) & (~ w_sel4156w[2])) | (w_sel4156w[3] & (w_sel4156w[2] | (((w_data4168w[1] & w_sel4170w[0]) & (~ (((w_data4168w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4168w[2]))))) | ((((w_data4168w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4168w[2]))) & (w_data4168w[3] | (~ w_sel4170w[0]))))))))) | (((((((w_data4166w[1] & w_sel4170w[0]) & (~ (((w_data4166w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4166w[2]))))) | ((((w_data4166w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4166w[2]))) & (w_data4166w[3] | (~ w_sel4170w[0])))) & (~ w_sel4156w[3])) & (~ w_sel4156w[2])) | (w_sel4156w[3] & (w_sel4156w[2] | (((w_data4168w[1] & w_sel4170w[0]) & (~ (((w_data4168w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4168w[2]))))) | ((((w_data4168w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4168w[2]))) & (w_data4168w[3] | (~ w_sel4170w[0]))))))) & ((((w_data4169w[1] & w_sel4170w[0]) & (~ (((w_data4169w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4169w[2]))))) | ((((w_data4169w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4169w[2]))) & (w_data4169w[3] | (~ w_sel4170w[0])))) | (~ w_sel4156w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data4368w[1] & w_sel4371w[0]) & (~ (((w_data4368w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4368w[2]))))) | ((((w_data4368w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4368w[2]))) & (w_data4368w[3]
 | (~ w_sel4371w[0])))) & w_sel4156w[2]) & (~ ((((((w_data4367w[1] & w_sel4371w[0]) & (~ (((w_data4367w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4367w[2]))))) | ((((w_data4367w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4367w[2]))) & (w_data4367w[3] | (~ w_sel4371w[0])))) & (~ w_sel4156w[3])) & (~ w_sel4156w[2])) | (w_sel4156w[3] & (w_sel4156w[2] | (((w_data4369w[1] & w_sel4371w[0]) & (~ (((w_data4369w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4369w[2]))))) | ((((w_data4369w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4369w[2]))) & (w_data4369w[3] | (~ w_sel4371w[0]))))))))) | (((((((w_data4367w[1] & w_sel4371w[0]) & (~ (((w_data4367w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4367w[2]))))) | ((((w_data4367w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4367w[2]))) & (w_data4367w[3] | (~ w_sel4371w[0])))) & (~ w_sel4156w[3])) & (~ w_sel4156w[2])) | (w_sel4156w[3] & (w_sel4156w[2] | (((w_data4369w[1] & w_sel4371w[0]) & (~ (((w_data4369w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4369w[2]))))) | ((((w_data4369w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4369w[2]))) & (w_data4369w[3] | (~ w_sel4371w[0]))))))) & ((((w_data4370w[1] & w_sel4371w[0]) & (~ (((w_data4370w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4370w[2]))))) | ((((w_data4370w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4370w[2]))) & (w_data4370w[3] | (~ w_sel4371w[0])))) | (~ w_sel4156w[2]))))))))) | ((((((((((w_data4167w[1] & w_sel4170w[0]) & (~ (((w_data4167w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4167w[2]))))) | ((((w_data4167w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) |
 (w_sel4170w[1] & (w_sel4170w[0] | w_data4167w[2]))) & (w_data4167w[3] | (~ w_sel4170w[0])))) & w_sel4156w[2]) & (~ ((((((w_data4166w[1] & w_sel4170w[0]) & (~ (((w_data4166w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4166w[2]))))) | ((((w_data4166w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4166w[2]))) & (w_data4166w[3] | (~ w_sel4170w[0])))) & (~ w_sel4156w[3])) & (~ w_sel4156w[2])) | (w_sel4156w[3] & (w_sel4156w[2] | (((w_data4168w[1] & w_sel4170w[0]) & (~ (((w_data4168w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4168w[2]))))) | ((((w_data4168w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4168w[2]))) & (w_data4168w[3] | (~ w_sel4170w[0]))))))))) | (((((((w_data4166w[1] & w_sel4170w[0]) & (~ (((w_data4166w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4166w[2]))))) | ((((w_data4166w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4166w[2]))) & (w_data4166w[3] | (~ w_sel4170w[0])))) & (~ w_sel4156w[3])) & (~ w_sel4156w[2])) | (w_sel4156w[3] & (w_sel4156w[2] | (((w_data4168w[1] & w_sel4170w[0]) & (~ (((w_data4168w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4168w[2]))))) | ((((w_data4168w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4168w[2]))) & (w_data4168w[3] | (~ w_sel4170w[0]))))))) & ((((w_data4169w[1] & w_sel4170w[0]) & (~ (((w_data4169w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4169w[2]))))) | ((((w_data4169w[0] & (~ w_sel4170w[1])) & (~ w_sel4170w[0])) | (w_sel4170w[1] & (w_sel4170w[0] | w_data4169w[2]))) & (w_data4169w[3] | (~ w_sel4170w[0])))) | (~ w_sel4156w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data4368w[1] & w_sel4371w[0]) & (~ (((w_data4368w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0]
)) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4368w[2]))))) | ((((w_data4368w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4368w[2]))) & (w_data4368w[3] | (~ w_sel4371w[0])))) & w_sel4156w[2]) & (~ ((((((w_data4367w[1] & w_sel4371w[0]) & (~ (((w_data4367w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4367w[2]))))) | ((((w_data4367w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4367w[2]))) & (w_data4367w[3] | (~ w_sel4371w[0])))) & (~ w_sel4156w[3])) & (~ w_sel4156w[2])) | (w_sel4156w[3] & (w_sel4156w[2] | (((w_data4369w[1] & w_sel4371w[0]) & (~ (((w_data4369w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4369w[2]))))) | ((((w_data4369w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4369w[2]))) & (w_data4369w[3] | (~ w_sel4371w[0]))))))))) | (((((((w_data4367w[1] & w_sel4371w[0]) & (~ (((w_data4367w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4367w[2]))))) | ((((w_data4367w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4367w[2]))) & (w_data4367w[3] | (~ w_sel4371w[0])))) & (~ w_sel4156w[3])) & (~ w_sel4156w[2])) | (w_sel4156w[3] & (w_sel4156w[2] | (((w_data4369w[1] & w_sel4371w[0]) & (~ (((w_data4369w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4369w[2]))))) | ((((w_data4369w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4369w[2]))) & (w_data4369w[3] | (~ w_sel4371w[0]))))))) & ((((w_data4370w[1] & w_sel4371w[0]) & (~ (((w_data4370w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4370w[2]))))) | ((((w_data4370w[0] & (~ w_sel4371w[1])) & (~ w_sel4371w[0])) | (w_sel4371w[1] & (w_sel4371w[0] | w_data4370w[2]))) & (w_data4370w[3] | (~ w_sel4371w[0])))) | (~ w_sel4156w[2]))))))) & (((((((w_data4466w[1] & w_sel4469w[0]
) & (~ (((w_data4466w[0] & (~ w_sel4469w[1])) & (~ w_sel4469w[0])) | (w_sel4469w[1] & (w_sel4469w[0] | w_data4466w[2]))))) | ((((w_data4466w[0] & (~ w_sel4469w[1])) & (~ w_sel4469w[0])) | (w_sel4469w[1] & (w_sel4469w[0] | w_data4466w[2]))) & (w_data4466w[3] | (~ w_sel4469w[0])))) & w_sel4156w[2]) & (~ ((((((w_data4465w[1] & w_sel4469w[0]) & (~ (((w_data4465w[0] & (~ w_sel4469w[1])) & (~ w_sel4469w[0])) | (w_sel4469w[1] & (w_sel4469w[0] | w_data4465w[2]))))) | ((((w_data4465w[0] & (~ w_sel4469w[1])) & (~ w_sel4469w[0])) | (w_sel4469w[1] & (w_sel4469w[0] | w_data4465w[2]))) & (w_data4465w[3] | (~ w_sel4469w[0])))) & (~ w_sel4156w[3])) & (~ w_sel4156w[2])) | (w_sel4156w[3] & (w_sel4156w[2] | (((w_data4467w[1] & w_sel4469w[0]) & (~ (((w_data4467w[0] & (~ w_sel4469w[1])) & (~ w_sel4469w[0])) | (w_sel4469w[1] & (w_sel4469w[0] | w_data4467w[2]))))) | ((((w_data4467w[0] & (~ w_sel4469w[1])) & (~ w_sel4469w[0])) | (w_sel4469w[1] & (w_sel4469w[0] | w_data4467w[2]))) & (w_data4467w[3] | (~ w_sel4469w[0]))))))))) | (((((((w_data4465w[1] & w_sel4469w[0]) & (~ (((w_data4465w[0] & (~ w_sel4469w[1])) & (~ w_sel4469w[0])) | (w_sel4469w[1] & (w_sel4469w[0] | w_data4465w[2]))))) | ((((w_data4465w[0] & (~ w_sel4469w[1])) & (~ w_sel4469w[0])) | (w_sel4469w[1] & (w_sel4469w[0] | w_data4465w[2]))) & (w_data4465w[3] | (~ w_sel4469w[0])))) & (~ w_sel4156w[3])) & (~ w_sel4156w[2])) | (w_sel4156w[3] & (w_sel4156w[2] | (((w_data4467w[1] & w_sel4469w[0]) & (~ (((w_data4467w[0] & (~ w_sel4469w[1])) & (~ w_sel4469w[0])) | (w_sel4469w[1] & (w_sel4469w[0] | w_data4467w[2]))))) | ((((w_data4467w[0] & (~ w_sel4469w[1])) & (~ w_sel4469w[0])) | (w_sel4469w[1] & (w_sel4469w[0] | w_data4467w[2]))) & (w_data4467w[3] | (~ w_sel4469w[0]))))))) & ((((w_data4468w[1] & w_sel4469w[0]) & (~ (((w_data4468w[0] & (~ w_sel4469w[1])) & (~ w_sel4469w[0])) | (w_sel4469w[1] & (w_sel4469w[0] | w_data4468w[2]))))) | ((((w_data4468w[0] & (~ w_sel4469w[1])) & (~ w_sel4469w[0])) | (w_sel4469w[1] & (w_sel4469w[0] | w_data4468w[2]))) & (w_data4468w[3] | (~ w_sel4469w[0]))))
 | (~ w_sel4156w[2])))) | (~ sel_node[4])))), (((((((((w_data3765w[1] & w_sel3768w[0]) & (~ (((w_data3765w[0] & (~ w_sel3768w[1])) & (~ w_sel3768w[0])) | (w_sel3768w[1] & (w_sel3768w[0] | w_data3765w[2]))))) | ((((w_data3765w[0] & (~ w_sel3768w[1])) & (~ w_sel3768w[0])) | (w_sel3768w[1] & (w_sel3768w[0] | w_data3765w[2]))) & (w_data3765w[3] | (~ w_sel3768w[0])))) & w_sel3651w[2]) & (~ ((((((w_data3764w[1] & w_sel3768w[0]) & (~ (((w_data3764w[0] & (~ w_sel3768w[1])) & (~ w_sel3768w[0])) | (w_sel3768w[1] & (w_sel3768w[0] | w_data3764w[2]))))) | ((((w_data3764w[0] & (~ w_sel3768w[1])) & (~ w_sel3768w[0])) | (w_sel3768w[1] & (w_sel3768w[0] | w_data3764w[2]))) & (w_data3764w[3] | (~ w_sel3768w[0])))) & (~ w_sel3651w[3])) & (~ w_sel3651w[2])) | (w_sel3651w[3] & (w_sel3651w[2] | (((w_data3766w[1] & w_sel3768w[0]) & (~ (((w_data3766w[0] & (~ w_sel3768w[1])) & (~ w_sel3768w[0])) | (w_sel3768w[1] & (w_sel3768w[0] | w_data3766w[2]))))) | ((((w_data3766w[0] & (~ w_sel3768w[1])) & (~ w_sel3768w[0])) | (w_sel3768w[1] & (w_sel3768w[0] | w_data3766w[2]))) & (w_data3766w[3] | (~ w_sel3768w[0]))))))))) | (((((((w_data3764w[1] & w_sel3768w[0]) & (~ (((w_data3764w[0] & (~ w_sel3768w[1])) & (~ w_sel3768w[0])) | (w_sel3768w[1] & (w_sel3768w[0] | w_data3764w[2]))))) | ((((w_data3764w[0] & (~ w_sel3768w[1])) & (~ w_sel3768w[0])) | (w_sel3768w[1] & (w_sel3768w[0] | w_data3764w[2]))) & (w_data3764w[3] | (~ w_sel3768w[0])))) & (~ w_sel3651w[3])) & (~ w_sel3651w[2])) | (w_sel3651w[3] & (w_sel3651w[2] | (((w_data3766w[1] & w_sel3768w[0]) & (~ (((w_data3766w[0] & (~ w_sel3768w[1])) & (~ w_sel3768w[0])) | (w_sel3768w[1] & (w_sel3768w[0] | w_data3766w[2]))))) | ((((w_data3766w[0] & (~ w_sel3768w[1])) & (~ w_sel3768w[0])) | (w_sel3768w[1] & (w_sel3768w[0] | w_data3766w[2]))) & (w_data3766w[3] | (~ w_sel3768w[0]))))))) & ((((w_data3767w[1] & w_sel3768w[0]) & (~ (((w_data3767w[0] & (~ w_sel3768w[1])) & (~ w_sel3768w[0])) | (w_sel3768w[1] & (w_sel3768w[0] | w_data3767w[2]))))) | ((((w_data3767w[0] & (~ w_sel3768w[1])) & (~ w_sel3768w[0])) | (w_sel3768w[1]
 & (w_sel3768w[0] | w_data3767w[2]))) & (w_data3767w[3] | (~ w_sel3768w[0])))) | (~ w_sel3651w[2])))) & sel_node[4]) & (~ (((((((((w_data3662w[1] & w_sel3665w[0]) & (~ (((w_data3662w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3662w[2]))))) | ((((w_data3662w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3662w[2]))) & (w_data3662w[3] | (~ w_sel3665w[0])))) & w_sel3651w[2]) & (~ ((((((w_data3661w[1] & w_sel3665w[0]) & (~ (((w_data3661w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3661w[2]))))) | ((((w_data3661w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3661w[2]))) & (w_data3661w[3] | (~ w_sel3665w[0])))) & (~ w_sel3651w[3])) & (~ w_sel3651w[2])) | (w_sel3651w[3] & (w_sel3651w[2] | (((w_data3663w[1] & w_sel3665w[0]) & (~ (((w_data3663w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3663w[2]))))) | ((((w_data3663w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3663w[2]))) & (w_data3663w[3] | (~ w_sel3665w[0]))))))))) | (((((((w_data3661w[1] & w_sel3665w[0]) & (~ (((w_data3661w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3661w[2]))))) | ((((w_data3661w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3661w[2]))) & (w_data3661w[3] | (~ w_sel3665w[0])))) & (~ w_sel3651w[3])) & (~ w_sel3651w[2])) | (w_sel3651w[3] & (w_sel3651w[2] | (((w_data3663w[1] & w_sel3665w[0]) & (~ (((w_data3663w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3663w[2]))))) | ((((w_data3663w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3663w[2]))) & (w_data3663w[3] | (~ w_sel3665w[0]))))))) & ((((w_data3664w[1] & w_sel3665w[0]) & (~ (((w_data3664w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3664w[2]))
))) | ((((w_data3664w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3664w[2]))) & (w_data3664w[3] | (~ w_sel3665w[0])))) | (~ w_sel3651w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data3863w[1] & w_sel3866w[0]) & (~ (((w_data3863w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3863w[2]))))) | ((((w_data3863w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3863w[2]))) & (w_data3863w[3] | (~ w_sel3866w[0])))) & w_sel3651w[2]) & (~ ((((((w_data3862w[1] & w_sel3866w[0]) & (~ (((w_data3862w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3862w[2]))))) | ((((w_data3862w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3862w[2]))) & (w_data3862w[3] | (~ w_sel3866w[0])))) & (~ w_sel3651w[3])) & (~ w_sel3651w[2])) | (w_sel3651w[3] & (w_sel3651w[2] | (((w_data3864w[1] & w_sel3866w[0]) & (~ (((w_data3864w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3864w[2]))))) | ((((w_data3864w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3864w[2]))) & (w_data3864w[3] | (~ w_sel3866w[0]))))))))) | (((((((w_data3862w[1] & w_sel3866w[0]) & (~ (((w_data3862w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3862w[2]))))) | ((((w_data3862w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3862w[2]))) & (w_data3862w[3] | (~ w_sel3866w[0])))) & (~ w_sel3651w[3])) & (~ w_sel3651w[2])) | (w_sel3651w[3] & (w_sel3651w[2] | (((w_data3864w[1] & w_sel3866w[0]) & (~ (((w_data3864w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3864w[2]))))) | ((((w_data3864w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3864w[2]))) & (w_data3864w[3] | (~ w_sel3866w[0]))))))) & ((((w_data3865w[1] & w_sel3866w[0]
) & (~ (((w_data3865w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3865w[2]))))) | ((((w_data3865w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3865w[2]))) & (w_data3865w[3] | (~ w_sel3866w[0])))) | (~ w_sel3651w[2]))))))))) | ((((((((((w_data3662w[1] & w_sel3665w[0]) & (~ (((w_data3662w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3662w[2]))))) | ((((w_data3662w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3662w[2]))) & (w_data3662w[3] | (~ w_sel3665w[0])))) & w_sel3651w[2]) & (~ ((((((w_data3661w[1] & w_sel3665w[0]) & (~ (((w_data3661w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3661w[2]))))) | ((((w_data3661w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3661w[2]))) & (w_data3661w[3] | (~ w_sel3665w[0])))) & (~ w_sel3651w[3])) & (~ w_sel3651w[2])) | (w_sel3651w[3] & (w_sel3651w[2] | (((w_data3663w[1] & w_sel3665w[0]) & (~ (((w_data3663w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3663w[2]))))) | ((((w_data3663w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3663w[2]))) & (w_data3663w[3] | (~ w_sel3665w[0]))))))))) | (((((((w_data3661w[1] & w_sel3665w[0]) & (~ (((w_data3661w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3661w[2]))))) | ((((w_data3661w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3661w[2]))) & (w_data3661w[3] | (~ w_sel3665w[0])))) & (~ w_sel3651w[3])) & (~ w_sel3651w[2])) | (w_sel3651w[3] & (w_sel3651w[2] | (((w_data3663w[1] & w_sel3665w[0]) & (~ (((w_data3663w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3663w[2]))))) | ((((w_data3663w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3663w[2]))) & (w_data3663w[3]
 | (~ w_sel3665w[0]))))))) & ((((w_data3664w[1] & w_sel3665w[0]) & (~ (((w_data3664w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3664w[2]))))) | ((((w_data3664w[0] & (~ w_sel3665w[1])) & (~ w_sel3665w[0])) | (w_sel3665w[1] & (w_sel3665w[0] | w_data3664w[2]))) & (w_data3664w[3] | (~ w_sel3665w[0])))) | (~ w_sel3651w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data3863w[1] & w_sel3866w[0]) & (~ (((w_data3863w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3863w[2]))))) | ((((w_data3863w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3863w[2]))) & (w_data3863w[3] | (~ w_sel3866w[0])))) & w_sel3651w[2]) & (~ ((((((w_data3862w[1] & w_sel3866w[0]) & (~ (((w_data3862w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3862w[2]))))) | ((((w_data3862w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3862w[2]))) & (w_data3862w[3] | (~ w_sel3866w[0])))) & (~ w_sel3651w[3])) & (~ w_sel3651w[2])) | (w_sel3651w[3] & (w_sel3651w[2] | (((w_data3864w[1] & w_sel3866w[0]) & (~ (((w_data3864w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3864w[2]))))) | ((((w_data3864w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3864w[2]))) & (w_data3864w[3] | (~ w_sel3866w[0]))))))))) | (((((((w_data3862w[1] & w_sel3866w[0]) & (~ (((w_data3862w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3862w[2]))))) | ((((w_data3862w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3862w[2]))) & (w_data3862w[3] | (~ w_sel3866w[0])))) & (~ w_sel3651w[3])) & (~ w_sel3651w[2])) | (w_sel3651w[3] & (w_sel3651w[2] | (((w_data3864w[1] & w_sel3866w[0]) & (~ (((w_data3864w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3864w[2]))))) | ((
((w_data3864w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3864w[2]))) & (w_data3864w[3] | (~ w_sel3866w[0]))))))) & ((((w_data3865w[1] & w_sel3866w[0]) & (~ (((w_data3865w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3865w[2]))))) | ((((w_data3865w[0] & (~ w_sel3866w[1])) & (~ w_sel3866w[0])) | (w_sel3866w[1] & (w_sel3866w[0] | w_data3865w[2]))) & (w_data3865w[3] | (~ w_sel3866w[0])))) | (~ w_sel3651w[2]))))))) & (((((((w_data3961w[1] & w_sel3964w[0]) & (~ (((w_data3961w[0] & (~ w_sel3964w[1])) & (~ w_sel3964w[0])) | (w_sel3964w[1] & (w_sel3964w[0] | w_data3961w[2]))))) | ((((w_data3961w[0] & (~ w_sel3964w[1])) & (~ w_sel3964w[0])) | (w_sel3964w[1] & (w_sel3964w[0] | w_data3961w[2]))) & (w_data3961w[3] | (~ w_sel3964w[0])))) & w_sel3651w[2]) & (~ ((((((w_data3960w[1] & w_sel3964w[0]) & (~ (((w_data3960w[0] & (~ w_sel3964w[1])) & (~ w_sel3964w[0])) | (w_sel3964w[1] & (w_sel3964w[0] | w_data3960w[2]))))) | ((((w_data3960w[0] & (~ w_sel3964w[1])) & (~ w_sel3964w[0])) | (w_sel3964w[1] & (w_sel3964w[0] | w_data3960w[2]))) & (w_data3960w[3] | (~ w_sel3964w[0])))) & (~ w_sel3651w[3])) & (~ w_sel3651w[2])) | (w_sel3651w[3] & (w_sel3651w[2] | (((w_data3962w[1] & w_sel3964w[0]) & (~ (((w_data3962w[0] & (~ w_sel3964w[1])) & (~ w_sel3964w[0])) | (w_sel3964w[1] & (w_sel3964w[0] | w_data3962w[2]))))) | ((((w_data3962w[0] & (~ w_sel3964w[1])) & (~ w_sel3964w[0])) | (w_sel3964w[1] & (w_sel3964w[0] | w_data3962w[2]))) & (w_data3962w[3] | (~ w_sel3964w[0]))))))))) | (((((((w_data3960w[1] & w_sel3964w[0]) & (~ (((w_data3960w[0] & (~ w_sel3964w[1])) & (~ w_sel3964w[0])) | (w_sel3964w[1] & (w_sel3964w[0] | w_data3960w[2]))))) | ((((w_data3960w[0] & (~ w_sel3964w[1])) & (~ w_sel3964w[0])) | (w_sel3964w[1] & (w_sel3964w[0] | w_data3960w[2]))) & (w_data3960w[3] | (~ w_sel3964w[0])))) & (~ w_sel3651w[3])) & (~ w_sel3651w[2])) | (w_sel3651w[3] & (w_sel3651w[2] | (((w_data3962w[1] & w_sel3964w[0]) & (~ (((w_data3962w[0] & (~ w_sel3964w[1])) & (~ w_sel3964w[0]
)) | (w_sel3964w[1] & (w_sel3964w[0] | w_data3962w[2]))))) | ((((w_data3962w[0] & (~ w_sel3964w[1])) & (~ w_sel3964w[0])) | (w_sel3964w[1] & (w_sel3964w[0] | w_data3962w[2]))) & (w_data3962w[3] | (~ w_sel3964w[0]))))))) & ((((w_data3963w[1] & w_sel3964w[0]) & (~ (((w_data3963w[0] & (~ w_sel3964w[1])) & (~ w_sel3964w[0])) | (w_sel3964w[1] & (w_sel3964w[0] | w_data3963w[2]))))) | ((((w_data3963w[0] & (~ w_sel3964w[1])) & (~ w_sel3964w[0])) | (w_sel3964w[1] & (w_sel3964w[0] | w_data3963w[2]))) & (w_data3963w[3] | (~ w_sel3964w[0])))) | (~ w_sel3651w[2])))) | (~ sel_node[4])))), (((((((((w_data3260w[1] & w_sel3263w[0]) & (~ (((w_data3260w[0] & (~ w_sel3263w[1])) & (~ w_sel3263w[0])) | (w_sel3263w[1] & (w_sel3263w[0] | w_data3260w[2]))))) | ((((w_data3260w[0] & (~ w_sel3263w[1])) & (~ w_sel3263w[0])) | (w_sel3263w[1] & (w_sel3263w[0] | w_data3260w[2]))) & (w_data3260w[3] | (~ w_sel3263w[0])))) & w_sel3146w[2]) & (~ ((((((w_data3259w[1] & w_sel3263w[0]) & (~ (((w_data3259w[0] & (~ w_sel3263w[1])) & (~ w_sel3263w[0])) | (w_sel3263w[1] & (w_sel3263w[0] | w_data3259w[2]))))) | ((((w_data3259w[0] & (~ w_sel3263w[1])) & (~ w_sel3263w[0])) | (w_sel3263w[1] & (w_sel3263w[0] | w_data3259w[2]))) & (w_data3259w[3] | (~ w_sel3263w[0])))) & (~ w_sel3146w[3])) & (~ w_sel3146w[2])) | (w_sel3146w[3] & (w_sel3146w[2] | (((w_data3261w[1] & w_sel3263w[0]) & (~ (((w_data3261w[0] & (~ w_sel3263w[1])) & (~ w_sel3263w[0])) | (w_sel3263w[1] & (w_sel3263w[0] | w_data3261w[2]))))) | ((((w_data3261w[0] & (~ w_sel3263w[1])) & (~ w_sel3263w[0])) | (w_sel3263w[1] & (w_sel3263w[0] | w_data3261w[2]))) & (w_data3261w[3] | (~ w_sel3263w[0]))))))))) | (((((((w_data3259w[1] & w_sel3263w[0]) & (~ (((w_data3259w[0] & (~ w_sel3263w[1])) & (~ w_sel3263w[0])) | (w_sel3263w[1] & (w_sel3263w[0] | w_data3259w[2]))))) | ((((w_data3259w[0] & (~ w_sel3263w[1])) & (~ w_sel3263w[0])) | (w_sel3263w[1] & (w_sel3263w[0] | w_data3259w[2]))) & (w_data3259w[3] | (~ w_sel3263w[0])))) & (~ w_sel3146w[3])) & (~ w_sel3146w[2])) | (w_sel3146w[3] & (w_sel3146w[2] | (((w_data3261w[1]
 & w_sel3263w[0]) & (~ (((w_data3261w[0] & (~ w_sel3263w[1])) & (~ w_sel3263w[0])) | (w_sel3263w[1] & (w_sel3263w[0] | w_data3261w[2]))))) | ((((w_data3261w[0] & (~ w_sel3263w[1])) & (~ w_sel3263w[0])) | (w_sel3263w[1] & (w_sel3263w[0] | w_data3261w[2]))) & (w_data3261w[3] | (~ w_sel3263w[0]))))))) & ((((w_data3262w[1] & w_sel3263w[0]) & (~ (((w_data3262w[0] & (~ w_sel3263w[1])) & (~ w_sel3263w[0])) | (w_sel3263w[1] & (w_sel3263w[0] | w_data3262w[2]))))) | ((((w_data3262w[0] & (~ w_sel3263w[1])) & (~ w_sel3263w[0])) | (w_sel3263w[1] & (w_sel3263w[0] | w_data3262w[2]))) & (w_data3262w[3] | (~ w_sel3263w[0])))) | (~ w_sel3146w[2])))) & sel_node[4]) & (~ (((((((((w_data3157w[1] & w_sel3160w[0]) & (~ (((w_data3157w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3157w[2]))))) | ((((w_data3157w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3157w[2]))) & (w_data3157w[3] | (~ w_sel3160w[0])))) & w_sel3146w[2]) & (~ ((((((w_data3156w[1] & w_sel3160w[0]) & (~ (((w_data3156w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3156w[2]))))) | ((((w_data3156w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3156w[2]))) & (w_data3156w[3] | (~ w_sel3160w[0])))) & (~ w_sel3146w[3])) & (~ w_sel3146w[2])) | (w_sel3146w[3] & (w_sel3146w[2] | (((w_data3158w[1] & w_sel3160w[0]) & (~ (((w_data3158w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3158w[2]))))) | ((((w_data3158w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3158w[2]))) & (w_data3158w[3] | (~ w_sel3160w[0]))))))))) | (((((((w_data3156w[1] & w_sel3160w[0]) & (~ (((w_data3156w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3156w[2]))))) | ((((w_data3156w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3156w[2]))) & (w_data3156w[3] | (~ w_sel3160w[0])))) & (~ w_sel3146w[3]
)) & (~ w_sel3146w[2])) | (w_sel3146w[3] & (w_sel3146w[2] | (((w_data3158w[1] & w_sel3160w[0]) & (~ (((w_data3158w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3158w[2]))))) | ((((w_data3158w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3158w[2]))) & (w_data3158w[3] | (~ w_sel3160w[0]))))))) & ((((w_data3159w[1] & w_sel3160w[0]) & (~ (((w_data3159w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3159w[2]))))) | ((((w_data3159w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3159w[2]))) & (w_data3159w[3] | (~ w_sel3160w[0])))) | (~ w_sel3146w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data3358w[1] & w_sel3361w[0]) & (~ (((w_data3358w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3358w[2]))))) | ((((w_data3358w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3358w[2]))) & (w_data3358w[3] | (~ w_sel3361w[0])))) & w_sel3146w[2]) & (~ ((((((w_data3357w[1] & w_sel3361w[0]) & (~ (((w_data3357w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3357w[2]))))) | ((((w_data3357w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3357w[2]))) & (w_data3357w[3] | (~ w_sel3361w[0])))) & (~ w_sel3146w[3])) & (~ w_sel3146w[2])) | (w_sel3146w[3] & (w_sel3146w[2] | (((w_data3359w[1] & w_sel3361w[0]) & (~ (((w_data3359w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3359w[2]))))) | ((((w_data3359w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3359w[2]))) & (w_data3359w[3] | (~ w_sel3361w[0]))))))))) | (((((((w_data3357w[1] & w_sel3361w[0]) & (~ (((w_data3357w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3357w[2]))))) | ((((w_data3357w[0] & (~ w_sel3361w[1])) & (~
 w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3357w[2]))) & (w_data3357w[3] | (~ w_sel3361w[0])))) & (~ w_sel3146w[3])) & (~ w_sel3146w[2])) | (w_sel3146w[3] & (w_sel3146w[2] | (((w_data3359w[1] & w_sel3361w[0]) & (~ (((w_data3359w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3359w[2]))))) | ((((w_data3359w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3359w[2]))) & (w_data3359w[3] | (~ w_sel3361w[0]))))))) & ((((w_data3360w[1] & w_sel3361w[0]) & (~ (((w_data3360w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3360w[2]))))) | ((((w_data3360w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3360w[2]))) & (w_data3360w[3] | (~ w_sel3361w[0])))) | (~ w_sel3146w[2]))))))))) | ((((((((((w_data3157w[1] & w_sel3160w[0]) & (~ (((w_data3157w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3157w[2]))))) | ((((w_data3157w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3157w[2]))) & (w_data3157w[3] | (~ w_sel3160w[0])))) & w_sel3146w[2]) & (~ ((((((w_data3156w[1] & w_sel3160w[0]) & (~ (((w_data3156w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3156w[2]))))) | ((((w_data3156w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3156w[2]))) & (w_data3156w[3] | (~ w_sel3160w[0])))) & (~ w_sel3146w[3])) & (~ w_sel3146w[2])) | (w_sel3146w[3] & (w_sel3146w[2] | (((w_data3158w[1] & w_sel3160w[0]) & (~ (((w_data3158w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3158w[2]))))) | ((((w_data3158w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3158w[2]))) & (w_data3158w[3] | (~ w_sel3160w[0]))))))))) | (((((((w_data3156w[1] & w_sel3160w[0]) & (~ (((w_data3156w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0]
 | w_data3156w[2]))))) | ((((w_data3156w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3156w[2]))) & (w_data3156w[3] | (~ w_sel3160w[0])))) & (~ w_sel3146w[3])) & (~ w_sel3146w[2])) | (w_sel3146w[3] & (w_sel3146w[2] | (((w_data3158w[1] & w_sel3160w[0]) & (~ (((w_data3158w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3158w[2]))))) | ((((w_data3158w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3158w[2]))) & (w_data3158w[3] | (~ w_sel3160w[0]))))))) & ((((w_data3159w[1] & w_sel3160w[0]) & (~ (((w_data3159w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3159w[2]))))) | ((((w_data3159w[0] & (~ w_sel3160w[1])) & (~ w_sel3160w[0])) | (w_sel3160w[1] & (w_sel3160w[0] | w_data3159w[2]))) & (w_data3159w[3] | (~ w_sel3160w[0])))) | (~ w_sel3146w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data3358w[1] & w_sel3361w[0]) & (~ (((w_data3358w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3358w[2]))))) | ((((w_data3358w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3358w[2]))) & (w_data3358w[3] | (~ w_sel3361w[0])))) & w_sel3146w[2]) & (~ ((((((w_data3357w[1] & w_sel3361w[0]) & (~ (((w_data3357w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3357w[2]))))) | ((((w_data3357w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3357w[2]))) & (w_data3357w[3] | (~ w_sel3361w[0])))) & (~ w_sel3146w[3])) & (~ w_sel3146w[2])) | (w_sel3146w[3] & (w_sel3146w[2] | (((w_data3359w[1] & w_sel3361w[0]) & (~ (((w_data3359w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3359w[2]))))) | ((((w_data3359w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3359w[2]))) & (w_data3359w[3] | (~ w_sel3361w[0]))))))))) | (((((((w_data3357w[1]
 & w_sel3361w[0]) & (~ (((w_data3357w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3357w[2]))))) | ((((w_data3357w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3357w[2]))) & (w_data3357w[3] | (~ w_sel3361w[0])))) & (~ w_sel3146w[3])) & (~ w_sel3146w[2])) | (w_sel3146w[3] & (w_sel3146w[2] | (((w_data3359w[1] & w_sel3361w[0]) & (~ (((w_data3359w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3359w[2]))))) | ((((w_data3359w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3359w[2]))) & (w_data3359w[3] | (~ w_sel3361w[0]))))))) & ((((w_data3360w[1] & w_sel3361w[0]) & (~ (((w_data3360w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3360w[2]))))) | ((((w_data3360w[0] & (~ w_sel3361w[1])) & (~ w_sel3361w[0])) | (w_sel3361w[1] & (w_sel3361w[0] | w_data3360w[2]))) & (w_data3360w[3] | (~ w_sel3361w[0])))) | (~ w_sel3146w[2]))))))) & (((((((w_data3456w[1] & w_sel3459w[0]) & (~ (((w_data3456w[0] & (~ w_sel3459w[1])) & (~ w_sel3459w[0])) | (w_sel3459w[1] & (w_sel3459w[0] | w_data3456w[2]))))) | ((((w_data3456w[0] & (~ w_sel3459w[1])) & (~ w_sel3459w[0])) | (w_sel3459w[1] & (w_sel3459w[0] | w_data3456w[2]))) & (w_data3456w[3] | (~ w_sel3459w[0])))) & w_sel3146w[2]) & (~ ((((((w_data3455w[1] & w_sel3459w[0]) & (~ (((w_data3455w[0] & (~ w_sel3459w[1])) & (~ w_sel3459w[0])) | (w_sel3459w[1] & (w_sel3459w[0] | w_data3455w[2]))))) | ((((w_data3455w[0] & (~ w_sel3459w[1])) & (~ w_sel3459w[0])) | (w_sel3459w[1] & (w_sel3459w[0] | w_data3455w[2]))) & (w_data3455w[3] | (~ w_sel3459w[0])))) & (~ w_sel3146w[3])) & (~ w_sel3146w[2])) | (w_sel3146w[3] & (w_sel3146w[2] | (((w_data3457w[1] & w_sel3459w[0]) & (~ (((w_data3457w[0] & (~ w_sel3459w[1])) & (~ w_sel3459w[0])) | (w_sel3459w[1] & (w_sel3459w[0] | w_data3457w[2]))))) | ((((w_data3457w[0] & (~ w_sel3459w[1])) & (~ w_sel3459w[0])) | (w_sel3459w[1] & (w_sel3459w[0] | w_data3457w[2]))) & (w_data3457w[3]
 | (~ w_sel3459w[0]))))))))) | (((((((w_data3455w[1] & w_sel3459w[0]) & (~ (((w_data3455w[0] & (~ w_sel3459w[1])) & (~ w_sel3459w[0])) | (w_sel3459w[1] & (w_sel3459w[0] | w_data3455w[2]))))) | ((((w_data3455w[0] & (~ w_sel3459w[1])) & (~ w_sel3459w[0])) | (w_sel3459w[1] & (w_sel3459w[0] | w_data3455w[2]))) & (w_data3455w[3] | (~ w_sel3459w[0])))) & (~ w_sel3146w[3])) & (~ w_sel3146w[2])) | (w_sel3146w[3] & (w_sel3146w[2] | (((w_data3457w[1] & w_sel3459w[0]) & (~ (((w_data3457w[0] & (~ w_sel3459w[1])) & (~ w_sel3459w[0])) | (w_sel3459w[1] & (w_sel3459w[0] | w_data3457w[2]))))) | ((((w_data3457w[0] & (~ w_sel3459w[1])) & (~ w_sel3459w[0])) | (w_sel3459w[1] & (w_sel3459w[0] | w_data3457w[2]))) & (w_data3457w[3] | (~ w_sel3459w[0]))))))) & ((((w_data3458w[1] & w_sel3459w[0]) & (~ (((w_data3458w[0] & (~ w_sel3459w[1])) & (~ w_sel3459w[0])) | (w_sel3459w[1] & (w_sel3459w[0] | w_data3458w[2]))))) | ((((w_data3458w[0] & (~ w_sel3459w[1])) & (~ w_sel3459w[0])) | (w_sel3459w[1] & (w_sel3459w[0] | w_data3458w[2]))) & (w_data3458w[3] | (~ w_sel3459w[0])))) | (~ w_sel3146w[2])))) | (~ sel_node[4])))), (((((((((w_data2755w[1] & w_sel2758w[0]) & (~ (((w_data2755w[0] & (~ w_sel2758w[1])) & (~ w_sel2758w[0])) | (w_sel2758w[1] & (w_sel2758w[0] | w_data2755w[2]))))) | ((((w_data2755w[0] & (~ w_sel2758w[1])) & (~ w_sel2758w[0])) | (w_sel2758w[1] & (w_sel2758w[0] | w_data2755w[2]))) & (w_data2755w[3] | (~ w_sel2758w[0])))) & w_sel2641w[2]) & (~ ((((((w_data2754w[1] & w_sel2758w[0]) & (~ (((w_data2754w[0] & (~ w_sel2758w[1])) & (~ w_sel2758w[0])) | (w_sel2758w[1] & (w_sel2758w[0] | w_data2754w[2]))))) | ((((w_data2754w[0] & (~ w_sel2758w[1])) & (~ w_sel2758w[0])) | (w_sel2758w[1] & (w_sel2758w[0] | w_data2754w[2]))) & (w_data2754w[3] | (~ w_sel2758w[0])))) & (~ w_sel2641w[3])) & (~ w_sel2641w[2])) | (w_sel2641w[3] & (w_sel2641w[2] | (((w_data2756w[1] & w_sel2758w[0]) & (~ (((w_data2756w[0] & (~ w_sel2758w[1])) & (~ w_sel2758w[0])) | (w_sel2758w[1] & (w_sel2758w[0] | w_data2756w[2]))))) | ((((w_data2756w[0] & (~ w_sel2758w[1])) & (~ w_sel2758w[0]
)) | (w_sel2758w[1] & (w_sel2758w[0] | w_data2756w[2]))) & (w_data2756w[3] | (~ w_sel2758w[0]))))))))) | (((((((w_data2754w[1] & w_sel2758w[0]) & (~ (((w_data2754w[0] & (~ w_sel2758w[1])) & (~ w_sel2758w[0])) | (w_sel2758w[1] & (w_sel2758w[0] | w_data2754w[2]))))) | ((((w_data2754w[0] & (~ w_sel2758w[1])) & (~ w_sel2758w[0])) | (w_sel2758w[1] & (w_sel2758w[0] | w_data2754w[2]))) & (w_data2754w[3] | (~ w_sel2758w[0])))) & (~ w_sel2641w[3])) & (~ w_sel2641w[2])) | (w_sel2641w[3] & (w_sel2641w[2] | (((w_data2756w[1] & w_sel2758w[0]) & (~ (((w_data2756w[0] & (~ w_sel2758w[1])) & (~ w_sel2758w[0])) | (w_sel2758w[1] & (w_sel2758w[0] | w_data2756w[2]))))) | ((((w_data2756w[0] & (~ w_sel2758w[1])) & (~ w_sel2758w[0])) | (w_sel2758w[1] & (w_sel2758w[0] | w_data2756w[2]))) & (w_data2756w[3] | (~ w_sel2758w[0]))))))) & ((((w_data2757w[1] & w_sel2758w[0]) & (~ (((w_data2757w[0] & (~ w_sel2758w[1])) & (~ w_sel2758w[0])) | (w_sel2758w[1] & (w_sel2758w[0] | w_data2757w[2]))))) | ((((w_data2757w[0] & (~ w_sel2758w[1])) & (~ w_sel2758w[0])) | (w_sel2758w[1] & (w_sel2758w[0] | w_data2757w[2]))) & (w_data2757w[3] | (~ w_sel2758w[0])))) | (~ w_sel2641w[2])))) & sel_node[4]) & (~ (((((((((w_data2652w[1] & w_sel2655w[0]) & (~ (((w_data2652w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2652w[2]))))) | ((((w_data2652w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2652w[2]))) & (w_data2652w[3] | (~ w_sel2655w[0])))) & w_sel2641w[2]) & (~ ((((((w_data2651w[1] & w_sel2655w[0]) & (~ (((w_data2651w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2651w[2]))))) | ((((w_data2651w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2651w[2]))) & (w_data2651w[3] | (~ w_sel2655w[0])))) & (~ w_sel2641w[3])) & (~ w_sel2641w[2])) | (w_sel2641w[3] & (w_sel2641w[2] | (((w_data2653w[1] & w_sel2655w[0]) & (~ (((w_data2653w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0]
 | w_data2653w[2]))))) | ((((w_data2653w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2653w[2]))) & (w_data2653w[3] | (~ w_sel2655w[0]))))))))) | (((((((w_data2651w[1] & w_sel2655w[0]) & (~ (((w_data2651w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2651w[2]))))) | ((((w_data2651w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2651w[2]))) & (w_data2651w[3] | (~ w_sel2655w[0])))) & (~ w_sel2641w[3])) & (~ w_sel2641w[2])) | (w_sel2641w[3] & (w_sel2641w[2] | (((w_data2653w[1] & w_sel2655w[0]) & (~ (((w_data2653w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2653w[2]))))) | ((((w_data2653w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2653w[2]))) & (w_data2653w[3] | (~ w_sel2655w[0]))))))) & ((((w_data2654w[1] & w_sel2655w[0]) & (~ (((w_data2654w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2654w[2]))))) | ((((w_data2654w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2654w[2]))) & (w_data2654w[3] | (~ w_sel2655w[0])))) | (~ w_sel2641w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data2853w[1] & w_sel2856w[0]) & (~ (((w_data2853w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2853w[2]))))) | ((((w_data2853w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2853w[2]))) & (w_data2853w[3] | (~ w_sel2856w[0])))) & w_sel2641w[2]) & (~ ((((((w_data2852w[1] & w_sel2856w[0]) & (~ (((w_data2852w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2852w[2]))))) | ((((w_data2852w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2852w[2]))) & (w_data2852w[3] | (~ w_sel2856w[0])))) & (~ w_sel2641w[3])) & (~ w_sel2641w[2])) | (w_sel2641w[3] & (w_sel2641w[2] | (((w_data2854w[1]
 & w_sel2856w[0]) & (~ (((w_data2854w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2854w[2]))))) | ((((w_data2854w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2854w[2]))) & (w_data2854w[3] | (~ w_sel2856w[0]))))))))) | (((((((w_data2852w[1] & w_sel2856w[0]) & (~ (((w_data2852w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2852w[2]))))) | ((((w_data2852w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2852w[2]))) & (w_data2852w[3] | (~ w_sel2856w[0])))) & (~ w_sel2641w[3])) & (~ w_sel2641w[2])) | (w_sel2641w[3] & (w_sel2641w[2] | (((w_data2854w[1] & w_sel2856w[0]) & (~ (((w_data2854w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2854w[2]))))) | ((((w_data2854w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2854w[2]))) & (w_data2854w[3] | (~ w_sel2856w[0]))))))) & ((((w_data2855w[1] & w_sel2856w[0]) & (~ (((w_data2855w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2855w[2]))))) | ((((w_data2855w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2855w[2]))) & (w_data2855w[3] | (~ w_sel2856w[0])))) | (~ w_sel2641w[2]))))))))) | ((((((((((w_data2652w[1] & w_sel2655w[0]) & (~ (((w_data2652w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2652w[2]))))) | ((((w_data2652w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2652w[2]))) & (w_data2652w[3] | (~ w_sel2655w[0])))) & w_sel2641w[2]) & (~ ((((((w_data2651w[1] & w_sel2655w[0]) & (~ (((w_data2651w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2651w[2]))))) | ((((w_data2651w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2651w[2]))) & (w_data2651w[3] | (~ w_sel2655w[0])))) & (~ w_sel2641w[3])) & (~
 w_sel2641w[2])) | (w_sel2641w[3] & (w_sel2641w[2] | (((w_data2653w[1] & w_sel2655w[0]) & (~ (((w_data2653w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2653w[2]))))) | ((((w_data2653w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2653w[2]))) & (w_data2653w[3] | (~ w_sel2655w[0]))))))))) | (((((((w_data2651w[1] & w_sel2655w[0]) & (~ (((w_data2651w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2651w[2]))))) | ((((w_data2651w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2651w[2]))) & (w_data2651w[3] | (~ w_sel2655w[0])))) & (~ w_sel2641w[3])) & (~ w_sel2641w[2])) | (w_sel2641w[3] & (w_sel2641w[2] | (((w_data2653w[1] & w_sel2655w[0]) & (~ (((w_data2653w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2653w[2]))))) | ((((w_data2653w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2653w[2]))) & (w_data2653w[3] | (~ w_sel2655w[0]))))))) & ((((w_data2654w[1] & w_sel2655w[0]) & (~ (((w_data2654w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2654w[2]))))) | ((((w_data2654w[0] & (~ w_sel2655w[1])) & (~ w_sel2655w[0])) | (w_sel2655w[1] & (w_sel2655w[0] | w_data2654w[2]))) & (w_data2654w[3] | (~ w_sel2655w[0])))) | (~ w_sel2641w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data2853w[1] & w_sel2856w[0]) & (~ (((w_data2853w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2853w[2]))))) | ((((w_data2853w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2853w[2]))) & (w_data2853w[3] | (~ w_sel2856w[0])))) & w_sel2641w[2]) & (~ ((((((w_data2852w[1] & w_sel2856w[0]) & (~ (((w_data2852w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2852w[2]))))) | ((((w_data2852w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0]
)) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2852w[2]))) & (w_data2852w[3] | (~ w_sel2856w[0])))) & (~ w_sel2641w[3])) & (~ w_sel2641w[2])) | (w_sel2641w[3] & (w_sel2641w[2] | (((w_data2854w[1] & w_sel2856w[0]) & (~ (((w_data2854w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2854w[2]))))) | ((((w_data2854w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2854w[2]))) & (w_data2854w[3] | (~ w_sel2856w[0]))))))))) | (((((((w_data2852w[1] & w_sel2856w[0]) & (~ (((w_data2852w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2852w[2]))))) | ((((w_data2852w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2852w[2]))) & (w_data2852w[3] | (~ w_sel2856w[0])))) & (~ w_sel2641w[3])) & (~ w_sel2641w[2])) | (w_sel2641w[3] & (w_sel2641w[2] | (((w_data2854w[1] & w_sel2856w[0]) & (~ (((w_data2854w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2854w[2]))))) | ((((w_data2854w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2854w[2]))) & (w_data2854w[3] | (~ w_sel2856w[0]))))))) & ((((w_data2855w[1] & w_sel2856w[0]) & (~ (((w_data2855w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2855w[2]))))) | ((((w_data2855w[0] & (~ w_sel2856w[1])) & (~ w_sel2856w[0])) | (w_sel2856w[1] & (w_sel2856w[0] | w_data2855w[2]))) & (w_data2855w[3] | (~ w_sel2856w[0])))) | (~ w_sel2641w[2]))))))) & (((((((w_data2951w[1] & w_sel2954w[0]) & (~ (((w_data2951w[0] & (~ w_sel2954w[1])) & (~ w_sel2954w[0])) | (w_sel2954w[1] & (w_sel2954w[0] | w_data2951w[2]))))) | ((((w_data2951w[0] & (~ w_sel2954w[1])) & (~ w_sel2954w[0])) | (w_sel2954w[1] & (w_sel2954w[0] | w_data2951w[2]))) & (w_data2951w[3] | (~ w_sel2954w[0])))) & w_sel2641w[2]) & (~ ((((((w_data2950w[1] & w_sel2954w[0]) & (~ (((w_data2950w[0] & (~ w_sel2954w[1])) & (~ w_sel2954w[0])) | (w_sel2954w[1] & (w_sel2954w[0] | w_data2950w[2]
))))) | ((((w_data2950w[0] & (~ w_sel2954w[1])) & (~ w_sel2954w[0])) | (w_sel2954w[1] & (w_sel2954w[0] | w_data2950w[2]))) & (w_data2950w[3] | (~ w_sel2954w[0])))) & (~ w_sel2641w[3])) & (~ w_sel2641w[2])) | (w_sel2641w[3] & (w_sel2641w[2] | (((w_data2952w[1] & w_sel2954w[0]) & (~ (((w_data2952w[0] & (~ w_sel2954w[1])) & (~ w_sel2954w[0])) | (w_sel2954w[1] & (w_sel2954w[0] | w_data2952w[2]))))) | ((((w_data2952w[0] & (~ w_sel2954w[1])) & (~ w_sel2954w[0])) | (w_sel2954w[1] & (w_sel2954w[0] | w_data2952w[2]))) & (w_data2952w[3] | (~ w_sel2954w[0]))))))))) | (((((((w_data2950w[1] & w_sel2954w[0]) & (~ (((w_data2950w[0] & (~ w_sel2954w[1])) & (~ w_sel2954w[0])) | (w_sel2954w[1] & (w_sel2954w[0] | w_data2950w[2]))))) | ((((w_data2950w[0] & (~ w_sel2954w[1])) & (~ w_sel2954w[0])) | (w_sel2954w[1] & (w_sel2954w[0] | w_data2950w[2]))) & (w_data2950w[3] | (~ w_sel2954w[0])))) & (~ w_sel2641w[3])) & (~ w_sel2641w[2])) | (w_sel2641w[3] & (w_sel2641w[2] | (((w_data2952w[1] & w_sel2954w[0]) & (~ (((w_data2952w[0] & (~ w_sel2954w[1])) & (~ w_sel2954w[0])) | (w_sel2954w[1] & (w_sel2954w[0] | w_data2952w[2]))))) | ((((w_data2952w[0] & (~ w_sel2954w[1])) & (~ w_sel2954w[0])) | (w_sel2954w[1] & (w_sel2954w[0] | w_data2952w[2]))) & (w_data2952w[3] | (~ w_sel2954w[0]))))))) & ((((w_data2953w[1] & w_sel2954w[0]) & (~ (((w_data2953w[0] & (~ w_sel2954w[1])) & (~ w_sel2954w[0])) | (w_sel2954w[1] & (w_sel2954w[0] | w_data2953w[2]))))) | ((((w_data2953w[0] & (~ w_sel2954w[1])) & (~ w_sel2954w[0])) | (w_sel2954w[1] & (w_sel2954w[0] | w_data2953w[2]))) & (w_data2953w[3] | (~ w_sel2954w[0])))) | (~ w_sel2641w[2])))) | (~ sel_node[4])))), (((((((((w_data2245w[1] & w_sel2248w[0]) & (~ (((w_data2245w[0] & (~ w_sel2248w[1])) & (~ w_sel2248w[0])) | (w_sel2248w[1] & (w_sel2248w[0] | w_data2245w[2]))))) | ((((w_data2245w[0] & (~ w_sel2248w[1])) & (~ w_sel2248w[0])) | (w_sel2248w[1] & (w_sel2248w[0] | w_data2245w[2]))) & (w_data2245w[3] | (~ w_sel2248w[0])))) & w_sel2130w[2]) & (~ ((((((w_data2244w[1] & w_sel2248w[0]) & (~ (((w_data2244w[0] & (~ w_sel2248w[1]
)) & (~ w_sel2248w[0])) | (w_sel2248w[1] & (w_sel2248w[0] | w_data2244w[2]))))) | ((((w_data2244w[0] & (~ w_sel2248w[1])) & (~ w_sel2248w[0])) | (w_sel2248w[1] & (w_sel2248w[0] | w_data2244w[2]))) & (w_data2244w[3] | (~ w_sel2248w[0])))) & (~ w_sel2130w[3])) & (~ w_sel2130w[2])) | (w_sel2130w[3] & (w_sel2130w[2] | (((w_data2246w[1] & w_sel2248w[0]) & (~ (((w_data2246w[0] & (~ w_sel2248w[1])) & (~ w_sel2248w[0])) | (w_sel2248w[1] & (w_sel2248w[0] | w_data2246w[2]))))) | ((((w_data2246w[0] & (~ w_sel2248w[1])) & (~ w_sel2248w[0])) | (w_sel2248w[1] & (w_sel2248w[0] | w_data2246w[2]))) & (w_data2246w[3] | (~ w_sel2248w[0]))))))))) | (((((((w_data2244w[1] & w_sel2248w[0]) & (~ (((w_data2244w[0] & (~ w_sel2248w[1])) & (~ w_sel2248w[0])) | (w_sel2248w[1] & (w_sel2248w[0] | w_data2244w[2]))))) | ((((w_data2244w[0] & (~ w_sel2248w[1])) & (~ w_sel2248w[0])) | (w_sel2248w[1] & (w_sel2248w[0] | w_data2244w[2]))) & (w_data2244w[3] | (~ w_sel2248w[0])))) & (~ w_sel2130w[3])) & (~ w_sel2130w[2])) | (w_sel2130w[3] & (w_sel2130w[2] | (((w_data2246w[1] & w_sel2248w[0]) & (~ (((w_data2246w[0] & (~ w_sel2248w[1])) & (~ w_sel2248w[0])) | (w_sel2248w[1] & (w_sel2248w[0] | w_data2246w[2]))))) | ((((w_data2246w[0] & (~ w_sel2248w[1])) & (~ w_sel2248w[0])) | (w_sel2248w[1] & (w_sel2248w[0] | w_data2246w[2]))) & (w_data2246w[3] | (~ w_sel2248w[0]))))))) & ((((w_data2247w[1] & w_sel2248w[0]) & (~ (((w_data2247w[0] & (~ w_sel2248w[1])) & (~ w_sel2248w[0])) | (w_sel2248w[1] & (w_sel2248w[0] | w_data2247w[2]))))) | ((((w_data2247w[0] & (~ w_sel2248w[1])) & (~ w_sel2248w[0])) | (w_sel2248w[1] & (w_sel2248w[0] | w_data2247w[2]))) & (w_data2247w[3] | (~ w_sel2248w[0])))) | (~ w_sel2130w[2])))) & sel_node[4]) & (~ (((((((((w_data2142w[1] & w_sel2145w[0]) & (~ (((w_data2142w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2142w[2]))))) | ((((w_data2142w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2142w[2]))) & (w_data2142w[3] | (~ w_sel2145w[0])))) & w_sel2130w[2]) &
 (~ ((((((w_data2141w[1] & w_sel2145w[0]) & (~ (((w_data2141w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2141w[2]))))) | ((((w_data2141w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2141w[2]))) & (w_data2141w[3] | (~ w_sel2145w[0])))) & (~ w_sel2130w[3])) & (~ w_sel2130w[2])) | (w_sel2130w[3] & (w_sel2130w[2] | (((w_data2143w[1] & w_sel2145w[0]) & (~ (((w_data2143w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2143w[2]))))) | ((((w_data2143w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2143w[2]))) & (w_data2143w[3] | (~ w_sel2145w[0]))))))))) | (((((((w_data2141w[1] & w_sel2145w[0]) & (~ (((w_data2141w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2141w[2]))))) | ((((w_data2141w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2141w[2]))) & (w_data2141w[3] | (~ w_sel2145w[0])))) & (~ w_sel2130w[3])) & (~ w_sel2130w[2])) | (w_sel2130w[3] & (w_sel2130w[2] | (((w_data2143w[1] & w_sel2145w[0]) & (~ (((w_data2143w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2143w[2]))))) | ((((w_data2143w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2143w[2]))) & (w_data2143w[3] | (~ w_sel2145w[0]))))))) & ((((w_data2144w[1] & w_sel2145w[0]) & (~ (((w_data2144w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2144w[2]))))) | ((((w_data2144w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2144w[2]))) & (w_data2144w[3] | (~ w_sel2145w[0])))) | (~ w_sel2130w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data2343w[1] & w_sel2346w[0]) & (~ (((w_data2343w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2343w[2]))))) | ((((w_data2343w[0] & (~ w_sel2346w[1])) & (~
 w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2343w[2]))) & (w_data2343w[3] | (~ w_sel2346w[0])))) & w_sel2130w[2]) & (~ ((((((w_data2342w[1] & w_sel2346w[0]) & (~ (((w_data2342w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2342w[2]))))) | ((((w_data2342w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2342w[2]))) & (w_data2342w[3] | (~ w_sel2346w[0])))) & (~ w_sel2130w[3])) & (~ w_sel2130w[2])) | (w_sel2130w[3] & (w_sel2130w[2] | (((w_data2344w[1] & w_sel2346w[0]) & (~ (((w_data2344w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2344w[2]))))) | ((((w_data2344w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2344w[2]))) & (w_data2344w[3] | (~ w_sel2346w[0]))))))))) | (((((((w_data2342w[1] & w_sel2346w[0]) & (~ (((w_data2342w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2342w[2]))))) | ((((w_data2342w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2342w[2]))) & (w_data2342w[3] | (~ w_sel2346w[0])))) & (~ w_sel2130w[3])) & (~ w_sel2130w[2])) | (w_sel2130w[3] & (w_sel2130w[2] | (((w_data2344w[1] & w_sel2346w[0]) & (~ (((w_data2344w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2344w[2]))))) | ((((w_data2344w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2344w[2]))) & (w_data2344w[3] | (~ w_sel2346w[0]))))))) & ((((w_data2345w[1] & w_sel2346w[0]) & (~ (((w_data2345w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2345w[2]))))) | ((((w_data2345w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2345w[2]))) & (w_data2345w[3] | (~ w_sel2346w[0])))) | (~ w_sel2130w[2]))))))))) | ((((((((((w_data2142w[1] & w_sel2145w[0]) & (~ (((w_data2142w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0]
 | w_data2142w[2]))))) | ((((w_data2142w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2142w[2]))) & (w_data2142w[3] | (~ w_sel2145w[0])))) & w_sel2130w[2]) & (~ ((((((w_data2141w[1] & w_sel2145w[0]) & (~ (((w_data2141w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2141w[2]))))) | ((((w_data2141w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2141w[2]))) & (w_data2141w[3] | (~ w_sel2145w[0])))) & (~ w_sel2130w[3])) & (~ w_sel2130w[2])) | (w_sel2130w[3] & (w_sel2130w[2] | (((w_data2143w[1] & w_sel2145w[0]) & (~ (((w_data2143w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2143w[2]))))) | ((((w_data2143w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2143w[2]))) & (w_data2143w[3] | (~ w_sel2145w[0]))))))))) | (((((((w_data2141w[1] & w_sel2145w[0]) & (~ (((w_data2141w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2141w[2]))))) | ((((w_data2141w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2141w[2]))) & (w_data2141w[3] | (~ w_sel2145w[0])))) & (~ w_sel2130w[3])) & (~ w_sel2130w[2])) | (w_sel2130w[3] & (w_sel2130w[2] | (((w_data2143w[1] & w_sel2145w[0]) & (~ (((w_data2143w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2143w[2]))))) | ((((w_data2143w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2143w[2]))) & (w_data2143w[3] | (~ w_sel2145w[0]))))))) & ((((w_data2144w[1] & w_sel2145w[0]) & (~ (((w_data2144w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2144w[2]))))) | ((((w_data2144w[0] & (~ w_sel2145w[1])) & (~ w_sel2145w[0])) | (w_sel2145w[1] & (w_sel2145w[0] | w_data2144w[2]))) & (w_data2144w[3] | (~ w_sel2145w[0])))) | (~ w_sel2130w[2])))) & (~ sel_node[5])) & (~ sel_node[4])) | (sel_node[5] & (sel_node[4] | ((((((w_data2343w[1]
 & w_sel2346w[0]) & (~ (((w_data2343w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2343w[2]))))) | ((((w_data2343w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2343w[2]))) & (w_data2343w[3] | (~ w_sel2346w[0])))) & w_sel2130w[2]) & (~ ((((((w_data2342w[1] & w_sel2346w[0]) & (~ (((w_data2342w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2342w[2]))))) | ((((w_data2342w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2342w[2]))) & (w_data2342w[3] | (~ w_sel2346w[0])))) & (~ w_sel2130w[3])) & (~ w_sel2130w[2])) | (w_sel2130w[3] & (w_sel2130w[2] | (((w_data2344w[1] & w_sel2346w[0]) & (~ (((w_data2344w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2344w[2]))))) | ((((w_data2344w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2344w[2]))) & (w_data2344w[3] | (~ w_sel2346w[0]))))))))) | (((((((w_data2342w[1] & w_sel2346w[0]) & (~ (((w_data2342w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2342w[2]))))) | ((((w_data2342w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2342w[2]))) & (w_data2342w[3] | (~ w_sel2346w[0])))) & (~ w_sel2130w[3])) & (~ w_sel2130w[2])) | (w_sel2130w[3] & (w_sel2130w[2] | (((w_data2344w[1] & w_sel2346w[0]) & (~ (((w_data2344w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2344w[2]))))) | ((((w_data2344w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2344w[2]))) & (w_data2344w[3] | (~ w_sel2346w[0]))))))) & ((((w_data2345w[1] & w_sel2346w[0]) & (~ (((w_data2345w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2345w[2]))))) | ((((w_data2345w[0] & (~ w_sel2346w[1])) & (~ w_sel2346w[0])) | (w_sel2346w[1] & (w_sel2346w[0] | w_data2345w[2]))) & (w_data2345w[3] | (~ w_sel2346w[0]
)))) | (~ w_sel2130w[2]))))))) & (((((((w_data2441w[1] & w_sel2444w[0]) & (~ (((w_data2441w[0] & (~ w_sel2444w[1])) & (~ w_sel2444w[0])) | (w_sel2444w[1] & (w_sel2444w[0] | w_data2441w[2]))))) | ((((w_data2441w[0] & (~ w_sel2444w[1])) & (~ w_sel2444w[0])) | (w_sel2444w[1] & (w_sel2444w[0] | w_data2441w[2]))) & (w_data2441w[3] | (~ w_sel2444w[0])))) & w_sel2130w[2]) & (~ ((((((w_data2440w[1] & w_sel2444w[0]) & (~ (((w_data2440w[0] & (~ w_sel2444w[1])) & (~ w_sel2444w[0])) | (w_sel2444w[1] & (w_sel2444w[0] | w_data2440w[2]))))) | ((((w_data2440w[0] & (~ w_sel2444w[1])) & (~ w_sel2444w[0])) | (w_sel2444w[1] & (w_sel2444w[0] | w_data2440w[2]))) & (w_data2440w[3] | (~ w_sel2444w[0])))) & (~ w_sel2130w[3])) & (~ w_sel2130w[2])) | (w_sel2130w[3] & (w_sel2130w[2] | (((w_data2442w[1] & w_sel2444w[0]) & (~ (((w_data2442w[0] & (~ w_sel2444w[1])) & (~ w_sel2444w[0])) | (w_sel2444w[1] & (w_sel2444w[0] | w_data2442w[2]))))) | ((((w_data2442w[0] & (~ w_sel2444w[1])) & (~ w_sel2444w[0])) | (w_sel2444w[1] & (w_sel2444w[0] | w_data2442w[2]))) & (w_data2442w[3] | (~ w_sel2444w[0]))))))))) | (((((((w_data2440w[1] & w_sel2444w[0]) & (~ (((w_data2440w[0] & (~ w_sel2444w[1])) & (~ w_sel2444w[0])) | (w_sel2444w[1] & (w_sel2444w[0] | w_data2440w[2]))))) | ((((w_data2440w[0] & (~ w_sel2444w[1])) & (~ w_sel2444w[0])) | (w_sel2444w[1] & (w_sel2444w[0] | w_data2440w[2]))) & (w_data2440w[3] | (~ w_sel2444w[0])))) & (~ w_sel2130w[3])) & (~ w_sel2130w[2])) | (w_sel2130w[3] & (w_sel2130w[2] | (((w_data2442w[1] & w_sel2444w[0]) & (~ (((w_data2442w[0] & (~ w_sel2444w[1])) & (~ w_sel2444w[0])) | (w_sel2444w[1] & (w_sel2444w[0] | w_data2442w[2]))))) | ((((w_data2442w[0] & (~ w_sel2444w[1])) & (~ w_sel2444w[0])) | (w_sel2444w[1] & (w_sel2444w[0] | w_data2442w[2]))) & (w_data2442w[3] | (~ w_sel2444w[0]))))))) & ((((w_data2443w[1] & w_sel2444w[0]) & (~ (((w_data2443w[0] & (~ w_sel2444w[1])) & (~ w_sel2444w[0])) | (w_sel2444w[1] & (w_sel2444w[0] | w_data2443w[2]))))) | ((((w_data2443w[0] & (~ w_sel2444w[1])) & (~ w_sel2444w[0])) | (w_sel2444w[1] & (w_sel2444w[0]
 | w_data2443w[2]))) & (w_data2443w[3] | (~ w_sel2444w[0])))) | (~ w_sel2130w[2])))) | (~ sel_node[4]))))},
		sel_ffs_wire = {sel_ffs_wire[5:0], sel[5:0]},
		sel_node = {sel_ffs_wire[11:10], sel_ffs_wire[3:2], sel[1:0]},
		w_data2040w = {{26{1'b0}}, data[296], data[288], data[280], data[272], data[264], data[256], data[248], data[240], data[232], data[224], data[216], data[208], data[200], data[192], data[184], data[176], data[168], data[160], data[152], data[144], data[136], data[128], data[120], data[112], data[104], data[96], data[88], data[80], data[72], data[64], data[56], data[48], data[40], data[32], data[24], data[16], data[8], data[0]},
		w_data2141w = w_data2040w[3:0],
		w_data2142w = w_data2040w[7:4],
		w_data2143w = w_data2040w[11:8],
		w_data2144w = w_data2040w[15:12],
		w_data2244w = w_data2040w[19:16],
		w_data2245w = w_data2040w[23:20],
		w_data2246w = w_data2040w[27:24],
		w_data2247w = w_data2040w[31:28],
		w_data2342w = w_data2040w[35:32],
		w_data2343w = w_data2040w[39:36],
		w_data2344w = w_data2040w[43:40],
		w_data2345w = w_data2040w[47:44],
		w_data2440w = w_data2040w[51:48],
		w_data2441w = w_data2040w[55:52],
		w_data2442w = w_data2040w[59:56],
		w_data2443w = w_data2040w[63:60],
		w_data2551w = {{26{1'b0}}, data[297], data[289], data[281], data[273], data[265], data[257], data[249], data[241], data[233], data[225], data[217], data[209], data[201], data[193], data[185], data[177], data[169], data[161], data[153], data[145], data[137], data[129], data[121], data[113], data[105], data[97], data[89], data[81], data[73], data[65], data[57], data[49], data[41], data[33], data[25], data[17], data[9], data[1]},
		w_data2651w = w_data2551w[3:0],
		w_data2652w = w_data2551w[7:4],
		w_data2653w = w_data2551w[11:8],
		w_data2654w = w_data2551w[15:12],
		w_data2754w = w_data2551w[19:16],
		w_data2755w = w_data2551w[23:20],
		w_data2756w = w_data2551w[27:24],
		w_data2757w = w_data2551w[31:28],
		w_data2852w = w_data2551w[35:32],
		w_data2853w = w_data2551w[39:36],
		w_data2854w = w_data2551w[43:40],
		w_data2855w = w_data2551w[47:44],
		w_data2950w = w_data2551w[51:48],
		w_data2951w = w_data2551w[55:52],
		w_data2952w = w_data2551w[59:56],
		w_data2953w = w_data2551w[63:60],
		w_data3056w = {{26{1'b0}}, data[298], data[290], data[282], data[274], data[266], data[258], data[250], data[242], data[234], data[226], data[218], data[210], data[202], data[194], data[186], data[178], data[170], data[162], data[154], data[146], data[138], data[130], data[122], data[114], data[106], data[98], data[90], data[82], data[74], data[66], data[58], data[50], data[42], data[34], data[26], data[18], data[10], data[2]},
		w_data3156w = w_data3056w[3:0],
		w_data3157w = w_data3056w[7:4],
		w_data3158w = w_data3056w[11:8],
		w_data3159w = w_data3056w[15:12],
		w_data3259w = w_data3056w[19:16],
		w_data3260w = w_data3056w[23:20],
		w_data3261w = w_data3056w[27:24],
		w_data3262w = w_data3056w[31:28],
		w_data3357w = w_data3056w[35:32],
		w_data3358w = w_data3056w[39:36],
		w_data3359w = w_data3056w[43:40],
		w_data3360w = w_data3056w[47:44],
		w_data3455w = w_data3056w[51:48],
		w_data3456w = w_data3056w[55:52],
		w_data3457w = w_data3056w[59:56],
		w_data3458w = w_data3056w[63:60],
		w_data3561w = {{26{1'b0}}, data[299], data[291], data[283], data[275], data[267], data[259], data[251], data[243], data[235], data[227], data[219], data[211], data[203], data[195], data[187], data[179], data[171], data[163], data[155], data[147], data[139], data[131], data[123], data[115], data[107], data[99], data[91], data[83], data[75], data[67], data[59], data[51], data[43], data[35], data[27], data[19], data[11], data[3]},
		w_data3661w = w_data3561w[3:0],
		w_data3662w = w_data3561w[7:4],
		w_data3663w = w_data3561w[11:8],
		w_data3664w = w_data3561w[15:12],
		w_data3764w = w_data3561w[19:16],
		w_data3765w = w_data3561w[23:20],
		w_data3766w = w_data3561w[27:24],
		w_data3767w = w_data3561w[31:28],
		w_data3862w = w_data3561w[35:32],
		w_data3863w = w_data3561w[39:36],
		w_data3864w = w_data3561w[43:40],
		w_data3865w = w_data3561w[47:44],
		w_data3960w = w_data3561w[51:48],
		w_data3961w = w_data3561w[55:52],
		w_data3962w = w_data3561w[59:56],
		w_data3963w = w_data3561w[63:60],
		w_data4066w = {{26{1'b0}}, data[300], data[292], data[284], data[276], data[268], data[260], data[252], data[244], data[236], data[228], data[220], data[212], data[204], data[196], data[188], data[180], data[172], data[164], data[156], data[148], data[140], data[132], data[124], data[116], data[108], data[100], data[92], data[84], data[76], data[68], data[60], data[52], data[44], data[36], data[28], data[20], data[12], data[4]},
		w_data4166w = w_data4066w[3:0],
		w_data4167w = w_data4066w[7:4],
		w_data4168w = w_data4066w[11:8],
		w_data4169w = w_data4066w[15:12],
		w_data4269w = w_data4066w[19:16],
		w_data4270w = w_data4066w[23:20],
		w_data4271w = w_data4066w[27:24],
		w_data4272w = w_data4066w[31:28],
		w_data4367w = w_data4066w[35:32],
		w_data4368w = w_data4066w[39:36],
		w_data4369w = w_data4066w[43:40],
		w_data4370w = w_data4066w[47:44],
		w_data4465w = w_data4066w[51:48],
		w_data4466w = w_data4066w[55:52],
		w_data4467w = w_data4066w[59:56],
		w_data4468w = w_data4066w[63:60],
		w_data4571w = {{26{1'b0}}, data[301], data[293], data[285], data[277], data[269], data[261], data[253], data[245], data[237], data[229], data[221], data[213], data[205], data[197], data[189], data[181], data[173], data[165], data[157], data[149], data[141], data[133], data[125], data[117], data[109], data[101], data[93], data[85], data[77], data[69], data[61], data[53], data[45], data[37], data[29], data[21], data[13], data[5]},
		w_data4671w = w_data4571w[3:0],
		w_data4672w = w_data4571w[7:4],
		w_data4673w = w_data4571w[11:8],
		w_data4674w = w_data4571w[15:12],
		w_data4774w = w_data4571w[19:16],
		w_data4775w = w_data4571w[23:20],
		w_data4776w = w_data4571w[27:24],
		w_data4777w = w_data4571w[31:28],
		w_data4872w = w_data4571w[35:32],
		w_data4873w = w_data4571w[39:36],
		w_data4874w = w_data4571w[43:40],
		w_data4875w = w_data4571w[47:44],
		w_data4970w = w_data4571w[51:48],
		w_data4971w = w_data4571w[55:52],
		w_data4972w = w_data4571w[59:56],
		w_data4973w = w_data4571w[63:60],
		w_data5076w = {{26{1'b0}}, data[302], data[294], data[286], data[278], data[270], data[262], data[254], data[246], data[238], data[230], data[222], data[214], data[206], data[198], data[190], data[182], data[174], data[166], data[158], data[150], data[142], data[134], data[126], data[118], data[110], data[102], data[94], data[86], data[78], data[70], data[62], data[54], data[46], data[38], data[30], data[22], data[14], data[6]},
		w_data5176w = w_data5076w[3:0],
		w_data5177w = w_data5076w[7:4],
		w_data5178w = w_data5076w[11:8],
		w_data5179w = w_data5076w[15:12],
		w_data5279w = w_data5076w[19:16],
		w_data5280w = w_data5076w[23:20],
		w_data5281w = w_data5076w[27:24],
		w_data5282w = w_data5076w[31:28],
		w_data5377w = w_data5076w[35:32],
		w_data5378w = w_data5076w[39:36],
		w_data5379w = w_data5076w[43:40],
		w_data5380w = w_data5076w[47:44],
		w_data5475w = w_data5076w[51:48],
		w_data5476w = w_data5076w[55:52],
		w_data5477w = w_data5076w[59:56],
		w_data5478w = w_data5076w[63:60],
		w_data5581w = {{26{1'b0}}, data[303], data[295], data[287], data[279], data[271], data[263], data[255], data[247], data[239], data[231], data[223], data[215], data[207], data[199], data[191], data[183], data[175], data[167], data[159], data[151], data[143], data[135], data[127], data[119], data[111], data[103], data[95], data[87], data[79], data[71], data[63], data[55], data[47], data[39], data[31], data[23], data[15], data[7]},
		w_data5681w = w_data5581w[3:0],
		w_data5682w = w_data5581w[7:4],
		w_data5683w = w_data5581w[11:8],
		w_data5684w = w_data5581w[15:12],
		w_data5784w = w_data5581w[19:16],
		w_data5785w = w_data5581w[23:20],
		w_data5786w = w_data5581w[27:24],
		w_data5787w = w_data5581w[31:28],
		w_data5882w = w_data5581w[35:32],
		w_data5883w = w_data5581w[39:36],
		w_data5884w = w_data5581w[43:40],
		w_data5885w = w_data5581w[47:44],
		w_data5980w = w_data5581w[51:48],
		w_data5981w = w_data5581w[55:52],
		w_data5982w = w_data5581w[59:56],
		w_data5983w = w_data5581w[63:60],
		w_sel2130w = sel_node[3:0],
		w_sel2145w = sel_node[1:0],
		w_sel2248w = sel_node[1:0],
		w_sel2346w = sel_node[1:0],
		w_sel2444w = sel_node[1:0],
		w_sel2641w = sel_node[3:0],
		w_sel2655w = sel_node[1:0],
		w_sel2758w = sel_node[1:0],
		w_sel2856w = sel_node[1:0],
		w_sel2954w = sel_node[1:0],
		w_sel3146w = sel_node[3:0],
		w_sel3160w = sel_node[1:0],
		w_sel3263w = sel_node[1:0],
		w_sel3361w = sel_node[1:0],
		w_sel3459w = sel_node[1:0],
		w_sel3651w = sel_node[3:0],
		w_sel3665w = sel_node[1:0],
		w_sel3768w = sel_node[1:0],
		w_sel3866w = sel_node[1:0],
		w_sel3964w = sel_node[1:0],
		w_sel4156w = sel_node[3:0],
		w_sel4170w = sel_node[1:0],
		w_sel4273w = sel_node[1:0],
		w_sel4371w = sel_node[1:0],
		w_sel4469w = sel_node[1:0],
		w_sel4661w = sel_node[3:0],
		w_sel4675w = sel_node[1:0],
		w_sel4778w = sel_node[1:0],
		w_sel4876w = sel_node[1:0],
		w_sel4974w = sel_node[1:0],
		w_sel5166w = sel_node[3:0],
		w_sel5180w = sel_node[1:0],
		w_sel5283w = sel_node[1:0],
		w_sel5381w = sel_node[1:0],
		w_sel5479w = sel_node[1:0],
		w_sel5671w = sel_node[3:0],
		w_sel5685w = sel_node[1:0],
		w_sel5788w = sel_node[1:0],
		w_sel5886w = sel_node[1:0],
		w_sel5984w = sel_node[1:0];
endmodule //background_mux

//synthesis_resources = lut 408 M9K 300 reg 12 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  background_altsyncram
	( 
	address_a,
	clock0,
	q_a) /* synthesis synthesis_clearbox=1 */;
	input   [18:0]  address_a;
	input   clock0;
	output   [7:0]  q_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[5:0]	address_reg_a;
	reg	[5:0]	out_address_reg_a;
	wire  [37:0]   wire_rden_decode_eq;
	wire  [7:0]   wire_mux2_result;
	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_48portadataout;
	wire  [0:0]   wire_ram_block1a_49portadataout;
	wire  [0:0]   wire_ram_block1a_50portadataout;
	wire  [0:0]   wire_ram_block1a_51portadataout;
	wire  [0:0]   wire_ram_block1a_52portadataout;
	wire  [0:0]   wire_ram_block1a_53portadataout;
	wire  [0:0]   wire_ram_block1a_54portadataout;
	wire  [0:0]   wire_ram_block1a_55portadataout;
	wire  [0:0]   wire_ram_block1a_56portadataout;
	wire  [0:0]   wire_ram_block1a_57portadataout;
	wire  [0:0]   wire_ram_block1a_58portadataout;
	wire  [0:0]   wire_ram_block1a_59portadataout;
	wire  [0:0]   wire_ram_block1a_60portadataout;
	wire  [0:0]   wire_ram_block1a_61portadataout;
	wire  [0:0]   wire_ram_block1a_62portadataout;
	wire  [0:0]   wire_ram_block1a_63portadataout;
	wire  [0:0]   wire_ram_block1a_64portadataout;
	wire  [0:0]   wire_ram_block1a_65portadataout;
	wire  [0:0]   wire_ram_block1a_66portadataout;
	wire  [0:0]   wire_ram_block1a_67portadataout;
	wire  [0:0]   wire_ram_block1a_68portadataout;
	wire  [0:0]   wire_ram_block1a_69portadataout;
	wire  [0:0]   wire_ram_block1a_70portadataout;
	wire  [0:0]   wire_ram_block1a_71portadataout;
	wire  [0:0]   wire_ram_block1a_72portadataout;
	wire  [0:0]   wire_ram_block1a_73portadataout;
	wire  [0:0]   wire_ram_block1a_74portadataout;
	wire  [0:0]   wire_ram_block1a_75portadataout;
	wire  [0:0]   wire_ram_block1a_76portadataout;
	wire  [0:0]   wire_ram_block1a_77portadataout;
	wire  [0:0]   wire_ram_block1a_78portadataout;
	wire  [0:0]   wire_ram_block1a_79portadataout;
	wire  [0:0]   wire_ram_block1a_80portadataout;
	wire  [0:0]   wire_ram_block1a_81portadataout;
	wire  [0:0]   wire_ram_block1a_82portadataout;
	wire  [0:0]   wire_ram_block1a_83portadataout;
	wire  [0:0]   wire_ram_block1a_84portadataout;
	wire  [0:0]   wire_ram_block1a_85portadataout;
	wire  [0:0]   wire_ram_block1a_86portadataout;
	wire  [0:0]   wire_ram_block1a_87portadataout;
	wire  [0:0]   wire_ram_block1a_88portadataout;
	wire  [0:0]   wire_ram_block1a_89portadataout;
	wire  [0:0]   wire_ram_block1a_90portadataout;
	wire  [0:0]   wire_ram_block1a_91portadataout;
	wire  [0:0]   wire_ram_block1a_92portadataout;
	wire  [0:0]   wire_ram_block1a_93portadataout;
	wire  [0:0]   wire_ram_block1a_94portadataout;
	wire  [0:0]   wire_ram_block1a_95portadataout;
	wire  [0:0]   wire_ram_block1a_96portadataout;
	wire  [0:0]   wire_ram_block1a_97portadataout;
	wire  [0:0]   wire_ram_block1a_98portadataout;
	wire  [0:0]   wire_ram_block1a_99portadataout;
	wire  [0:0]   wire_ram_block1a_100portadataout;
	wire  [0:0]   wire_ram_block1a_101portadataout;
	wire  [0:0]   wire_ram_block1a_102portadataout;
	wire  [0:0]   wire_ram_block1a_103portadataout;
	wire  [0:0]   wire_ram_block1a_104portadataout;
	wire  [0:0]   wire_ram_block1a_105portadataout;
	wire  [0:0]   wire_ram_block1a_106portadataout;
	wire  [0:0]   wire_ram_block1a_107portadataout;
	wire  [0:0]   wire_ram_block1a_108portadataout;
	wire  [0:0]   wire_ram_block1a_109portadataout;
	wire  [0:0]   wire_ram_block1a_110portadataout;
	wire  [0:0]   wire_ram_block1a_111portadataout;
	wire  [0:0]   wire_ram_block1a_112portadataout;
	wire  [0:0]   wire_ram_block1a_113portadataout;
	wire  [0:0]   wire_ram_block1a_114portadataout;
	wire  [0:0]   wire_ram_block1a_115portadataout;
	wire  [0:0]   wire_ram_block1a_116portadataout;
	wire  [0:0]   wire_ram_block1a_117portadataout;
	wire  [0:0]   wire_ram_block1a_118portadataout;
	wire  [0:0]   wire_ram_block1a_119portadataout;
	wire  [0:0]   wire_ram_block1a_120portadataout;
	wire  [0:0]   wire_ram_block1a_121portadataout;
	wire  [0:0]   wire_ram_block1a_122portadataout;
	wire  [0:0]   wire_ram_block1a_123portadataout;
	wire  [0:0]   wire_ram_block1a_124portadataout;
	wire  [0:0]   wire_ram_block1a_125portadataout;
	wire  [0:0]   wire_ram_block1a_126portadataout;
	wire  [0:0]   wire_ram_block1a_127portadataout;
	wire  [0:0]   wire_ram_block1a_128portadataout;
	wire  [0:0]   wire_ram_block1a_129portadataout;
	wire  [0:0]   wire_ram_block1a_130portadataout;
	wire  [0:0]   wire_ram_block1a_131portadataout;
	wire  [0:0]   wire_ram_block1a_132portadataout;
	wire  [0:0]   wire_ram_block1a_133portadataout;
	wire  [0:0]   wire_ram_block1a_134portadataout;
	wire  [0:0]   wire_ram_block1a_135portadataout;
	wire  [0:0]   wire_ram_block1a_136portadataout;
	wire  [0:0]   wire_ram_block1a_137portadataout;
	wire  [0:0]   wire_ram_block1a_138portadataout;
	wire  [0:0]   wire_ram_block1a_139portadataout;
	wire  [0:0]   wire_ram_block1a_140portadataout;
	wire  [0:0]   wire_ram_block1a_141portadataout;
	wire  [0:0]   wire_ram_block1a_142portadataout;
	wire  [0:0]   wire_ram_block1a_143portadataout;
	wire  [0:0]   wire_ram_block1a_144portadataout;
	wire  [0:0]   wire_ram_block1a_145portadataout;
	wire  [0:0]   wire_ram_block1a_146portadataout;
	wire  [0:0]   wire_ram_block1a_147portadataout;
	wire  [0:0]   wire_ram_block1a_148portadataout;
	wire  [0:0]   wire_ram_block1a_149portadataout;
	wire  [0:0]   wire_ram_block1a_150portadataout;
	wire  [0:0]   wire_ram_block1a_151portadataout;
	wire  [0:0]   wire_ram_block1a_152portadataout;
	wire  [0:0]   wire_ram_block1a_153portadataout;
	wire  [0:0]   wire_ram_block1a_154portadataout;
	wire  [0:0]   wire_ram_block1a_155portadataout;
	wire  [0:0]   wire_ram_block1a_156portadataout;
	wire  [0:0]   wire_ram_block1a_157portadataout;
	wire  [0:0]   wire_ram_block1a_158portadataout;
	wire  [0:0]   wire_ram_block1a_159portadataout;
	wire  [0:0]   wire_ram_block1a_160portadataout;
	wire  [0:0]   wire_ram_block1a_161portadataout;
	wire  [0:0]   wire_ram_block1a_162portadataout;
	wire  [0:0]   wire_ram_block1a_163portadataout;
	wire  [0:0]   wire_ram_block1a_164portadataout;
	wire  [0:0]   wire_ram_block1a_165portadataout;
	wire  [0:0]   wire_ram_block1a_166portadataout;
	wire  [0:0]   wire_ram_block1a_167portadataout;
	wire  [0:0]   wire_ram_block1a_168portadataout;
	wire  [0:0]   wire_ram_block1a_169portadataout;
	wire  [0:0]   wire_ram_block1a_170portadataout;
	wire  [0:0]   wire_ram_block1a_171portadataout;
	wire  [0:0]   wire_ram_block1a_172portadataout;
	wire  [0:0]   wire_ram_block1a_173portadataout;
	wire  [0:0]   wire_ram_block1a_174portadataout;
	wire  [0:0]   wire_ram_block1a_175portadataout;
	wire  [0:0]   wire_ram_block1a_176portadataout;
	wire  [0:0]   wire_ram_block1a_177portadataout;
	wire  [0:0]   wire_ram_block1a_178portadataout;
	wire  [0:0]   wire_ram_block1a_179portadataout;
	wire  [0:0]   wire_ram_block1a_180portadataout;
	wire  [0:0]   wire_ram_block1a_181portadataout;
	wire  [0:0]   wire_ram_block1a_182portadataout;
	wire  [0:0]   wire_ram_block1a_183portadataout;
	wire  [0:0]   wire_ram_block1a_184portadataout;
	wire  [0:0]   wire_ram_block1a_185portadataout;
	wire  [0:0]   wire_ram_block1a_186portadataout;
	wire  [0:0]   wire_ram_block1a_187portadataout;
	wire  [0:0]   wire_ram_block1a_188portadataout;
	wire  [0:0]   wire_ram_block1a_189portadataout;
	wire  [0:0]   wire_ram_block1a_190portadataout;
	wire  [0:0]   wire_ram_block1a_191portadataout;
	wire  [0:0]   wire_ram_block1a_192portadataout;
	wire  [0:0]   wire_ram_block1a_193portadataout;
	wire  [0:0]   wire_ram_block1a_194portadataout;
	wire  [0:0]   wire_ram_block1a_195portadataout;
	wire  [0:0]   wire_ram_block1a_196portadataout;
	wire  [0:0]   wire_ram_block1a_197portadataout;
	wire  [0:0]   wire_ram_block1a_198portadataout;
	wire  [0:0]   wire_ram_block1a_199portadataout;
	wire  [0:0]   wire_ram_block1a_200portadataout;
	wire  [0:0]   wire_ram_block1a_201portadataout;
	wire  [0:0]   wire_ram_block1a_202portadataout;
	wire  [0:0]   wire_ram_block1a_203portadataout;
	wire  [0:0]   wire_ram_block1a_204portadataout;
	wire  [0:0]   wire_ram_block1a_205portadataout;
	wire  [0:0]   wire_ram_block1a_206portadataout;
	wire  [0:0]   wire_ram_block1a_207portadataout;
	wire  [0:0]   wire_ram_block1a_208portadataout;
	wire  [0:0]   wire_ram_block1a_209portadataout;
	wire  [0:0]   wire_ram_block1a_210portadataout;
	wire  [0:0]   wire_ram_block1a_211portadataout;
	wire  [0:0]   wire_ram_block1a_212portadataout;
	wire  [0:0]   wire_ram_block1a_213portadataout;
	wire  [0:0]   wire_ram_block1a_214portadataout;
	wire  [0:0]   wire_ram_block1a_215portadataout;
	wire  [0:0]   wire_ram_block1a_216portadataout;
	wire  [0:0]   wire_ram_block1a_217portadataout;
	wire  [0:0]   wire_ram_block1a_218portadataout;
	wire  [0:0]   wire_ram_block1a_219portadataout;
	wire  [0:0]   wire_ram_block1a_220portadataout;
	wire  [0:0]   wire_ram_block1a_221portadataout;
	wire  [0:0]   wire_ram_block1a_222portadataout;
	wire  [0:0]   wire_ram_block1a_223portadataout;
	wire  [0:0]   wire_ram_block1a_224portadataout;
	wire  [0:0]   wire_ram_block1a_225portadataout;
	wire  [0:0]   wire_ram_block1a_226portadataout;
	wire  [0:0]   wire_ram_block1a_227portadataout;
	wire  [0:0]   wire_ram_block1a_228portadataout;
	wire  [0:0]   wire_ram_block1a_229portadataout;
	wire  [0:0]   wire_ram_block1a_230portadataout;
	wire  [0:0]   wire_ram_block1a_231portadataout;
	wire  [0:0]   wire_ram_block1a_232portadataout;
	wire  [0:0]   wire_ram_block1a_233portadataout;
	wire  [0:0]   wire_ram_block1a_234portadataout;
	wire  [0:0]   wire_ram_block1a_235portadataout;
	wire  [0:0]   wire_ram_block1a_236portadataout;
	wire  [0:0]   wire_ram_block1a_237portadataout;
	wire  [0:0]   wire_ram_block1a_238portadataout;
	wire  [0:0]   wire_ram_block1a_239portadataout;
	wire  [0:0]   wire_ram_block1a_240portadataout;
	wire  [0:0]   wire_ram_block1a_241portadataout;
	wire  [0:0]   wire_ram_block1a_242portadataout;
	wire  [0:0]   wire_ram_block1a_243portadataout;
	wire  [0:0]   wire_ram_block1a_244portadataout;
	wire  [0:0]   wire_ram_block1a_245portadataout;
	wire  [0:0]   wire_ram_block1a_246portadataout;
	wire  [0:0]   wire_ram_block1a_247portadataout;
	wire  [0:0]   wire_ram_block1a_248portadataout;
	wire  [0:0]   wire_ram_block1a_249portadataout;
	wire  [0:0]   wire_ram_block1a_250portadataout;
	wire  [0:0]   wire_ram_block1a_251portadataout;
	wire  [0:0]   wire_ram_block1a_252portadataout;
	wire  [0:0]   wire_ram_block1a_253portadataout;
	wire  [0:0]   wire_ram_block1a_254portadataout;
	wire  [0:0]   wire_ram_block1a_255portadataout;
	wire  [0:0]   wire_ram_block1a_256portadataout;
	wire  [0:0]   wire_ram_block1a_257portadataout;
	wire  [0:0]   wire_ram_block1a_258portadataout;
	wire  [0:0]   wire_ram_block1a_259portadataout;
	wire  [0:0]   wire_ram_block1a_260portadataout;
	wire  [0:0]   wire_ram_block1a_261portadataout;
	wire  [0:0]   wire_ram_block1a_262portadataout;
	wire  [0:0]   wire_ram_block1a_263portadataout;
	wire  [0:0]   wire_ram_block1a_264portadataout;
	wire  [0:0]   wire_ram_block1a_265portadataout;
	wire  [0:0]   wire_ram_block1a_266portadataout;
	wire  [0:0]   wire_ram_block1a_267portadataout;
	wire  [0:0]   wire_ram_block1a_268portadataout;
	wire  [0:0]   wire_ram_block1a_269portadataout;
	wire  [0:0]   wire_ram_block1a_270portadataout;
	wire  [0:0]   wire_ram_block1a_271portadataout;
	wire  [0:0]   wire_ram_block1a_272portadataout;
	wire  [0:0]   wire_ram_block1a_273portadataout;
	wire  [0:0]   wire_ram_block1a_274portadataout;
	wire  [0:0]   wire_ram_block1a_275portadataout;
	wire  [0:0]   wire_ram_block1a_276portadataout;
	wire  [0:0]   wire_ram_block1a_277portadataout;
	wire  [0:0]   wire_ram_block1a_278portadataout;
	wire  [0:0]   wire_ram_block1a_279portadataout;
	wire  [0:0]   wire_ram_block1a_280portadataout;
	wire  [0:0]   wire_ram_block1a_281portadataout;
	wire  [0:0]   wire_ram_block1a_282portadataout;
	wire  [0:0]   wire_ram_block1a_283portadataout;
	wire  [0:0]   wire_ram_block1a_284portadataout;
	wire  [0:0]   wire_ram_block1a_285portadataout;
	wire  [0:0]   wire_ram_block1a_286portadataout;
	wire  [0:0]   wire_ram_block1a_287portadataout;
	wire  [0:0]   wire_ram_block1a_288portadataout;
	wire  [0:0]   wire_ram_block1a_289portadataout;
	wire  [0:0]   wire_ram_block1a_290portadataout;
	wire  [0:0]   wire_ram_block1a_291portadataout;
	wire  [0:0]   wire_ram_block1a_292portadataout;
	wire  [0:0]   wire_ram_block1a_293portadataout;
	wire  [0:0]   wire_ram_block1a_294portadataout;
	wire  [0:0]   wire_ram_block1a_295portadataout;
	wire  [0:0]   wire_ram_block1a_296portadataout;
	wire  [0:0]   wire_ram_block1a_297portadataout;
	wire  [0:0]   wire_ram_block1a_298portadataout;
	wire  [0:0]   wire_ram_block1a_299portadataout;
	wire  [0:0]   wire_ram_block1a_300portadataout;
	wire  [0:0]   wire_ram_block1a_301portadataout;
	wire  [0:0]   wire_ram_block1a_302portadataout;
	wire  [0:0]   wire_ram_block1a_303portadataout;
	wire  [5:0]  address_a_sel;
	wire  [18:0]  address_a_wire;
	wire  [5:0]  rden_decode_addr_sel_a;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	background_decode   rden_decode
	( 
	.data(rden_decode_addr_sel_a),
	.eq(wire_rden_decode_eq));
	background_mux   mux2
	( 
	.data({wire_ram_block1a_303portadataout[0], wire_ram_block1a_302portadataout[0], wire_ram_block1a_301portadataout[0], wire_ram_block1a_300portadataout[0], wire_ram_block1a_299portadataout[0], wire_ram_block1a_298portadataout[0], wire_ram_block1a_297portadataout[0], wire_ram_block1a_296portadataout[0], wire_ram_block1a_295portadataout[0], wire_ram_block1a_294portadataout[0], wire_ram_block1a_293portadataout[0], wire_ram_block1a_292portadataout[0], wire_ram_block1a_291portadataout[0], wire_ram_block1a_290portadataout[0], wire_ram_block1a_289portadataout[0], wire_ram_block1a_288portadataout[0], wire_ram_block1a_287portadataout[0], wire_ram_block1a_286portadataout[0], wire_ram_block1a_285portadataout[0], wire_ram_block1a_284portadataout[0], wire_ram_block1a_283portadataout[0], wire_ram_block1a_282portadataout[0], wire_ram_block1a_281portadataout[0], wire_ram_block1a_280portadataout[0], wire_ram_block1a_279portadataout[0], wire_ram_block1a_278portadataout[0], wire_ram_block1a_277portadataout[0], wire_ram_block1a_276portadataout[0], wire_ram_block1a_275portadataout[0], wire_ram_block1a_274portadataout[0], wire_ram_block1a_273portadataout[0], wire_ram_block1a_272portadataout[0], wire_ram_block1a_271portadataout[0], wire_ram_block1a_270portadataout[0], wire_ram_block1a_269portadataout[0], wire_ram_block1a_268portadataout[0], wire_ram_block1a_267portadataout[0], wire_ram_block1a_266portadataout[0], wire_ram_block1a_265portadataout[0], wire_ram_block1a_264portadataout[0], wire_ram_block1a_263portadataout[0], wire_ram_block1a_262portadataout[0], wire_ram_block1a_261portadataout[0], wire_ram_block1a_260portadataout[0], wire_ram_block1a_259portadataout[0], wire_ram_block1a_258portadataout[0], wire_ram_block1a_257portadataout[0], wire_ram_block1a_256portadataout[0], wire_ram_block1a_255portadataout[0], wire_ram_block1a_254portadataout[0], wire_ram_block1a_253portadataout[0], wire_ram_block1a_252portadataout[0], wire_ram_block1a_251portadataout[0], wire_ram_block1a_250portadataout[0], wire_ram_block1a_249portadataout[0], wire_ram_block1a_248portadataout[0]
, wire_ram_block1a_247portadataout[0], wire_ram_block1a_246portadataout[0], wire_ram_block1a_245portadataout[0], wire_ram_block1a_244portadataout[0], wire_ram_block1a_243portadataout[0], wire_ram_block1a_242portadataout[0], wire_ram_block1a_241portadataout[0], wire_ram_block1a_240portadataout[0], wire_ram_block1a_239portadataout[0], wire_ram_block1a_238portadataout[0], wire_ram_block1a_237portadataout[0], wire_ram_block1a_236portadataout[0], wire_ram_block1a_235portadataout[0], wire_ram_block1a_234portadataout[0], wire_ram_block1a_233portadataout[0], wire_ram_block1a_232portadataout[0], wire_ram_block1a_231portadataout[0], wire_ram_block1a_230portadataout[0], wire_ram_block1a_229portadataout[0], wire_ram_block1a_228portadataout[0], wire_ram_block1a_227portadataout[0], wire_ram_block1a_226portadataout[0], wire_ram_block1a_225portadataout[0], wire_ram_block1a_224portadataout[0], wire_ram_block1a_223portadataout[0], wire_ram_block1a_222portadataout[0], wire_ram_block1a_221portadataout[0], wire_ram_block1a_220portadataout[0], wire_ram_block1a_219portadataout[0], wire_ram_block1a_218portadataout[0], wire_ram_block1a_217portadataout[0], wire_ram_block1a_216portadataout[0], wire_ram_block1a_215portadataout[0], wire_ram_block1a_214portadataout[0], wire_ram_block1a_213portadataout[0], wire_ram_block1a_212portadataout[0], wire_ram_block1a_211portadataout[0], wire_ram_block1a_210portadataout[0], wire_ram_block1a_209portadataout[0], wire_ram_block1a_208portadataout[0], wire_ram_block1a_207portadataout[0], wire_ram_block1a_206portadataout[0], wire_ram_block1a_205portadataout[0], wire_ram_block1a_204portadataout[0], wire_ram_block1a_203portadataout[0], wire_ram_block1a_202portadataout[0], wire_ram_block1a_201portadataout[0], wire_ram_block1a_200portadataout[0], wire_ram_block1a_199portadataout[0], wire_ram_block1a_198portadataout[0], wire_ram_block1a_197portadataout[0], wire_ram_block1a_196portadataout[0], wire_ram_block1a_195portadataout[0], wire_ram_block1a_194portadataout[0], wire_ram_block1a_193portadataout[0], wire_ram_block1a_192portadataout[0]
, wire_ram_block1a_191portadataout[0], wire_ram_block1a_190portadataout[0], wire_ram_block1a_189portadataout[0], wire_ram_block1a_188portadataout[0], wire_ram_block1a_187portadataout[0], wire_ram_block1a_186portadataout[0], wire_ram_block1a_185portadataout[0], wire_ram_block1a_184portadataout[0], wire_ram_block1a_183portadataout[0], wire_ram_block1a_182portadataout[0], wire_ram_block1a_181portadataout[0], wire_ram_block1a_180portadataout[0], wire_ram_block1a_179portadataout[0], wire_ram_block1a_178portadataout[0], wire_ram_block1a_177portadataout[0], wire_ram_block1a_176portadataout[0], wire_ram_block1a_175portadataout[0], wire_ram_block1a_174portadataout[0], wire_ram_block1a_173portadataout[0], wire_ram_block1a_172portadataout[0], wire_ram_block1a_171portadataout[0], wire_ram_block1a_170portadataout[0], wire_ram_block1a_169portadataout[0], wire_ram_block1a_168portadataout[0], wire_ram_block1a_167portadataout[0], wire_ram_block1a_166portadataout[0], wire_ram_block1a_165portadataout[0], wire_ram_block1a_164portadataout[0], wire_ram_block1a_163portadataout[0], wire_ram_block1a_162portadataout[0], wire_ram_block1a_161portadataout[0], wire_ram_block1a_160portadataout[0], wire_ram_block1a_159portadataout[0], wire_ram_block1a_158portadataout[0], wire_ram_block1a_157portadataout[0], wire_ram_block1a_156portadataout[0], wire_ram_block1a_155portadataout[0], wire_ram_block1a_154portadataout[0], wire_ram_block1a_153portadataout[0], wire_ram_block1a_152portadataout[0], wire_ram_block1a_151portadataout[0], wire_ram_block1a_150portadataout[0], wire_ram_block1a_149portadataout[0], wire_ram_block1a_148portadataout[0], wire_ram_block1a_147portadataout[0], wire_ram_block1a_146portadataout[0], wire_ram_block1a_145portadataout[0], wire_ram_block1a_144portadataout[0], wire_ram_block1a_143portadataout[0], wire_ram_block1a_142portadataout[0], wire_ram_block1a_141portadataout[0], wire_ram_block1a_140portadataout[0], wire_ram_block1a_139portadataout[0], wire_ram_block1a_138portadataout[0], wire_ram_block1a_137portadataout[0], wire_ram_block1a_136portadataout[0]
, wire_ram_block1a_135portadataout[0], wire_ram_block1a_134portadataout[0], wire_ram_block1a_133portadataout[0], wire_ram_block1a_132portadataout[0], wire_ram_block1a_131portadataout[0], wire_ram_block1a_130portadataout[0], wire_ram_block1a_129portadataout[0], wire_ram_block1a_128portadataout[0], wire_ram_block1a_127portadataout[0], wire_ram_block1a_126portadataout[0], wire_ram_block1a_125portadataout[0], wire_ram_block1a_124portadataout[0], wire_ram_block1a_123portadataout[0], wire_ram_block1a_122portadataout[0], wire_ram_block1a_121portadataout[0], wire_ram_block1a_120portadataout[0], wire_ram_block1a_119portadataout[0], wire_ram_block1a_118portadataout[0], wire_ram_block1a_117portadataout[0], wire_ram_block1a_116portadataout[0], wire_ram_block1a_115portadataout[0], wire_ram_block1a_114portadataout[0], wire_ram_block1a_113portadataout[0], wire_ram_block1a_112portadataout[0], wire_ram_block1a_111portadataout[0], wire_ram_block1a_110portadataout[0], wire_ram_block1a_109portadataout[0], wire_ram_block1a_108portadataout[0], wire_ram_block1a_107portadataout[0], wire_ram_block1a_106portadataout[0], wire_ram_block1a_105portadataout[0], wire_ram_block1a_104portadataout[0], wire_ram_block1a_103portadataout[0], wire_ram_block1a_102portadataout[0], wire_ram_block1a_101portadataout[0], wire_ram_block1a_100portadataout[0], wire_ram_block1a_99portadataout[0], wire_ram_block1a_98portadataout[0], wire_ram_block1a_97portadataout[0], wire_ram_block1a_96portadataout[0], wire_ram_block1a_95portadataout[0], wire_ram_block1a_94portadataout[0], wire_ram_block1a_93portadataout[0], wire_ram_block1a_92portadataout[0], wire_ram_block1a_91portadataout[0], wire_ram_block1a_90portadataout[0], wire_ram_block1a_89portadataout[0], wire_ram_block1a_88portadataout[0], wire_ram_block1a_87portadataout[0], wire_ram_block1a_86portadataout[0], wire_ram_block1a_85portadataout[0], wire_ram_block1a_84portadataout[0], wire_ram_block1a_83portadataout[0], wire_ram_block1a_82portadataout[0], wire_ram_block1a_81portadataout[0], wire_ram_block1a_80portadataout[0]
, wire_ram_block1a_79portadataout[0], wire_ram_block1a_78portadataout[0], wire_ram_block1a_77portadataout[0], wire_ram_block1a_76portadataout[0], wire_ram_block1a_75portadataout[0], wire_ram_block1a_74portadataout[0], wire_ram_block1a_73portadataout[0], wire_ram_block1a_72portadataout[0], wire_ram_block1a_71portadataout[0], wire_ram_block1a_70portadataout[0], wire_ram_block1a_69portadataout[0], wire_ram_block1a_68portadataout[0], wire_ram_block1a_67portadataout[0], wire_ram_block1a_66portadataout[0], wire_ram_block1a_65portadataout[0], wire_ram_block1a_64portadataout[0], wire_ram_block1a_63portadataout[0], wire_ram_block1a_62portadataout[0], wire_ram_block1a_61portadataout[0], wire_ram_block1a_60portadataout[0], wire_ram_block1a_59portadataout[0], wire_ram_block1a_58portadataout[0], wire_ram_block1a_57portadataout[0], wire_ram_block1a_56portadataout[0], wire_ram_block1a_55portadataout[0], wire_ram_block1a_54portadataout[0], wire_ram_block1a_53portadataout[0], wire_ram_block1a_52portadataout[0], wire_ram_block1a_51portadataout[0], wire_ram_block1a_50portadataout[0], wire_ram_block1a_49portadataout[0], wire_ram_block1a_48portadataout[0], wire_ram_block1a_47portadataout[0], wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0], wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0]
, wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0], wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0], wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]}),
	.result(wire_mux2_result),
	.sel(out_address_reg_a));
	cycloneive_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.clk0_output_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.init_file = "../background.mif",
		ram_block1a_0.init_file_layout = "port_a",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_0.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_0.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_0.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_0.operation_mode = "rom",
		ram_block1a_0.port_a_address_clear = "none",
		ram_block1a_0.port_a_address_width = 13,
		ram_block1a_0.port_a_data_out_clear = "none",
		ram_block1a_0.port_a_data_out_clock = "clock0",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 8191,
		ram_block1a_0.port_a_logical_ram_depth = 307200,
		ram_block1a_0.port_a_logical_ram_width = 8,
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.clk0_output_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.init_file = "../background.mif",
		ram_block1a_1.init_file_layout = "port_a",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_1.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_1.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_1.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_1.operation_mode = "rom",
		ram_block1a_1.port_a_address_clear = "none",
		ram_block1a_1.port_a_address_width = 13,
		ram_block1a_1.port_a_data_out_clear = "none",
		ram_block1a_1.port_a_data_out_clock = "clock0",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 8191,
		ram_block1a_1.port_a_logical_ram_depth = 307200,
		ram_block1a_1.port_a_logical_ram_width = 8,
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.clk0_output_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.init_file = "../background.mif",
		ram_block1a_2.init_file_layout = "port_a",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_2.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_2.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_2.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_2.operation_mode = "rom",
		ram_block1a_2.port_a_address_clear = "none",
		ram_block1a_2.port_a_address_width = 13,
		ram_block1a_2.port_a_data_out_clear = "none",
		ram_block1a_2.port_a_data_out_clock = "clock0",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 8191,
		ram_block1a_2.port_a_logical_ram_depth = 307200,
		ram_block1a_2.port_a_logical_ram_width = 8,
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.clk0_output_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.init_file = "../background.mif",
		ram_block1a_3.init_file_layout = "port_a",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_3.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_3.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_3.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_3.operation_mode = "rom",
		ram_block1a_3.port_a_address_clear = "none",
		ram_block1a_3.port_a_address_width = 13,
		ram_block1a_3.port_a_data_out_clear = "none",
		ram_block1a_3.port_a_data_out_clock = "clock0",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 8191,
		ram_block1a_3.port_a_logical_ram_depth = 307200,
		ram_block1a_3.port_a_logical_ram_width = 8,
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.clk0_output_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.init_file = "../background.mif",
		ram_block1a_4.init_file_layout = "port_a",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_4.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_4.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_4.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_4.operation_mode = "rom",
		ram_block1a_4.port_a_address_clear = "none",
		ram_block1a_4.port_a_address_width = 13,
		ram_block1a_4.port_a_data_out_clear = "none",
		ram_block1a_4.port_a_data_out_clock = "clock0",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 8191,
		ram_block1a_4.port_a_logical_ram_depth = 307200,
		ram_block1a_4.port_a_logical_ram_width = 8,
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.clk0_output_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.init_file = "../background.mif",
		ram_block1a_5.init_file_layout = "port_a",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_5.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_5.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_5.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_5.operation_mode = "rom",
		ram_block1a_5.port_a_address_clear = "none",
		ram_block1a_5.port_a_address_width = 13,
		ram_block1a_5.port_a_data_out_clear = "none",
		ram_block1a_5.port_a_data_out_clock = "clock0",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 8191,
		ram_block1a_5.port_a_logical_ram_depth = 307200,
		ram_block1a_5.port_a_logical_ram_width = 8,
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.clk0_output_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.init_file = "../background.mif",
		ram_block1a_6.init_file_layout = "port_a",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_6.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_6.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_6.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_6.operation_mode = "rom",
		ram_block1a_6.port_a_address_clear = "none",
		ram_block1a_6.port_a_address_width = 13,
		ram_block1a_6.port_a_data_out_clear = "none",
		ram_block1a_6.port_a_data_out_clock = "clock0",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 8191,
		ram_block1a_6.port_a_logical_ram_depth = 307200,
		ram_block1a_6.port_a_logical_ram_width = 8,
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.clk0_output_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.init_file = "../background.mif",
		ram_block1a_7.init_file_layout = "port_a",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_7.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_7.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_7.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_7.operation_mode = "rom",
		ram_block1a_7.port_a_address_clear = "none",
		ram_block1a_7.port_a_address_width = 13,
		ram_block1a_7.port_a_data_out_clear = "none",
		ram_block1a_7.port_a_data_out_clock = "clock0",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 8191,
		ram_block1a_7.port_a_logical_ram_depth = 307200,
		ram_block1a_7.port_a_logical_ram_width = 8,
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.clk0_output_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.init_file = "../background.mif",
		ram_block1a_8.init_file_layout = "port_a",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_8.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_8.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_8.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_8.operation_mode = "rom",
		ram_block1a_8.port_a_address_clear = "none",
		ram_block1a_8.port_a_address_width = 13,
		ram_block1a_8.port_a_data_out_clear = "none",
		ram_block1a_8.port_a_data_out_clock = "clock0",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 8192,
		ram_block1a_8.port_a_first_bit_number = 0,
		ram_block1a_8.port_a_last_address = 16383,
		ram_block1a_8.port_a_logical_ram_depth = 307200,
		ram_block1a_8.port_a_logical_ram_width = 8,
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.clk0_output_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.init_file = "../background.mif",
		ram_block1a_9.init_file_layout = "port_a",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_9.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_9.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_9.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_9.operation_mode = "rom",
		ram_block1a_9.port_a_address_clear = "none",
		ram_block1a_9.port_a_address_width = 13,
		ram_block1a_9.port_a_data_out_clear = "none",
		ram_block1a_9.port_a_data_out_clock = "clock0",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 8192,
		ram_block1a_9.port_a_first_bit_number = 1,
		ram_block1a_9.port_a_last_address = 16383,
		ram_block1a_9.port_a_logical_ram_depth = 307200,
		ram_block1a_9.port_a_logical_ram_width = 8,
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.clk0_output_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.init_file = "../background.mif",
		ram_block1a_10.init_file_layout = "port_a",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_10.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_10.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_10.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_10.operation_mode = "rom",
		ram_block1a_10.port_a_address_clear = "none",
		ram_block1a_10.port_a_address_width = 13,
		ram_block1a_10.port_a_data_out_clear = "none",
		ram_block1a_10.port_a_data_out_clock = "clock0",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 8192,
		ram_block1a_10.port_a_first_bit_number = 2,
		ram_block1a_10.port_a_last_address = 16383,
		ram_block1a_10.port_a_logical_ram_depth = 307200,
		ram_block1a_10.port_a_logical_ram_width = 8,
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.clk0_output_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.init_file = "../background.mif",
		ram_block1a_11.init_file_layout = "port_a",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_11.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_11.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_11.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_11.operation_mode = "rom",
		ram_block1a_11.port_a_address_clear = "none",
		ram_block1a_11.port_a_address_width = 13,
		ram_block1a_11.port_a_data_out_clear = "none",
		ram_block1a_11.port_a_data_out_clock = "clock0",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 8192,
		ram_block1a_11.port_a_first_bit_number = 3,
		ram_block1a_11.port_a_last_address = 16383,
		ram_block1a_11.port_a_logical_ram_depth = 307200,
		ram_block1a_11.port_a_logical_ram_width = 8,
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.clk0_output_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.init_file = "../background.mif",
		ram_block1a_12.init_file_layout = "port_a",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_12.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_12.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_12.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_12.operation_mode = "rom",
		ram_block1a_12.port_a_address_clear = "none",
		ram_block1a_12.port_a_address_width = 13,
		ram_block1a_12.port_a_data_out_clear = "none",
		ram_block1a_12.port_a_data_out_clock = "clock0",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 8192,
		ram_block1a_12.port_a_first_bit_number = 4,
		ram_block1a_12.port_a_last_address = 16383,
		ram_block1a_12.port_a_logical_ram_depth = 307200,
		ram_block1a_12.port_a_logical_ram_width = 8,
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.clk0_output_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.init_file = "../background.mif",
		ram_block1a_13.init_file_layout = "port_a",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_13.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_13.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_13.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_13.operation_mode = "rom",
		ram_block1a_13.port_a_address_clear = "none",
		ram_block1a_13.port_a_address_width = 13,
		ram_block1a_13.port_a_data_out_clear = "none",
		ram_block1a_13.port_a_data_out_clock = "clock0",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 8192,
		ram_block1a_13.port_a_first_bit_number = 5,
		ram_block1a_13.port_a_last_address = 16383,
		ram_block1a_13.port_a_logical_ram_depth = 307200,
		ram_block1a_13.port_a_logical_ram_width = 8,
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.clk0_output_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.init_file = "../background.mif",
		ram_block1a_14.init_file_layout = "port_a",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_14.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_14.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_14.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_14.operation_mode = "rom",
		ram_block1a_14.port_a_address_clear = "none",
		ram_block1a_14.port_a_address_width = 13,
		ram_block1a_14.port_a_data_out_clear = "none",
		ram_block1a_14.port_a_data_out_clock = "clock0",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 8192,
		ram_block1a_14.port_a_first_bit_number = 6,
		ram_block1a_14.port_a_last_address = 16383,
		ram_block1a_14.port_a_logical_ram_depth = 307200,
		ram_block1a_14.port_a_logical_ram_width = 8,
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.clk0_output_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.init_file = "../background.mif",
		ram_block1a_15.init_file_layout = "port_a",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_15.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_15.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_15.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_15.operation_mode = "rom",
		ram_block1a_15.port_a_address_clear = "none",
		ram_block1a_15.port_a_address_width = 13,
		ram_block1a_15.port_a_data_out_clear = "none",
		ram_block1a_15.port_a_data_out_clock = "clock0",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 8192,
		ram_block1a_15.port_a_first_bit_number = 7,
		ram_block1a_15.port_a_last_address = 16383,
		ram_block1a_15.port_a_logical_ram_depth = 307200,
		ram_block1a_15.port_a_logical_ram_width = 8,
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.clk0_output_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.init_file = "../background.mif",
		ram_block1a_16.init_file_layout = "port_a",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_16.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_16.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_16.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_16.operation_mode = "rom",
		ram_block1a_16.port_a_address_clear = "none",
		ram_block1a_16.port_a_address_width = 13,
		ram_block1a_16.port_a_data_out_clear = "none",
		ram_block1a_16.port_a_data_out_clock = "clock0",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 16384,
		ram_block1a_16.port_a_first_bit_number = 0,
		ram_block1a_16.port_a_last_address = 24575,
		ram_block1a_16.port_a_logical_ram_depth = 307200,
		ram_block1a_16.port_a_logical_ram_width = 8,
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.clk0_output_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.init_file = "../background.mif",
		ram_block1a_17.init_file_layout = "port_a",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_17.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_17.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_17.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_17.operation_mode = "rom",
		ram_block1a_17.port_a_address_clear = "none",
		ram_block1a_17.port_a_address_width = 13,
		ram_block1a_17.port_a_data_out_clear = "none",
		ram_block1a_17.port_a_data_out_clock = "clock0",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 16384,
		ram_block1a_17.port_a_first_bit_number = 1,
		ram_block1a_17.port_a_last_address = 24575,
		ram_block1a_17.port_a_logical_ram_depth = 307200,
		ram_block1a_17.port_a_logical_ram_width = 8,
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.clk0_output_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.init_file = "../background.mif",
		ram_block1a_18.init_file_layout = "port_a",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_18.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_18.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_18.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_18.operation_mode = "rom",
		ram_block1a_18.port_a_address_clear = "none",
		ram_block1a_18.port_a_address_width = 13,
		ram_block1a_18.port_a_data_out_clear = "none",
		ram_block1a_18.port_a_data_out_clock = "clock0",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 16384,
		ram_block1a_18.port_a_first_bit_number = 2,
		ram_block1a_18.port_a_last_address = 24575,
		ram_block1a_18.port_a_logical_ram_depth = 307200,
		ram_block1a_18.port_a_logical_ram_width = 8,
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.clk0_output_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.init_file = "../background.mif",
		ram_block1a_19.init_file_layout = "port_a",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_19.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_19.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_19.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_19.operation_mode = "rom",
		ram_block1a_19.port_a_address_clear = "none",
		ram_block1a_19.port_a_address_width = 13,
		ram_block1a_19.port_a_data_out_clear = "none",
		ram_block1a_19.port_a_data_out_clock = "clock0",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 16384,
		ram_block1a_19.port_a_first_bit_number = 3,
		ram_block1a_19.port_a_last_address = 24575,
		ram_block1a_19.port_a_logical_ram_depth = 307200,
		ram_block1a_19.port_a_logical_ram_width = 8,
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.clk0_output_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.init_file = "../background.mif",
		ram_block1a_20.init_file_layout = "port_a",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_20.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_20.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_20.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_20.operation_mode = "rom",
		ram_block1a_20.port_a_address_clear = "none",
		ram_block1a_20.port_a_address_width = 13,
		ram_block1a_20.port_a_data_out_clear = "none",
		ram_block1a_20.port_a_data_out_clock = "clock0",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 16384,
		ram_block1a_20.port_a_first_bit_number = 4,
		ram_block1a_20.port_a_last_address = 24575,
		ram_block1a_20.port_a_logical_ram_depth = 307200,
		ram_block1a_20.port_a_logical_ram_width = 8,
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.clk0_output_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.init_file = "../background.mif",
		ram_block1a_21.init_file_layout = "port_a",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_21.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_21.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_21.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_21.operation_mode = "rom",
		ram_block1a_21.port_a_address_clear = "none",
		ram_block1a_21.port_a_address_width = 13,
		ram_block1a_21.port_a_data_out_clear = "none",
		ram_block1a_21.port_a_data_out_clock = "clock0",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 16384,
		ram_block1a_21.port_a_first_bit_number = 5,
		ram_block1a_21.port_a_last_address = 24575,
		ram_block1a_21.port_a_logical_ram_depth = 307200,
		ram_block1a_21.port_a_logical_ram_width = 8,
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.clk0_output_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.init_file = "../background.mif",
		ram_block1a_22.init_file_layout = "port_a",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_22.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_22.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_22.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_22.operation_mode = "rom",
		ram_block1a_22.port_a_address_clear = "none",
		ram_block1a_22.port_a_address_width = 13,
		ram_block1a_22.port_a_data_out_clear = "none",
		ram_block1a_22.port_a_data_out_clock = "clock0",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 16384,
		ram_block1a_22.port_a_first_bit_number = 6,
		ram_block1a_22.port_a_last_address = 24575,
		ram_block1a_22.port_a_logical_ram_depth = 307200,
		ram_block1a_22.port_a_logical_ram_width = 8,
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.clk0_output_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.init_file = "../background.mif",
		ram_block1a_23.init_file_layout = "port_a",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_23.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_23.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_23.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_23.operation_mode = "rom",
		ram_block1a_23.port_a_address_clear = "none",
		ram_block1a_23.port_a_address_width = 13,
		ram_block1a_23.port_a_data_out_clear = "none",
		ram_block1a_23.port_a_data_out_clock = "clock0",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 16384,
		ram_block1a_23.port_a_first_bit_number = 7,
		ram_block1a_23.port_a_last_address = 24575,
		ram_block1a_23.port_a_logical_ram_depth = 307200,
		ram_block1a_23.port_a_logical_ram_width = 8,
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.clk0_output_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.init_file = "../background.mif",
		ram_block1a_24.init_file_layout = "port_a",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_24.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_24.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_24.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_24.operation_mode = "rom",
		ram_block1a_24.port_a_address_clear = "none",
		ram_block1a_24.port_a_address_width = 13,
		ram_block1a_24.port_a_data_out_clear = "none",
		ram_block1a_24.port_a_data_out_clock = "clock0",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 24576,
		ram_block1a_24.port_a_first_bit_number = 0,
		ram_block1a_24.port_a_last_address = 32767,
		ram_block1a_24.port_a_logical_ram_depth = 307200,
		ram_block1a_24.port_a_logical_ram_width = 8,
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.clk0_output_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.init_file = "../background.mif",
		ram_block1a_25.init_file_layout = "port_a",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_25.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_25.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_25.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_25.operation_mode = "rom",
		ram_block1a_25.port_a_address_clear = "none",
		ram_block1a_25.port_a_address_width = 13,
		ram_block1a_25.port_a_data_out_clear = "none",
		ram_block1a_25.port_a_data_out_clock = "clock0",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 24576,
		ram_block1a_25.port_a_first_bit_number = 1,
		ram_block1a_25.port_a_last_address = 32767,
		ram_block1a_25.port_a_logical_ram_depth = 307200,
		ram_block1a_25.port_a_logical_ram_width = 8,
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.clk0_output_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.init_file = "../background.mif",
		ram_block1a_26.init_file_layout = "port_a",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_26.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_26.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_26.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_26.operation_mode = "rom",
		ram_block1a_26.port_a_address_clear = "none",
		ram_block1a_26.port_a_address_width = 13,
		ram_block1a_26.port_a_data_out_clear = "none",
		ram_block1a_26.port_a_data_out_clock = "clock0",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 24576,
		ram_block1a_26.port_a_first_bit_number = 2,
		ram_block1a_26.port_a_last_address = 32767,
		ram_block1a_26.port_a_logical_ram_depth = 307200,
		ram_block1a_26.port_a_logical_ram_width = 8,
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.clk0_output_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.init_file = "../background.mif",
		ram_block1a_27.init_file_layout = "port_a",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_27.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_27.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_27.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_27.operation_mode = "rom",
		ram_block1a_27.port_a_address_clear = "none",
		ram_block1a_27.port_a_address_width = 13,
		ram_block1a_27.port_a_data_out_clear = "none",
		ram_block1a_27.port_a_data_out_clock = "clock0",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 24576,
		ram_block1a_27.port_a_first_bit_number = 3,
		ram_block1a_27.port_a_last_address = 32767,
		ram_block1a_27.port_a_logical_ram_depth = 307200,
		ram_block1a_27.port_a_logical_ram_width = 8,
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.clk0_output_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.init_file = "../background.mif",
		ram_block1a_28.init_file_layout = "port_a",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_28.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_28.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_28.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_28.operation_mode = "rom",
		ram_block1a_28.port_a_address_clear = "none",
		ram_block1a_28.port_a_address_width = 13,
		ram_block1a_28.port_a_data_out_clear = "none",
		ram_block1a_28.port_a_data_out_clock = "clock0",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 24576,
		ram_block1a_28.port_a_first_bit_number = 4,
		ram_block1a_28.port_a_last_address = 32767,
		ram_block1a_28.port_a_logical_ram_depth = 307200,
		ram_block1a_28.port_a_logical_ram_width = 8,
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.clk0_output_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.init_file = "../background.mif",
		ram_block1a_29.init_file_layout = "port_a",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_29.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_29.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_29.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_29.operation_mode = "rom",
		ram_block1a_29.port_a_address_clear = "none",
		ram_block1a_29.port_a_address_width = 13,
		ram_block1a_29.port_a_data_out_clear = "none",
		ram_block1a_29.port_a_data_out_clock = "clock0",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 24576,
		ram_block1a_29.port_a_first_bit_number = 5,
		ram_block1a_29.port_a_last_address = 32767,
		ram_block1a_29.port_a_logical_ram_depth = 307200,
		ram_block1a_29.port_a_logical_ram_width = 8,
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.clk0_output_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.init_file = "../background.mif",
		ram_block1a_30.init_file_layout = "port_a",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_30.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_30.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_30.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_30.operation_mode = "rom",
		ram_block1a_30.port_a_address_clear = "none",
		ram_block1a_30.port_a_address_width = 13,
		ram_block1a_30.port_a_data_out_clear = "none",
		ram_block1a_30.port_a_data_out_clock = "clock0",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 24576,
		ram_block1a_30.port_a_first_bit_number = 6,
		ram_block1a_30.port_a_last_address = 32767,
		ram_block1a_30.port_a_logical_ram_depth = 307200,
		ram_block1a_30.port_a_logical_ram_width = 8,
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.clk0_output_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.init_file = "../background.mif",
		ram_block1a_31.init_file_layout = "port_a",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_31.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_31.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_31.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_31.operation_mode = "rom",
		ram_block1a_31.port_a_address_clear = "none",
		ram_block1a_31.port_a_address_width = 13,
		ram_block1a_31.port_a_data_out_clear = "none",
		ram_block1a_31.port_a_data_out_clock = "clock0",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 24576,
		ram_block1a_31.port_a_first_bit_number = 7,
		ram_block1a_31.port_a_last_address = 32767,
		ram_block1a_31.port_a_logical_ram_depth = 307200,
		ram_block1a_31.port_a_logical_ram_width = 8,
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "ena0",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.clk0_output_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.init_file = "../background.mif",
		ram_block1a_32.init_file_layout = "port_a",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_32.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_32.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_32.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_32.operation_mode = "rom",
		ram_block1a_32.port_a_address_clear = "none",
		ram_block1a_32.port_a_address_width = 13,
		ram_block1a_32.port_a_data_out_clear = "none",
		ram_block1a_32.port_a_data_out_clock = "clock0",
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 32768,
		ram_block1a_32.port_a_first_bit_number = 0,
		ram_block1a_32.port_a_last_address = 40959,
		ram_block1a_32.port_a_logical_ram_depth = 307200,
		ram_block1a_32.port_a_logical_ram_width = 8,
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "ena0",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.clk0_output_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.init_file = "../background.mif",
		ram_block1a_33.init_file_layout = "port_a",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_33.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_33.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_33.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_33.operation_mode = "rom",
		ram_block1a_33.port_a_address_clear = "none",
		ram_block1a_33.port_a_address_width = 13,
		ram_block1a_33.port_a_data_out_clear = "none",
		ram_block1a_33.port_a_data_out_clock = "clock0",
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 32768,
		ram_block1a_33.port_a_first_bit_number = 1,
		ram_block1a_33.port_a_last_address = 40959,
		ram_block1a_33.port_a_logical_ram_depth = 307200,
		ram_block1a_33.port_a_logical_ram_width = 8,
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "ena0",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.clk0_output_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.init_file = "../background.mif",
		ram_block1a_34.init_file_layout = "port_a",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_34.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_34.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_34.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_34.operation_mode = "rom",
		ram_block1a_34.port_a_address_clear = "none",
		ram_block1a_34.port_a_address_width = 13,
		ram_block1a_34.port_a_data_out_clear = "none",
		ram_block1a_34.port_a_data_out_clock = "clock0",
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 32768,
		ram_block1a_34.port_a_first_bit_number = 2,
		ram_block1a_34.port_a_last_address = 40959,
		ram_block1a_34.port_a_logical_ram_depth = 307200,
		ram_block1a_34.port_a_logical_ram_width = 8,
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "ena0",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.clk0_output_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.init_file = "../background.mif",
		ram_block1a_35.init_file_layout = "port_a",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_35.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_35.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_35.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_35.operation_mode = "rom",
		ram_block1a_35.port_a_address_clear = "none",
		ram_block1a_35.port_a_address_width = 13,
		ram_block1a_35.port_a_data_out_clear = "none",
		ram_block1a_35.port_a_data_out_clock = "clock0",
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 32768,
		ram_block1a_35.port_a_first_bit_number = 3,
		ram_block1a_35.port_a_last_address = 40959,
		ram_block1a_35.port_a_logical_ram_depth = 307200,
		ram_block1a_35.port_a_logical_ram_width = 8,
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "ena0",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.clk0_output_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.init_file = "../background.mif",
		ram_block1a_36.init_file_layout = "port_a",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_36.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_36.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_36.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_36.operation_mode = "rom",
		ram_block1a_36.port_a_address_clear = "none",
		ram_block1a_36.port_a_address_width = 13,
		ram_block1a_36.port_a_data_out_clear = "none",
		ram_block1a_36.port_a_data_out_clock = "clock0",
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 32768,
		ram_block1a_36.port_a_first_bit_number = 4,
		ram_block1a_36.port_a_last_address = 40959,
		ram_block1a_36.port_a_logical_ram_depth = 307200,
		ram_block1a_36.port_a_logical_ram_width = 8,
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "ena0",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.clk0_output_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.init_file = "../background.mif",
		ram_block1a_37.init_file_layout = "port_a",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_37.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_37.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_37.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_37.operation_mode = "rom",
		ram_block1a_37.port_a_address_clear = "none",
		ram_block1a_37.port_a_address_width = 13,
		ram_block1a_37.port_a_data_out_clear = "none",
		ram_block1a_37.port_a_data_out_clock = "clock0",
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 32768,
		ram_block1a_37.port_a_first_bit_number = 5,
		ram_block1a_37.port_a_last_address = 40959,
		ram_block1a_37.port_a_logical_ram_depth = 307200,
		ram_block1a_37.port_a_logical_ram_width = 8,
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "ena0",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.clk0_output_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.init_file = "../background.mif",
		ram_block1a_38.init_file_layout = "port_a",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_38.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_38.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_38.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_38.operation_mode = "rom",
		ram_block1a_38.port_a_address_clear = "none",
		ram_block1a_38.port_a_address_width = 13,
		ram_block1a_38.port_a_data_out_clear = "none",
		ram_block1a_38.port_a_data_out_clock = "clock0",
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 32768,
		ram_block1a_38.port_a_first_bit_number = 6,
		ram_block1a_38.port_a_last_address = 40959,
		ram_block1a_38.port_a_logical_ram_depth = 307200,
		ram_block1a_38.port_a_logical_ram_width = 8,
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "ena0",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.clk0_output_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.init_file = "../background.mif",
		ram_block1a_39.init_file_layout = "port_a",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_39.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_39.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_39.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_39.operation_mode = "rom",
		ram_block1a_39.port_a_address_clear = "none",
		ram_block1a_39.port_a_address_width = 13,
		ram_block1a_39.port_a_data_out_clear = "none",
		ram_block1a_39.port_a_data_out_clock = "clock0",
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 32768,
		ram_block1a_39.port_a_first_bit_number = 7,
		ram_block1a_39.port_a_last_address = 40959,
		ram_block1a_39.port_a_logical_ram_depth = 307200,
		ram_block1a_39.port_a_logical_ram_width = 8,
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "ena0",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.clk0_output_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.init_file = "../background.mif",
		ram_block1a_40.init_file_layout = "port_a",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_40.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_40.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_40.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_40.operation_mode = "rom",
		ram_block1a_40.port_a_address_clear = "none",
		ram_block1a_40.port_a_address_width = 13,
		ram_block1a_40.port_a_data_out_clear = "none",
		ram_block1a_40.port_a_data_out_clock = "clock0",
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 40960,
		ram_block1a_40.port_a_first_bit_number = 0,
		ram_block1a_40.port_a_last_address = 49151,
		ram_block1a_40.port_a_logical_ram_depth = 307200,
		ram_block1a_40.port_a_logical_ram_width = 8,
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "ena0",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.clk0_output_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.init_file = "../background.mif",
		ram_block1a_41.init_file_layout = "port_a",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_41.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_41.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_41.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_41.operation_mode = "rom",
		ram_block1a_41.port_a_address_clear = "none",
		ram_block1a_41.port_a_address_width = 13,
		ram_block1a_41.port_a_data_out_clear = "none",
		ram_block1a_41.port_a_data_out_clock = "clock0",
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 40960,
		ram_block1a_41.port_a_first_bit_number = 1,
		ram_block1a_41.port_a_last_address = 49151,
		ram_block1a_41.port_a_logical_ram_depth = 307200,
		ram_block1a_41.port_a_logical_ram_width = 8,
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "ena0",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.clk0_output_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.init_file = "../background.mif",
		ram_block1a_42.init_file_layout = "port_a",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_42.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_42.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_42.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_42.operation_mode = "rom",
		ram_block1a_42.port_a_address_clear = "none",
		ram_block1a_42.port_a_address_width = 13,
		ram_block1a_42.port_a_data_out_clear = "none",
		ram_block1a_42.port_a_data_out_clock = "clock0",
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 40960,
		ram_block1a_42.port_a_first_bit_number = 2,
		ram_block1a_42.port_a_last_address = 49151,
		ram_block1a_42.port_a_logical_ram_depth = 307200,
		ram_block1a_42.port_a_logical_ram_width = 8,
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "ena0",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.clk0_output_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.init_file = "../background.mif",
		ram_block1a_43.init_file_layout = "port_a",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_43.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_43.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_43.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_43.operation_mode = "rom",
		ram_block1a_43.port_a_address_clear = "none",
		ram_block1a_43.port_a_address_width = 13,
		ram_block1a_43.port_a_data_out_clear = "none",
		ram_block1a_43.port_a_data_out_clock = "clock0",
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 40960,
		ram_block1a_43.port_a_first_bit_number = 3,
		ram_block1a_43.port_a_last_address = 49151,
		ram_block1a_43.port_a_logical_ram_depth = 307200,
		ram_block1a_43.port_a_logical_ram_width = 8,
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "ena0",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.clk0_output_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.init_file = "../background.mif",
		ram_block1a_44.init_file_layout = "port_a",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_44.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_44.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_44.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_44.operation_mode = "rom",
		ram_block1a_44.port_a_address_clear = "none",
		ram_block1a_44.port_a_address_width = 13,
		ram_block1a_44.port_a_data_out_clear = "none",
		ram_block1a_44.port_a_data_out_clock = "clock0",
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 40960,
		ram_block1a_44.port_a_first_bit_number = 4,
		ram_block1a_44.port_a_last_address = 49151,
		ram_block1a_44.port_a_logical_ram_depth = 307200,
		ram_block1a_44.port_a_logical_ram_width = 8,
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "ena0",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.clk0_output_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.init_file = "../background.mif",
		ram_block1a_45.init_file_layout = "port_a",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_45.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_45.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_45.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_45.operation_mode = "rom",
		ram_block1a_45.port_a_address_clear = "none",
		ram_block1a_45.port_a_address_width = 13,
		ram_block1a_45.port_a_data_out_clear = "none",
		ram_block1a_45.port_a_data_out_clock = "clock0",
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 40960,
		ram_block1a_45.port_a_first_bit_number = 5,
		ram_block1a_45.port_a_last_address = 49151,
		ram_block1a_45.port_a_logical_ram_depth = 307200,
		ram_block1a_45.port_a_logical_ram_width = 8,
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "ena0",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.clk0_output_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.init_file = "../background.mif",
		ram_block1a_46.init_file_layout = "port_a",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_46.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_46.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_46.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_46.operation_mode = "rom",
		ram_block1a_46.port_a_address_clear = "none",
		ram_block1a_46.port_a_address_width = 13,
		ram_block1a_46.port_a_data_out_clear = "none",
		ram_block1a_46.port_a_data_out_clock = "clock0",
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 40960,
		ram_block1a_46.port_a_first_bit_number = 6,
		ram_block1a_46.port_a_last_address = 49151,
		ram_block1a_46.port_a_logical_ram_depth = 307200,
		ram_block1a_46.port_a_logical_ram_width = 8,
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "ena0",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.clk0_output_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.init_file = "../background.mif",
		ram_block1a_47.init_file_layout = "port_a",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_47.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_47.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_47.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_47.operation_mode = "rom",
		ram_block1a_47.port_a_address_clear = "none",
		ram_block1a_47.port_a_address_width = 13,
		ram_block1a_47.port_a_data_out_clear = "none",
		ram_block1a_47.port_a_data_out_clock = "clock0",
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 40960,
		ram_block1a_47.port_a_first_bit_number = 7,
		ram_block1a_47.port_a_last_address = 49151,
		ram_block1a_47.port_a_logical_ram_depth = 307200,
		ram_block1a_47.port_a_logical_ram_width = 8,
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_48portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "ena0",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.clk0_output_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.init_file = "../background.mif",
		ram_block1a_48.init_file_layout = "port_a",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_48.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_48.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_48.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_48.operation_mode = "rom",
		ram_block1a_48.port_a_address_clear = "none",
		ram_block1a_48.port_a_address_width = 13,
		ram_block1a_48.port_a_data_out_clear = "none",
		ram_block1a_48.port_a_data_out_clock = "clock0",
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 49152,
		ram_block1a_48.port_a_first_bit_number = 0,
		ram_block1a_48.port_a_last_address = 57343,
		ram_block1a_48.port_a_logical_ram_depth = 307200,
		ram_block1a_48.port_a_logical_ram_width = 8,
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_49portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "ena0",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.clk0_output_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.init_file = "../background.mif",
		ram_block1a_49.init_file_layout = "port_a",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_49.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_49.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_49.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_49.operation_mode = "rom",
		ram_block1a_49.port_a_address_clear = "none",
		ram_block1a_49.port_a_address_width = 13,
		ram_block1a_49.port_a_data_out_clear = "none",
		ram_block1a_49.port_a_data_out_clock = "clock0",
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 49152,
		ram_block1a_49.port_a_first_bit_number = 1,
		ram_block1a_49.port_a_last_address = 57343,
		ram_block1a_49.port_a_logical_ram_depth = 307200,
		ram_block1a_49.port_a_logical_ram_width = 8,
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_50portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "ena0",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.clk0_output_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.init_file = "../background.mif",
		ram_block1a_50.init_file_layout = "port_a",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_50.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_50.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_50.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_50.operation_mode = "rom",
		ram_block1a_50.port_a_address_clear = "none",
		ram_block1a_50.port_a_address_width = 13,
		ram_block1a_50.port_a_data_out_clear = "none",
		ram_block1a_50.port_a_data_out_clock = "clock0",
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 49152,
		ram_block1a_50.port_a_first_bit_number = 2,
		ram_block1a_50.port_a_last_address = 57343,
		ram_block1a_50.port_a_logical_ram_depth = 307200,
		ram_block1a_50.port_a_logical_ram_width = 8,
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_51portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "ena0",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.clk0_output_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.init_file = "../background.mif",
		ram_block1a_51.init_file_layout = "port_a",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_51.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_51.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_51.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_51.operation_mode = "rom",
		ram_block1a_51.port_a_address_clear = "none",
		ram_block1a_51.port_a_address_width = 13,
		ram_block1a_51.port_a_data_out_clear = "none",
		ram_block1a_51.port_a_data_out_clock = "clock0",
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 49152,
		ram_block1a_51.port_a_first_bit_number = 3,
		ram_block1a_51.port_a_last_address = 57343,
		ram_block1a_51.port_a_logical_ram_depth = 307200,
		ram_block1a_51.port_a_logical_ram_width = 8,
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_52portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "ena0",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.clk0_output_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.init_file = "../background.mif",
		ram_block1a_52.init_file_layout = "port_a",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_52.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_52.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_52.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_52.operation_mode = "rom",
		ram_block1a_52.port_a_address_clear = "none",
		ram_block1a_52.port_a_address_width = 13,
		ram_block1a_52.port_a_data_out_clear = "none",
		ram_block1a_52.port_a_data_out_clock = "clock0",
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 49152,
		ram_block1a_52.port_a_first_bit_number = 4,
		ram_block1a_52.port_a_last_address = 57343,
		ram_block1a_52.port_a_logical_ram_depth = 307200,
		ram_block1a_52.port_a_logical_ram_width = 8,
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_53portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "ena0",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.clk0_output_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.init_file = "../background.mif",
		ram_block1a_53.init_file_layout = "port_a",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_53.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_53.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_53.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_53.operation_mode = "rom",
		ram_block1a_53.port_a_address_clear = "none",
		ram_block1a_53.port_a_address_width = 13,
		ram_block1a_53.port_a_data_out_clear = "none",
		ram_block1a_53.port_a_data_out_clock = "clock0",
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 49152,
		ram_block1a_53.port_a_first_bit_number = 5,
		ram_block1a_53.port_a_last_address = 57343,
		ram_block1a_53.port_a_logical_ram_depth = 307200,
		ram_block1a_53.port_a_logical_ram_width = 8,
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_54portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "ena0",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.clk0_output_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.init_file = "../background.mif",
		ram_block1a_54.init_file_layout = "port_a",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_54.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_54.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_54.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_54.operation_mode = "rom",
		ram_block1a_54.port_a_address_clear = "none",
		ram_block1a_54.port_a_address_width = 13,
		ram_block1a_54.port_a_data_out_clear = "none",
		ram_block1a_54.port_a_data_out_clock = "clock0",
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 49152,
		ram_block1a_54.port_a_first_bit_number = 6,
		ram_block1a_54.port_a_last_address = 57343,
		ram_block1a_54.port_a_logical_ram_depth = 307200,
		ram_block1a_54.port_a_logical_ram_width = 8,
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_55portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "ena0",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.clk0_output_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.init_file = "../background.mif",
		ram_block1a_55.init_file_layout = "port_a",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.operation_mode = "rom",
		ram_block1a_55.port_a_address_clear = "none",
		ram_block1a_55.port_a_address_width = 13,
		ram_block1a_55.port_a_data_out_clear = "none",
		ram_block1a_55.port_a_data_out_clock = "clock0",
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 49152,
		ram_block1a_55.port_a_first_bit_number = 7,
		ram_block1a_55.port_a_last_address = 57343,
		ram_block1a_55.port_a_logical_ram_depth = 307200,
		ram_block1a_55.port_a_logical_ram_width = 8,
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_56portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "ena0",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.clk0_output_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.init_file = "../background.mif",
		ram_block1a_56.init_file_layout = "port_a",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_56.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_56.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_56.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_56.operation_mode = "rom",
		ram_block1a_56.port_a_address_clear = "none",
		ram_block1a_56.port_a_address_width = 13,
		ram_block1a_56.port_a_data_out_clear = "none",
		ram_block1a_56.port_a_data_out_clock = "clock0",
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 57344,
		ram_block1a_56.port_a_first_bit_number = 0,
		ram_block1a_56.port_a_last_address = 65535,
		ram_block1a_56.port_a_logical_ram_depth = 307200,
		ram_block1a_56.port_a_logical_ram_width = 8,
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_57portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "ena0",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.clk0_output_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.init_file = "../background.mif",
		ram_block1a_57.init_file_layout = "port_a",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_57.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_57.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_57.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_57.operation_mode = "rom",
		ram_block1a_57.port_a_address_clear = "none",
		ram_block1a_57.port_a_address_width = 13,
		ram_block1a_57.port_a_data_out_clear = "none",
		ram_block1a_57.port_a_data_out_clock = "clock0",
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 57344,
		ram_block1a_57.port_a_first_bit_number = 1,
		ram_block1a_57.port_a_last_address = 65535,
		ram_block1a_57.port_a_logical_ram_depth = 307200,
		ram_block1a_57.port_a_logical_ram_width = 8,
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_58portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "ena0",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.clk0_output_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.init_file = "../background.mif",
		ram_block1a_58.init_file_layout = "port_a",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_58.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_58.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_58.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_58.operation_mode = "rom",
		ram_block1a_58.port_a_address_clear = "none",
		ram_block1a_58.port_a_address_width = 13,
		ram_block1a_58.port_a_data_out_clear = "none",
		ram_block1a_58.port_a_data_out_clock = "clock0",
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 57344,
		ram_block1a_58.port_a_first_bit_number = 2,
		ram_block1a_58.port_a_last_address = 65535,
		ram_block1a_58.port_a_logical_ram_depth = 307200,
		ram_block1a_58.port_a_logical_ram_width = 8,
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_59portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "ena0",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.clk0_output_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.init_file = "../background.mif",
		ram_block1a_59.init_file_layout = "port_a",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_59.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_59.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_59.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_59.operation_mode = "rom",
		ram_block1a_59.port_a_address_clear = "none",
		ram_block1a_59.port_a_address_width = 13,
		ram_block1a_59.port_a_data_out_clear = "none",
		ram_block1a_59.port_a_data_out_clock = "clock0",
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 57344,
		ram_block1a_59.port_a_first_bit_number = 3,
		ram_block1a_59.port_a_last_address = 65535,
		ram_block1a_59.port_a_logical_ram_depth = 307200,
		ram_block1a_59.port_a_logical_ram_width = 8,
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_60portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "ena0",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.clk0_output_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.init_file = "../background.mif",
		ram_block1a_60.init_file_layout = "port_a",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_60.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_60.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_60.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_60.operation_mode = "rom",
		ram_block1a_60.port_a_address_clear = "none",
		ram_block1a_60.port_a_address_width = 13,
		ram_block1a_60.port_a_data_out_clear = "none",
		ram_block1a_60.port_a_data_out_clock = "clock0",
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 57344,
		ram_block1a_60.port_a_first_bit_number = 4,
		ram_block1a_60.port_a_last_address = 65535,
		ram_block1a_60.port_a_logical_ram_depth = 307200,
		ram_block1a_60.port_a_logical_ram_width = 8,
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_61portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "ena0",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.clk0_output_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.init_file = "../background.mif",
		ram_block1a_61.init_file_layout = "port_a",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_61.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_61.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_61.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_61.operation_mode = "rom",
		ram_block1a_61.port_a_address_clear = "none",
		ram_block1a_61.port_a_address_width = 13,
		ram_block1a_61.port_a_data_out_clear = "none",
		ram_block1a_61.port_a_data_out_clock = "clock0",
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 57344,
		ram_block1a_61.port_a_first_bit_number = 5,
		ram_block1a_61.port_a_last_address = 65535,
		ram_block1a_61.port_a_logical_ram_depth = 307200,
		ram_block1a_61.port_a_logical_ram_width = 8,
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_62portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "ena0",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.clk0_output_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.init_file = "../background.mif",
		ram_block1a_62.init_file_layout = "port_a",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_62.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_62.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_62.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_62.operation_mode = "rom",
		ram_block1a_62.port_a_address_clear = "none",
		ram_block1a_62.port_a_address_width = 13,
		ram_block1a_62.port_a_data_out_clear = "none",
		ram_block1a_62.port_a_data_out_clock = "clock0",
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 57344,
		ram_block1a_62.port_a_first_bit_number = 6,
		ram_block1a_62.port_a_last_address = 65535,
		ram_block1a_62.port_a_logical_ram_depth = 307200,
		ram_block1a_62.port_a_logical_ram_width = 8,
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_63portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "ena0",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.clk0_output_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.init_file = "../background.mif",
		ram_block1a_63.init_file_layout = "port_a",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.operation_mode = "rom",
		ram_block1a_63.port_a_address_clear = "none",
		ram_block1a_63.port_a_address_width = 13,
		ram_block1a_63.port_a_data_out_clear = "none",
		ram_block1a_63.port_a_data_out_clock = "clock0",
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 57344,
		ram_block1a_63.port_a_first_bit_number = 7,
		ram_block1a_63.port_a_last_address = 65535,
		ram_block1a_63.port_a_logical_ram_depth = 307200,
		ram_block1a_63.port_a_logical_ram_width = 8,
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_64portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.clk0_core_clock_enable = "ena0",
		ram_block1a_64.clk0_input_clock_enable = "none",
		ram_block1a_64.clk0_output_clock_enable = "none",
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.init_file = "../background.mif",
		ram_block1a_64.init_file_layout = "port_a",
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_64.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_64.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_64.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_64.operation_mode = "rom",
		ram_block1a_64.port_a_address_clear = "none",
		ram_block1a_64.port_a_address_width = 13,
		ram_block1a_64.port_a_data_out_clear = "none",
		ram_block1a_64.port_a_data_out_clock = "clock0",
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_first_address = 65536,
		ram_block1a_64.port_a_first_bit_number = 0,
		ram_block1a_64.port_a_last_address = 73727,
		ram_block1a_64.port_a_logical_ram_depth = 307200,
		ram_block1a_64.port_a_logical_ram_width = 8,
		ram_block1a_64.ram_block_type = "AUTO",
		ram_block1a_64.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_65portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.clk0_core_clock_enable = "ena0",
		ram_block1a_65.clk0_input_clock_enable = "none",
		ram_block1a_65.clk0_output_clock_enable = "none",
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.init_file = "../background.mif",
		ram_block1a_65.init_file_layout = "port_a",
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_65.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_65.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_65.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_65.operation_mode = "rom",
		ram_block1a_65.port_a_address_clear = "none",
		ram_block1a_65.port_a_address_width = 13,
		ram_block1a_65.port_a_data_out_clear = "none",
		ram_block1a_65.port_a_data_out_clock = "clock0",
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_first_address = 65536,
		ram_block1a_65.port_a_first_bit_number = 1,
		ram_block1a_65.port_a_last_address = 73727,
		ram_block1a_65.port_a_logical_ram_depth = 307200,
		ram_block1a_65.port_a_logical_ram_width = 8,
		ram_block1a_65.ram_block_type = "AUTO",
		ram_block1a_65.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_66portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.clk0_core_clock_enable = "ena0",
		ram_block1a_66.clk0_input_clock_enable = "none",
		ram_block1a_66.clk0_output_clock_enable = "none",
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.init_file = "../background.mif",
		ram_block1a_66.init_file_layout = "port_a",
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_66.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_66.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_66.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_66.operation_mode = "rom",
		ram_block1a_66.port_a_address_clear = "none",
		ram_block1a_66.port_a_address_width = 13,
		ram_block1a_66.port_a_data_out_clear = "none",
		ram_block1a_66.port_a_data_out_clock = "clock0",
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_first_address = 65536,
		ram_block1a_66.port_a_first_bit_number = 2,
		ram_block1a_66.port_a_last_address = 73727,
		ram_block1a_66.port_a_logical_ram_depth = 307200,
		ram_block1a_66.port_a_logical_ram_width = 8,
		ram_block1a_66.ram_block_type = "AUTO",
		ram_block1a_66.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_67portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.clk0_core_clock_enable = "ena0",
		ram_block1a_67.clk0_input_clock_enable = "none",
		ram_block1a_67.clk0_output_clock_enable = "none",
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.init_file = "../background.mif",
		ram_block1a_67.init_file_layout = "port_a",
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_67.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_67.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_67.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_67.operation_mode = "rom",
		ram_block1a_67.port_a_address_clear = "none",
		ram_block1a_67.port_a_address_width = 13,
		ram_block1a_67.port_a_data_out_clear = "none",
		ram_block1a_67.port_a_data_out_clock = "clock0",
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_first_address = 65536,
		ram_block1a_67.port_a_first_bit_number = 3,
		ram_block1a_67.port_a_last_address = 73727,
		ram_block1a_67.port_a_logical_ram_depth = 307200,
		ram_block1a_67.port_a_logical_ram_width = 8,
		ram_block1a_67.ram_block_type = "AUTO",
		ram_block1a_67.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_68portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.clk0_core_clock_enable = "ena0",
		ram_block1a_68.clk0_input_clock_enable = "none",
		ram_block1a_68.clk0_output_clock_enable = "none",
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.init_file = "../background.mif",
		ram_block1a_68.init_file_layout = "port_a",
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_68.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_68.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_68.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_68.operation_mode = "rom",
		ram_block1a_68.port_a_address_clear = "none",
		ram_block1a_68.port_a_address_width = 13,
		ram_block1a_68.port_a_data_out_clear = "none",
		ram_block1a_68.port_a_data_out_clock = "clock0",
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_first_address = 65536,
		ram_block1a_68.port_a_first_bit_number = 4,
		ram_block1a_68.port_a_last_address = 73727,
		ram_block1a_68.port_a_logical_ram_depth = 307200,
		ram_block1a_68.port_a_logical_ram_width = 8,
		ram_block1a_68.ram_block_type = "AUTO",
		ram_block1a_68.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_69portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.clk0_core_clock_enable = "ena0",
		ram_block1a_69.clk0_input_clock_enable = "none",
		ram_block1a_69.clk0_output_clock_enable = "none",
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.init_file = "../background.mif",
		ram_block1a_69.init_file_layout = "port_a",
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_69.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_69.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_69.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_69.operation_mode = "rom",
		ram_block1a_69.port_a_address_clear = "none",
		ram_block1a_69.port_a_address_width = 13,
		ram_block1a_69.port_a_data_out_clear = "none",
		ram_block1a_69.port_a_data_out_clock = "clock0",
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_first_address = 65536,
		ram_block1a_69.port_a_first_bit_number = 5,
		ram_block1a_69.port_a_last_address = 73727,
		ram_block1a_69.port_a_logical_ram_depth = 307200,
		ram_block1a_69.port_a_logical_ram_width = 8,
		ram_block1a_69.ram_block_type = "AUTO",
		ram_block1a_69.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_70portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.clk0_core_clock_enable = "ena0",
		ram_block1a_70.clk0_input_clock_enable = "none",
		ram_block1a_70.clk0_output_clock_enable = "none",
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.init_file = "../background.mif",
		ram_block1a_70.init_file_layout = "port_a",
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_70.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_70.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_70.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_70.operation_mode = "rom",
		ram_block1a_70.port_a_address_clear = "none",
		ram_block1a_70.port_a_address_width = 13,
		ram_block1a_70.port_a_data_out_clear = "none",
		ram_block1a_70.port_a_data_out_clock = "clock0",
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_first_address = 65536,
		ram_block1a_70.port_a_first_bit_number = 6,
		ram_block1a_70.port_a_last_address = 73727,
		ram_block1a_70.port_a_logical_ram_depth = 307200,
		ram_block1a_70.port_a_logical_ram_width = 8,
		ram_block1a_70.ram_block_type = "AUTO",
		ram_block1a_70.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_71portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.clk0_core_clock_enable = "ena0",
		ram_block1a_71.clk0_input_clock_enable = "none",
		ram_block1a_71.clk0_output_clock_enable = "none",
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.init_file = "../background.mif",
		ram_block1a_71.init_file_layout = "port_a",
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_71.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_71.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_71.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_71.operation_mode = "rom",
		ram_block1a_71.port_a_address_clear = "none",
		ram_block1a_71.port_a_address_width = 13,
		ram_block1a_71.port_a_data_out_clear = "none",
		ram_block1a_71.port_a_data_out_clock = "clock0",
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_first_address = 65536,
		ram_block1a_71.port_a_first_bit_number = 7,
		ram_block1a_71.port_a_last_address = 73727,
		ram_block1a_71.port_a_logical_ram_depth = 307200,
		ram_block1a_71.port_a_logical_ram_width = 8,
		ram_block1a_71.ram_block_type = "AUTO",
		ram_block1a_71.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_72portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.clk0_core_clock_enable = "ena0",
		ram_block1a_72.clk0_input_clock_enable = "none",
		ram_block1a_72.clk0_output_clock_enable = "none",
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.init_file = "../background.mif",
		ram_block1a_72.init_file_layout = "port_a",
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_72.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_72.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_72.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_72.operation_mode = "rom",
		ram_block1a_72.port_a_address_clear = "none",
		ram_block1a_72.port_a_address_width = 13,
		ram_block1a_72.port_a_data_out_clear = "none",
		ram_block1a_72.port_a_data_out_clock = "clock0",
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_first_address = 73728,
		ram_block1a_72.port_a_first_bit_number = 0,
		ram_block1a_72.port_a_last_address = 81919,
		ram_block1a_72.port_a_logical_ram_depth = 307200,
		ram_block1a_72.port_a_logical_ram_width = 8,
		ram_block1a_72.ram_block_type = "AUTO",
		ram_block1a_72.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_73portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.clk0_core_clock_enable = "ena0",
		ram_block1a_73.clk0_input_clock_enable = "none",
		ram_block1a_73.clk0_output_clock_enable = "none",
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.init_file = "../background.mif",
		ram_block1a_73.init_file_layout = "port_a",
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_73.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_73.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_73.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_73.operation_mode = "rom",
		ram_block1a_73.port_a_address_clear = "none",
		ram_block1a_73.port_a_address_width = 13,
		ram_block1a_73.port_a_data_out_clear = "none",
		ram_block1a_73.port_a_data_out_clock = "clock0",
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_first_address = 73728,
		ram_block1a_73.port_a_first_bit_number = 1,
		ram_block1a_73.port_a_last_address = 81919,
		ram_block1a_73.port_a_logical_ram_depth = 307200,
		ram_block1a_73.port_a_logical_ram_width = 8,
		ram_block1a_73.ram_block_type = "AUTO",
		ram_block1a_73.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_74portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.clk0_core_clock_enable = "ena0",
		ram_block1a_74.clk0_input_clock_enable = "none",
		ram_block1a_74.clk0_output_clock_enable = "none",
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.init_file = "../background.mif",
		ram_block1a_74.init_file_layout = "port_a",
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_74.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_74.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_74.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_74.operation_mode = "rom",
		ram_block1a_74.port_a_address_clear = "none",
		ram_block1a_74.port_a_address_width = 13,
		ram_block1a_74.port_a_data_out_clear = "none",
		ram_block1a_74.port_a_data_out_clock = "clock0",
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_first_address = 73728,
		ram_block1a_74.port_a_first_bit_number = 2,
		ram_block1a_74.port_a_last_address = 81919,
		ram_block1a_74.port_a_logical_ram_depth = 307200,
		ram_block1a_74.port_a_logical_ram_width = 8,
		ram_block1a_74.ram_block_type = "AUTO",
		ram_block1a_74.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_75portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.clk0_core_clock_enable = "ena0",
		ram_block1a_75.clk0_input_clock_enable = "none",
		ram_block1a_75.clk0_output_clock_enable = "none",
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.init_file = "../background.mif",
		ram_block1a_75.init_file_layout = "port_a",
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_75.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_75.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_75.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_75.operation_mode = "rom",
		ram_block1a_75.port_a_address_clear = "none",
		ram_block1a_75.port_a_address_width = 13,
		ram_block1a_75.port_a_data_out_clear = "none",
		ram_block1a_75.port_a_data_out_clock = "clock0",
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_first_address = 73728,
		ram_block1a_75.port_a_first_bit_number = 3,
		ram_block1a_75.port_a_last_address = 81919,
		ram_block1a_75.port_a_logical_ram_depth = 307200,
		ram_block1a_75.port_a_logical_ram_width = 8,
		ram_block1a_75.ram_block_type = "AUTO",
		ram_block1a_75.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_76portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.clk0_core_clock_enable = "ena0",
		ram_block1a_76.clk0_input_clock_enable = "none",
		ram_block1a_76.clk0_output_clock_enable = "none",
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.init_file = "../background.mif",
		ram_block1a_76.init_file_layout = "port_a",
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_76.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_76.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_76.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_76.operation_mode = "rom",
		ram_block1a_76.port_a_address_clear = "none",
		ram_block1a_76.port_a_address_width = 13,
		ram_block1a_76.port_a_data_out_clear = "none",
		ram_block1a_76.port_a_data_out_clock = "clock0",
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_first_address = 73728,
		ram_block1a_76.port_a_first_bit_number = 4,
		ram_block1a_76.port_a_last_address = 81919,
		ram_block1a_76.port_a_logical_ram_depth = 307200,
		ram_block1a_76.port_a_logical_ram_width = 8,
		ram_block1a_76.ram_block_type = "AUTO",
		ram_block1a_76.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_77portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.clk0_core_clock_enable = "ena0",
		ram_block1a_77.clk0_input_clock_enable = "none",
		ram_block1a_77.clk0_output_clock_enable = "none",
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.init_file = "../background.mif",
		ram_block1a_77.init_file_layout = "port_a",
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_77.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_77.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_77.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_77.operation_mode = "rom",
		ram_block1a_77.port_a_address_clear = "none",
		ram_block1a_77.port_a_address_width = 13,
		ram_block1a_77.port_a_data_out_clear = "none",
		ram_block1a_77.port_a_data_out_clock = "clock0",
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_first_address = 73728,
		ram_block1a_77.port_a_first_bit_number = 5,
		ram_block1a_77.port_a_last_address = 81919,
		ram_block1a_77.port_a_logical_ram_depth = 307200,
		ram_block1a_77.port_a_logical_ram_width = 8,
		ram_block1a_77.ram_block_type = "AUTO",
		ram_block1a_77.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_78portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.clk0_core_clock_enable = "ena0",
		ram_block1a_78.clk0_input_clock_enable = "none",
		ram_block1a_78.clk0_output_clock_enable = "none",
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.init_file = "../background.mif",
		ram_block1a_78.init_file_layout = "port_a",
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_78.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_78.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_78.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_78.operation_mode = "rom",
		ram_block1a_78.port_a_address_clear = "none",
		ram_block1a_78.port_a_address_width = 13,
		ram_block1a_78.port_a_data_out_clear = "none",
		ram_block1a_78.port_a_data_out_clock = "clock0",
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_first_address = 73728,
		ram_block1a_78.port_a_first_bit_number = 6,
		ram_block1a_78.port_a_last_address = 81919,
		ram_block1a_78.port_a_logical_ram_depth = 307200,
		ram_block1a_78.port_a_logical_ram_width = 8,
		ram_block1a_78.ram_block_type = "AUTO",
		ram_block1a_78.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_79portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.clk0_core_clock_enable = "ena0",
		ram_block1a_79.clk0_input_clock_enable = "none",
		ram_block1a_79.clk0_output_clock_enable = "none",
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.init_file = "../background.mif",
		ram_block1a_79.init_file_layout = "port_a",
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_79.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_79.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_79.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_79.operation_mode = "rom",
		ram_block1a_79.port_a_address_clear = "none",
		ram_block1a_79.port_a_address_width = 13,
		ram_block1a_79.port_a_data_out_clear = "none",
		ram_block1a_79.port_a_data_out_clock = "clock0",
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_first_address = 73728,
		ram_block1a_79.port_a_first_bit_number = 7,
		ram_block1a_79.port_a_last_address = 81919,
		ram_block1a_79.port_a_logical_ram_depth = 307200,
		ram_block1a_79.port_a_logical_ram_width = 8,
		ram_block1a_79.ram_block_type = "AUTO",
		ram_block1a_79.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_80portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.clk0_core_clock_enable = "ena0",
		ram_block1a_80.clk0_input_clock_enable = "none",
		ram_block1a_80.clk0_output_clock_enable = "none",
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.init_file = "../background.mif",
		ram_block1a_80.init_file_layout = "port_a",
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_80.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_80.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_80.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_80.operation_mode = "rom",
		ram_block1a_80.port_a_address_clear = "none",
		ram_block1a_80.port_a_address_width = 13,
		ram_block1a_80.port_a_data_out_clear = "none",
		ram_block1a_80.port_a_data_out_clock = "clock0",
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_first_address = 81920,
		ram_block1a_80.port_a_first_bit_number = 0,
		ram_block1a_80.port_a_last_address = 90111,
		ram_block1a_80.port_a_logical_ram_depth = 307200,
		ram_block1a_80.port_a_logical_ram_width = 8,
		ram_block1a_80.ram_block_type = "AUTO",
		ram_block1a_80.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_81portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.clk0_core_clock_enable = "ena0",
		ram_block1a_81.clk0_input_clock_enable = "none",
		ram_block1a_81.clk0_output_clock_enable = "none",
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.init_file = "../background.mif",
		ram_block1a_81.init_file_layout = "port_a",
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_81.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_81.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_81.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_81.operation_mode = "rom",
		ram_block1a_81.port_a_address_clear = "none",
		ram_block1a_81.port_a_address_width = 13,
		ram_block1a_81.port_a_data_out_clear = "none",
		ram_block1a_81.port_a_data_out_clock = "clock0",
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_first_address = 81920,
		ram_block1a_81.port_a_first_bit_number = 1,
		ram_block1a_81.port_a_last_address = 90111,
		ram_block1a_81.port_a_logical_ram_depth = 307200,
		ram_block1a_81.port_a_logical_ram_width = 8,
		ram_block1a_81.ram_block_type = "AUTO",
		ram_block1a_81.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_82portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.clk0_core_clock_enable = "ena0",
		ram_block1a_82.clk0_input_clock_enable = "none",
		ram_block1a_82.clk0_output_clock_enable = "none",
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.init_file = "../background.mif",
		ram_block1a_82.init_file_layout = "port_a",
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_82.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_82.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_82.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_82.operation_mode = "rom",
		ram_block1a_82.port_a_address_clear = "none",
		ram_block1a_82.port_a_address_width = 13,
		ram_block1a_82.port_a_data_out_clear = "none",
		ram_block1a_82.port_a_data_out_clock = "clock0",
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_first_address = 81920,
		ram_block1a_82.port_a_first_bit_number = 2,
		ram_block1a_82.port_a_last_address = 90111,
		ram_block1a_82.port_a_logical_ram_depth = 307200,
		ram_block1a_82.port_a_logical_ram_width = 8,
		ram_block1a_82.ram_block_type = "AUTO",
		ram_block1a_82.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_83portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.clk0_core_clock_enable = "ena0",
		ram_block1a_83.clk0_input_clock_enable = "none",
		ram_block1a_83.clk0_output_clock_enable = "none",
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.init_file = "../background.mif",
		ram_block1a_83.init_file_layout = "port_a",
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_83.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_83.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_83.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_83.operation_mode = "rom",
		ram_block1a_83.port_a_address_clear = "none",
		ram_block1a_83.port_a_address_width = 13,
		ram_block1a_83.port_a_data_out_clear = "none",
		ram_block1a_83.port_a_data_out_clock = "clock0",
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_first_address = 81920,
		ram_block1a_83.port_a_first_bit_number = 3,
		ram_block1a_83.port_a_last_address = 90111,
		ram_block1a_83.port_a_logical_ram_depth = 307200,
		ram_block1a_83.port_a_logical_ram_width = 8,
		ram_block1a_83.ram_block_type = "AUTO",
		ram_block1a_83.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_84portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.clk0_core_clock_enable = "ena0",
		ram_block1a_84.clk0_input_clock_enable = "none",
		ram_block1a_84.clk0_output_clock_enable = "none",
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.init_file = "../background.mif",
		ram_block1a_84.init_file_layout = "port_a",
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_84.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_84.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_84.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_84.operation_mode = "rom",
		ram_block1a_84.port_a_address_clear = "none",
		ram_block1a_84.port_a_address_width = 13,
		ram_block1a_84.port_a_data_out_clear = "none",
		ram_block1a_84.port_a_data_out_clock = "clock0",
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_first_address = 81920,
		ram_block1a_84.port_a_first_bit_number = 4,
		ram_block1a_84.port_a_last_address = 90111,
		ram_block1a_84.port_a_logical_ram_depth = 307200,
		ram_block1a_84.port_a_logical_ram_width = 8,
		ram_block1a_84.ram_block_type = "AUTO",
		ram_block1a_84.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_85portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.clk0_core_clock_enable = "ena0",
		ram_block1a_85.clk0_input_clock_enable = "none",
		ram_block1a_85.clk0_output_clock_enable = "none",
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.init_file = "../background.mif",
		ram_block1a_85.init_file_layout = "port_a",
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_85.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_85.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_85.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_85.operation_mode = "rom",
		ram_block1a_85.port_a_address_clear = "none",
		ram_block1a_85.port_a_address_width = 13,
		ram_block1a_85.port_a_data_out_clear = "none",
		ram_block1a_85.port_a_data_out_clock = "clock0",
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_first_address = 81920,
		ram_block1a_85.port_a_first_bit_number = 5,
		ram_block1a_85.port_a_last_address = 90111,
		ram_block1a_85.port_a_logical_ram_depth = 307200,
		ram_block1a_85.port_a_logical_ram_width = 8,
		ram_block1a_85.ram_block_type = "AUTO",
		ram_block1a_85.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_86portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.clk0_core_clock_enable = "ena0",
		ram_block1a_86.clk0_input_clock_enable = "none",
		ram_block1a_86.clk0_output_clock_enable = "none",
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.init_file = "../background.mif",
		ram_block1a_86.init_file_layout = "port_a",
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_86.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_86.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_86.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_86.operation_mode = "rom",
		ram_block1a_86.port_a_address_clear = "none",
		ram_block1a_86.port_a_address_width = 13,
		ram_block1a_86.port_a_data_out_clear = "none",
		ram_block1a_86.port_a_data_out_clock = "clock0",
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_first_address = 81920,
		ram_block1a_86.port_a_first_bit_number = 6,
		ram_block1a_86.port_a_last_address = 90111,
		ram_block1a_86.port_a_logical_ram_depth = 307200,
		ram_block1a_86.port_a_logical_ram_width = 8,
		ram_block1a_86.ram_block_type = "AUTO",
		ram_block1a_86.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_87portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.clk0_core_clock_enable = "ena0",
		ram_block1a_87.clk0_input_clock_enable = "none",
		ram_block1a_87.clk0_output_clock_enable = "none",
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.init_file = "../background.mif",
		ram_block1a_87.init_file_layout = "port_a",
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_87.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_87.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_87.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_87.operation_mode = "rom",
		ram_block1a_87.port_a_address_clear = "none",
		ram_block1a_87.port_a_address_width = 13,
		ram_block1a_87.port_a_data_out_clear = "none",
		ram_block1a_87.port_a_data_out_clock = "clock0",
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_first_address = 81920,
		ram_block1a_87.port_a_first_bit_number = 7,
		ram_block1a_87.port_a_last_address = 90111,
		ram_block1a_87.port_a_logical_ram_depth = 307200,
		ram_block1a_87.port_a_logical_ram_width = 8,
		ram_block1a_87.ram_block_type = "AUTO",
		ram_block1a_87.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_88portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.clk0_core_clock_enable = "ena0",
		ram_block1a_88.clk0_input_clock_enable = "none",
		ram_block1a_88.clk0_output_clock_enable = "none",
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.init_file = "../background.mif",
		ram_block1a_88.init_file_layout = "port_a",
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_88.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_88.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_88.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_88.operation_mode = "rom",
		ram_block1a_88.port_a_address_clear = "none",
		ram_block1a_88.port_a_address_width = 13,
		ram_block1a_88.port_a_data_out_clear = "none",
		ram_block1a_88.port_a_data_out_clock = "clock0",
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_first_address = 90112,
		ram_block1a_88.port_a_first_bit_number = 0,
		ram_block1a_88.port_a_last_address = 98303,
		ram_block1a_88.port_a_logical_ram_depth = 307200,
		ram_block1a_88.port_a_logical_ram_width = 8,
		ram_block1a_88.ram_block_type = "AUTO",
		ram_block1a_88.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_89portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.clk0_core_clock_enable = "ena0",
		ram_block1a_89.clk0_input_clock_enable = "none",
		ram_block1a_89.clk0_output_clock_enable = "none",
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.init_file = "../background.mif",
		ram_block1a_89.init_file_layout = "port_a",
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_89.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_89.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_89.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_89.operation_mode = "rom",
		ram_block1a_89.port_a_address_clear = "none",
		ram_block1a_89.port_a_address_width = 13,
		ram_block1a_89.port_a_data_out_clear = "none",
		ram_block1a_89.port_a_data_out_clock = "clock0",
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_first_address = 90112,
		ram_block1a_89.port_a_first_bit_number = 1,
		ram_block1a_89.port_a_last_address = 98303,
		ram_block1a_89.port_a_logical_ram_depth = 307200,
		ram_block1a_89.port_a_logical_ram_width = 8,
		ram_block1a_89.ram_block_type = "AUTO",
		ram_block1a_89.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_90portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.clk0_core_clock_enable = "ena0",
		ram_block1a_90.clk0_input_clock_enable = "none",
		ram_block1a_90.clk0_output_clock_enable = "none",
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.init_file = "../background.mif",
		ram_block1a_90.init_file_layout = "port_a",
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_90.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_90.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_90.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_90.operation_mode = "rom",
		ram_block1a_90.port_a_address_clear = "none",
		ram_block1a_90.port_a_address_width = 13,
		ram_block1a_90.port_a_data_out_clear = "none",
		ram_block1a_90.port_a_data_out_clock = "clock0",
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_first_address = 90112,
		ram_block1a_90.port_a_first_bit_number = 2,
		ram_block1a_90.port_a_last_address = 98303,
		ram_block1a_90.port_a_logical_ram_depth = 307200,
		ram_block1a_90.port_a_logical_ram_width = 8,
		ram_block1a_90.ram_block_type = "AUTO",
		ram_block1a_90.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_91portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.clk0_core_clock_enable = "ena0",
		ram_block1a_91.clk0_input_clock_enable = "none",
		ram_block1a_91.clk0_output_clock_enable = "none",
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.init_file = "../background.mif",
		ram_block1a_91.init_file_layout = "port_a",
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_91.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_91.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_91.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_91.operation_mode = "rom",
		ram_block1a_91.port_a_address_clear = "none",
		ram_block1a_91.port_a_address_width = 13,
		ram_block1a_91.port_a_data_out_clear = "none",
		ram_block1a_91.port_a_data_out_clock = "clock0",
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_first_address = 90112,
		ram_block1a_91.port_a_first_bit_number = 3,
		ram_block1a_91.port_a_last_address = 98303,
		ram_block1a_91.port_a_logical_ram_depth = 307200,
		ram_block1a_91.port_a_logical_ram_width = 8,
		ram_block1a_91.ram_block_type = "AUTO",
		ram_block1a_91.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_92portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.clk0_core_clock_enable = "ena0",
		ram_block1a_92.clk0_input_clock_enable = "none",
		ram_block1a_92.clk0_output_clock_enable = "none",
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.init_file = "../background.mif",
		ram_block1a_92.init_file_layout = "port_a",
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_92.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_92.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_92.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_92.operation_mode = "rom",
		ram_block1a_92.port_a_address_clear = "none",
		ram_block1a_92.port_a_address_width = 13,
		ram_block1a_92.port_a_data_out_clear = "none",
		ram_block1a_92.port_a_data_out_clock = "clock0",
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_first_address = 90112,
		ram_block1a_92.port_a_first_bit_number = 4,
		ram_block1a_92.port_a_last_address = 98303,
		ram_block1a_92.port_a_logical_ram_depth = 307200,
		ram_block1a_92.port_a_logical_ram_width = 8,
		ram_block1a_92.ram_block_type = "AUTO",
		ram_block1a_92.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_93portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.clk0_core_clock_enable = "ena0",
		ram_block1a_93.clk0_input_clock_enable = "none",
		ram_block1a_93.clk0_output_clock_enable = "none",
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.init_file = "../background.mif",
		ram_block1a_93.init_file_layout = "port_a",
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_93.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_93.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_93.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_93.operation_mode = "rom",
		ram_block1a_93.port_a_address_clear = "none",
		ram_block1a_93.port_a_address_width = 13,
		ram_block1a_93.port_a_data_out_clear = "none",
		ram_block1a_93.port_a_data_out_clock = "clock0",
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_first_address = 90112,
		ram_block1a_93.port_a_first_bit_number = 5,
		ram_block1a_93.port_a_last_address = 98303,
		ram_block1a_93.port_a_logical_ram_depth = 307200,
		ram_block1a_93.port_a_logical_ram_width = 8,
		ram_block1a_93.ram_block_type = "AUTO",
		ram_block1a_93.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_94portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.clk0_core_clock_enable = "ena0",
		ram_block1a_94.clk0_input_clock_enable = "none",
		ram_block1a_94.clk0_output_clock_enable = "none",
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.init_file = "../background.mif",
		ram_block1a_94.init_file_layout = "port_a",
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_94.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_94.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_94.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_94.operation_mode = "rom",
		ram_block1a_94.port_a_address_clear = "none",
		ram_block1a_94.port_a_address_width = 13,
		ram_block1a_94.port_a_data_out_clear = "none",
		ram_block1a_94.port_a_data_out_clock = "clock0",
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_first_address = 90112,
		ram_block1a_94.port_a_first_bit_number = 6,
		ram_block1a_94.port_a_last_address = 98303,
		ram_block1a_94.port_a_logical_ram_depth = 307200,
		ram_block1a_94.port_a_logical_ram_width = 8,
		ram_block1a_94.ram_block_type = "AUTO",
		ram_block1a_94.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_95portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.clk0_core_clock_enable = "ena0",
		ram_block1a_95.clk0_input_clock_enable = "none",
		ram_block1a_95.clk0_output_clock_enable = "none",
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.init_file = "../background.mif",
		ram_block1a_95.init_file_layout = "port_a",
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_95.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_95.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_95.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_95.operation_mode = "rom",
		ram_block1a_95.port_a_address_clear = "none",
		ram_block1a_95.port_a_address_width = 13,
		ram_block1a_95.port_a_data_out_clear = "none",
		ram_block1a_95.port_a_data_out_clock = "clock0",
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_first_address = 90112,
		ram_block1a_95.port_a_first_bit_number = 7,
		ram_block1a_95.port_a_last_address = 98303,
		ram_block1a_95.port_a_logical_ram_depth = 307200,
		ram_block1a_95.port_a_logical_ram_width = 8,
		ram_block1a_95.ram_block_type = "AUTO",
		ram_block1a_95.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_96
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_96portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_96.clk0_core_clock_enable = "ena0",
		ram_block1a_96.clk0_input_clock_enable = "none",
		ram_block1a_96.clk0_output_clock_enable = "none",
		ram_block1a_96.connectivity_checking = "OFF",
		ram_block1a_96.init_file = "../background.mif",
		ram_block1a_96.init_file_layout = "port_a",
		ram_block1a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_96.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_96.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_96.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_96.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_96.operation_mode = "rom",
		ram_block1a_96.port_a_address_clear = "none",
		ram_block1a_96.port_a_address_width = 13,
		ram_block1a_96.port_a_data_out_clear = "none",
		ram_block1a_96.port_a_data_out_clock = "clock0",
		ram_block1a_96.port_a_data_width = 1,
		ram_block1a_96.port_a_first_address = 98304,
		ram_block1a_96.port_a_first_bit_number = 0,
		ram_block1a_96.port_a_last_address = 106495,
		ram_block1a_96.port_a_logical_ram_depth = 307200,
		ram_block1a_96.port_a_logical_ram_width = 8,
		ram_block1a_96.ram_block_type = "AUTO",
		ram_block1a_96.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_97
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_97portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_97.clk0_core_clock_enable = "ena0",
		ram_block1a_97.clk0_input_clock_enable = "none",
		ram_block1a_97.clk0_output_clock_enable = "none",
		ram_block1a_97.connectivity_checking = "OFF",
		ram_block1a_97.init_file = "../background.mif",
		ram_block1a_97.init_file_layout = "port_a",
		ram_block1a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_97.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_97.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_97.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_97.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_97.operation_mode = "rom",
		ram_block1a_97.port_a_address_clear = "none",
		ram_block1a_97.port_a_address_width = 13,
		ram_block1a_97.port_a_data_out_clear = "none",
		ram_block1a_97.port_a_data_out_clock = "clock0",
		ram_block1a_97.port_a_data_width = 1,
		ram_block1a_97.port_a_first_address = 98304,
		ram_block1a_97.port_a_first_bit_number = 1,
		ram_block1a_97.port_a_last_address = 106495,
		ram_block1a_97.port_a_logical_ram_depth = 307200,
		ram_block1a_97.port_a_logical_ram_width = 8,
		ram_block1a_97.ram_block_type = "AUTO",
		ram_block1a_97.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_98
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_98portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_98.clk0_core_clock_enable = "ena0",
		ram_block1a_98.clk0_input_clock_enable = "none",
		ram_block1a_98.clk0_output_clock_enable = "none",
		ram_block1a_98.connectivity_checking = "OFF",
		ram_block1a_98.init_file = "../background.mif",
		ram_block1a_98.init_file_layout = "port_a",
		ram_block1a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_98.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_98.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_98.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_98.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_98.operation_mode = "rom",
		ram_block1a_98.port_a_address_clear = "none",
		ram_block1a_98.port_a_address_width = 13,
		ram_block1a_98.port_a_data_out_clear = "none",
		ram_block1a_98.port_a_data_out_clock = "clock0",
		ram_block1a_98.port_a_data_width = 1,
		ram_block1a_98.port_a_first_address = 98304,
		ram_block1a_98.port_a_first_bit_number = 2,
		ram_block1a_98.port_a_last_address = 106495,
		ram_block1a_98.port_a_logical_ram_depth = 307200,
		ram_block1a_98.port_a_logical_ram_width = 8,
		ram_block1a_98.ram_block_type = "AUTO",
		ram_block1a_98.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_99
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_99portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_99.clk0_core_clock_enable = "ena0",
		ram_block1a_99.clk0_input_clock_enable = "none",
		ram_block1a_99.clk0_output_clock_enable = "none",
		ram_block1a_99.connectivity_checking = "OFF",
		ram_block1a_99.init_file = "../background.mif",
		ram_block1a_99.init_file_layout = "port_a",
		ram_block1a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_99.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_99.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_99.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_99.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_99.operation_mode = "rom",
		ram_block1a_99.port_a_address_clear = "none",
		ram_block1a_99.port_a_address_width = 13,
		ram_block1a_99.port_a_data_out_clear = "none",
		ram_block1a_99.port_a_data_out_clock = "clock0",
		ram_block1a_99.port_a_data_width = 1,
		ram_block1a_99.port_a_first_address = 98304,
		ram_block1a_99.port_a_first_bit_number = 3,
		ram_block1a_99.port_a_last_address = 106495,
		ram_block1a_99.port_a_logical_ram_depth = 307200,
		ram_block1a_99.port_a_logical_ram_width = 8,
		ram_block1a_99.ram_block_type = "AUTO",
		ram_block1a_99.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_100
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_100portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_100.clk0_core_clock_enable = "ena0",
		ram_block1a_100.clk0_input_clock_enable = "none",
		ram_block1a_100.clk0_output_clock_enable = "none",
		ram_block1a_100.connectivity_checking = "OFF",
		ram_block1a_100.init_file = "../background.mif",
		ram_block1a_100.init_file_layout = "port_a",
		ram_block1a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_100.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_100.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_100.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_100.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_100.operation_mode = "rom",
		ram_block1a_100.port_a_address_clear = "none",
		ram_block1a_100.port_a_address_width = 13,
		ram_block1a_100.port_a_data_out_clear = "none",
		ram_block1a_100.port_a_data_out_clock = "clock0",
		ram_block1a_100.port_a_data_width = 1,
		ram_block1a_100.port_a_first_address = 98304,
		ram_block1a_100.port_a_first_bit_number = 4,
		ram_block1a_100.port_a_last_address = 106495,
		ram_block1a_100.port_a_logical_ram_depth = 307200,
		ram_block1a_100.port_a_logical_ram_width = 8,
		ram_block1a_100.ram_block_type = "AUTO",
		ram_block1a_100.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_101
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_101portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_101.clk0_core_clock_enable = "ena0",
		ram_block1a_101.clk0_input_clock_enable = "none",
		ram_block1a_101.clk0_output_clock_enable = "none",
		ram_block1a_101.connectivity_checking = "OFF",
		ram_block1a_101.init_file = "../background.mif",
		ram_block1a_101.init_file_layout = "port_a",
		ram_block1a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_101.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_101.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_101.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_101.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_101.operation_mode = "rom",
		ram_block1a_101.port_a_address_clear = "none",
		ram_block1a_101.port_a_address_width = 13,
		ram_block1a_101.port_a_data_out_clear = "none",
		ram_block1a_101.port_a_data_out_clock = "clock0",
		ram_block1a_101.port_a_data_width = 1,
		ram_block1a_101.port_a_first_address = 98304,
		ram_block1a_101.port_a_first_bit_number = 5,
		ram_block1a_101.port_a_last_address = 106495,
		ram_block1a_101.port_a_logical_ram_depth = 307200,
		ram_block1a_101.port_a_logical_ram_width = 8,
		ram_block1a_101.ram_block_type = "AUTO",
		ram_block1a_101.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_102
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_102portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_102.clk0_core_clock_enable = "ena0",
		ram_block1a_102.clk0_input_clock_enable = "none",
		ram_block1a_102.clk0_output_clock_enable = "none",
		ram_block1a_102.connectivity_checking = "OFF",
		ram_block1a_102.init_file = "../background.mif",
		ram_block1a_102.init_file_layout = "port_a",
		ram_block1a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_102.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_102.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_102.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_102.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_102.operation_mode = "rom",
		ram_block1a_102.port_a_address_clear = "none",
		ram_block1a_102.port_a_address_width = 13,
		ram_block1a_102.port_a_data_out_clear = "none",
		ram_block1a_102.port_a_data_out_clock = "clock0",
		ram_block1a_102.port_a_data_width = 1,
		ram_block1a_102.port_a_first_address = 98304,
		ram_block1a_102.port_a_first_bit_number = 6,
		ram_block1a_102.port_a_last_address = 106495,
		ram_block1a_102.port_a_logical_ram_depth = 307200,
		ram_block1a_102.port_a_logical_ram_width = 8,
		ram_block1a_102.ram_block_type = "AUTO",
		ram_block1a_102.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_103
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_103portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_103.clk0_core_clock_enable = "ena0",
		ram_block1a_103.clk0_input_clock_enable = "none",
		ram_block1a_103.clk0_output_clock_enable = "none",
		ram_block1a_103.connectivity_checking = "OFF",
		ram_block1a_103.init_file = "../background.mif",
		ram_block1a_103.init_file_layout = "port_a",
		ram_block1a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_103.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_103.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_103.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_103.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_103.operation_mode = "rom",
		ram_block1a_103.port_a_address_clear = "none",
		ram_block1a_103.port_a_address_width = 13,
		ram_block1a_103.port_a_data_out_clear = "none",
		ram_block1a_103.port_a_data_out_clock = "clock0",
		ram_block1a_103.port_a_data_width = 1,
		ram_block1a_103.port_a_first_address = 98304,
		ram_block1a_103.port_a_first_bit_number = 7,
		ram_block1a_103.port_a_last_address = 106495,
		ram_block1a_103.port_a_logical_ram_depth = 307200,
		ram_block1a_103.port_a_logical_ram_width = 8,
		ram_block1a_103.ram_block_type = "AUTO",
		ram_block1a_103.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_104
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_104portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_104.clk0_core_clock_enable = "ena0",
		ram_block1a_104.clk0_input_clock_enable = "none",
		ram_block1a_104.clk0_output_clock_enable = "none",
		ram_block1a_104.connectivity_checking = "OFF",
		ram_block1a_104.init_file = "../background.mif",
		ram_block1a_104.init_file_layout = "port_a",
		ram_block1a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_104.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_104.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_104.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_104.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_104.operation_mode = "rom",
		ram_block1a_104.port_a_address_clear = "none",
		ram_block1a_104.port_a_address_width = 13,
		ram_block1a_104.port_a_data_out_clear = "none",
		ram_block1a_104.port_a_data_out_clock = "clock0",
		ram_block1a_104.port_a_data_width = 1,
		ram_block1a_104.port_a_first_address = 106496,
		ram_block1a_104.port_a_first_bit_number = 0,
		ram_block1a_104.port_a_last_address = 114687,
		ram_block1a_104.port_a_logical_ram_depth = 307200,
		ram_block1a_104.port_a_logical_ram_width = 8,
		ram_block1a_104.ram_block_type = "AUTO",
		ram_block1a_104.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_105
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_105portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_105.clk0_core_clock_enable = "ena0",
		ram_block1a_105.clk0_input_clock_enable = "none",
		ram_block1a_105.clk0_output_clock_enable = "none",
		ram_block1a_105.connectivity_checking = "OFF",
		ram_block1a_105.init_file = "../background.mif",
		ram_block1a_105.init_file_layout = "port_a",
		ram_block1a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_105.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_105.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_105.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_105.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_105.operation_mode = "rom",
		ram_block1a_105.port_a_address_clear = "none",
		ram_block1a_105.port_a_address_width = 13,
		ram_block1a_105.port_a_data_out_clear = "none",
		ram_block1a_105.port_a_data_out_clock = "clock0",
		ram_block1a_105.port_a_data_width = 1,
		ram_block1a_105.port_a_first_address = 106496,
		ram_block1a_105.port_a_first_bit_number = 1,
		ram_block1a_105.port_a_last_address = 114687,
		ram_block1a_105.port_a_logical_ram_depth = 307200,
		ram_block1a_105.port_a_logical_ram_width = 8,
		ram_block1a_105.ram_block_type = "AUTO",
		ram_block1a_105.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_106
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_106portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_106.clk0_core_clock_enable = "ena0",
		ram_block1a_106.clk0_input_clock_enable = "none",
		ram_block1a_106.clk0_output_clock_enable = "none",
		ram_block1a_106.connectivity_checking = "OFF",
		ram_block1a_106.init_file = "../background.mif",
		ram_block1a_106.init_file_layout = "port_a",
		ram_block1a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_106.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_106.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_106.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_106.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_106.operation_mode = "rom",
		ram_block1a_106.port_a_address_clear = "none",
		ram_block1a_106.port_a_address_width = 13,
		ram_block1a_106.port_a_data_out_clear = "none",
		ram_block1a_106.port_a_data_out_clock = "clock0",
		ram_block1a_106.port_a_data_width = 1,
		ram_block1a_106.port_a_first_address = 106496,
		ram_block1a_106.port_a_first_bit_number = 2,
		ram_block1a_106.port_a_last_address = 114687,
		ram_block1a_106.port_a_logical_ram_depth = 307200,
		ram_block1a_106.port_a_logical_ram_width = 8,
		ram_block1a_106.ram_block_type = "AUTO",
		ram_block1a_106.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_107
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_107portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_107.clk0_core_clock_enable = "ena0",
		ram_block1a_107.clk0_input_clock_enable = "none",
		ram_block1a_107.clk0_output_clock_enable = "none",
		ram_block1a_107.connectivity_checking = "OFF",
		ram_block1a_107.init_file = "../background.mif",
		ram_block1a_107.init_file_layout = "port_a",
		ram_block1a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_107.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_107.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_107.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_107.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_107.operation_mode = "rom",
		ram_block1a_107.port_a_address_clear = "none",
		ram_block1a_107.port_a_address_width = 13,
		ram_block1a_107.port_a_data_out_clear = "none",
		ram_block1a_107.port_a_data_out_clock = "clock0",
		ram_block1a_107.port_a_data_width = 1,
		ram_block1a_107.port_a_first_address = 106496,
		ram_block1a_107.port_a_first_bit_number = 3,
		ram_block1a_107.port_a_last_address = 114687,
		ram_block1a_107.port_a_logical_ram_depth = 307200,
		ram_block1a_107.port_a_logical_ram_width = 8,
		ram_block1a_107.ram_block_type = "AUTO",
		ram_block1a_107.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_108
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_108portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_108.clk0_core_clock_enable = "ena0",
		ram_block1a_108.clk0_input_clock_enable = "none",
		ram_block1a_108.clk0_output_clock_enable = "none",
		ram_block1a_108.connectivity_checking = "OFF",
		ram_block1a_108.init_file = "../background.mif",
		ram_block1a_108.init_file_layout = "port_a",
		ram_block1a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_108.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_108.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_108.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_108.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_108.operation_mode = "rom",
		ram_block1a_108.port_a_address_clear = "none",
		ram_block1a_108.port_a_address_width = 13,
		ram_block1a_108.port_a_data_out_clear = "none",
		ram_block1a_108.port_a_data_out_clock = "clock0",
		ram_block1a_108.port_a_data_width = 1,
		ram_block1a_108.port_a_first_address = 106496,
		ram_block1a_108.port_a_first_bit_number = 4,
		ram_block1a_108.port_a_last_address = 114687,
		ram_block1a_108.port_a_logical_ram_depth = 307200,
		ram_block1a_108.port_a_logical_ram_width = 8,
		ram_block1a_108.ram_block_type = "AUTO",
		ram_block1a_108.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_109
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_109portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_109.clk0_core_clock_enable = "ena0",
		ram_block1a_109.clk0_input_clock_enable = "none",
		ram_block1a_109.clk0_output_clock_enable = "none",
		ram_block1a_109.connectivity_checking = "OFF",
		ram_block1a_109.init_file = "../background.mif",
		ram_block1a_109.init_file_layout = "port_a",
		ram_block1a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_109.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_109.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_109.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_109.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_109.operation_mode = "rom",
		ram_block1a_109.port_a_address_clear = "none",
		ram_block1a_109.port_a_address_width = 13,
		ram_block1a_109.port_a_data_out_clear = "none",
		ram_block1a_109.port_a_data_out_clock = "clock0",
		ram_block1a_109.port_a_data_width = 1,
		ram_block1a_109.port_a_first_address = 106496,
		ram_block1a_109.port_a_first_bit_number = 5,
		ram_block1a_109.port_a_last_address = 114687,
		ram_block1a_109.port_a_logical_ram_depth = 307200,
		ram_block1a_109.port_a_logical_ram_width = 8,
		ram_block1a_109.ram_block_type = "AUTO",
		ram_block1a_109.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_110
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_110portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_110.clk0_core_clock_enable = "ena0",
		ram_block1a_110.clk0_input_clock_enable = "none",
		ram_block1a_110.clk0_output_clock_enable = "none",
		ram_block1a_110.connectivity_checking = "OFF",
		ram_block1a_110.init_file = "../background.mif",
		ram_block1a_110.init_file_layout = "port_a",
		ram_block1a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_110.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_110.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_110.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_110.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_110.operation_mode = "rom",
		ram_block1a_110.port_a_address_clear = "none",
		ram_block1a_110.port_a_address_width = 13,
		ram_block1a_110.port_a_data_out_clear = "none",
		ram_block1a_110.port_a_data_out_clock = "clock0",
		ram_block1a_110.port_a_data_width = 1,
		ram_block1a_110.port_a_first_address = 106496,
		ram_block1a_110.port_a_first_bit_number = 6,
		ram_block1a_110.port_a_last_address = 114687,
		ram_block1a_110.port_a_logical_ram_depth = 307200,
		ram_block1a_110.port_a_logical_ram_width = 8,
		ram_block1a_110.ram_block_type = "AUTO",
		ram_block1a_110.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_111
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_111portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_111.clk0_core_clock_enable = "ena0",
		ram_block1a_111.clk0_input_clock_enable = "none",
		ram_block1a_111.clk0_output_clock_enable = "none",
		ram_block1a_111.connectivity_checking = "OFF",
		ram_block1a_111.init_file = "../background.mif",
		ram_block1a_111.init_file_layout = "port_a",
		ram_block1a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_111.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_111.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_111.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_111.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_111.operation_mode = "rom",
		ram_block1a_111.port_a_address_clear = "none",
		ram_block1a_111.port_a_address_width = 13,
		ram_block1a_111.port_a_data_out_clear = "none",
		ram_block1a_111.port_a_data_out_clock = "clock0",
		ram_block1a_111.port_a_data_width = 1,
		ram_block1a_111.port_a_first_address = 106496,
		ram_block1a_111.port_a_first_bit_number = 7,
		ram_block1a_111.port_a_last_address = 114687,
		ram_block1a_111.port_a_logical_ram_depth = 307200,
		ram_block1a_111.port_a_logical_ram_width = 8,
		ram_block1a_111.ram_block_type = "AUTO",
		ram_block1a_111.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_112
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_112portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_112.clk0_core_clock_enable = "ena0",
		ram_block1a_112.clk0_input_clock_enable = "none",
		ram_block1a_112.clk0_output_clock_enable = "none",
		ram_block1a_112.connectivity_checking = "OFF",
		ram_block1a_112.init_file = "../background.mif",
		ram_block1a_112.init_file_layout = "port_a",
		ram_block1a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_112.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_112.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_112.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_112.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_112.operation_mode = "rom",
		ram_block1a_112.port_a_address_clear = "none",
		ram_block1a_112.port_a_address_width = 13,
		ram_block1a_112.port_a_data_out_clear = "none",
		ram_block1a_112.port_a_data_out_clock = "clock0",
		ram_block1a_112.port_a_data_width = 1,
		ram_block1a_112.port_a_first_address = 114688,
		ram_block1a_112.port_a_first_bit_number = 0,
		ram_block1a_112.port_a_last_address = 122879,
		ram_block1a_112.port_a_logical_ram_depth = 307200,
		ram_block1a_112.port_a_logical_ram_width = 8,
		ram_block1a_112.ram_block_type = "AUTO",
		ram_block1a_112.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_113
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_113portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_113.clk0_core_clock_enable = "ena0",
		ram_block1a_113.clk0_input_clock_enable = "none",
		ram_block1a_113.clk0_output_clock_enable = "none",
		ram_block1a_113.connectivity_checking = "OFF",
		ram_block1a_113.init_file = "../background.mif",
		ram_block1a_113.init_file_layout = "port_a",
		ram_block1a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_113.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_113.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_113.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_113.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_113.operation_mode = "rom",
		ram_block1a_113.port_a_address_clear = "none",
		ram_block1a_113.port_a_address_width = 13,
		ram_block1a_113.port_a_data_out_clear = "none",
		ram_block1a_113.port_a_data_out_clock = "clock0",
		ram_block1a_113.port_a_data_width = 1,
		ram_block1a_113.port_a_first_address = 114688,
		ram_block1a_113.port_a_first_bit_number = 1,
		ram_block1a_113.port_a_last_address = 122879,
		ram_block1a_113.port_a_logical_ram_depth = 307200,
		ram_block1a_113.port_a_logical_ram_width = 8,
		ram_block1a_113.ram_block_type = "AUTO",
		ram_block1a_113.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_114
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_114portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_114.clk0_core_clock_enable = "ena0",
		ram_block1a_114.clk0_input_clock_enable = "none",
		ram_block1a_114.clk0_output_clock_enable = "none",
		ram_block1a_114.connectivity_checking = "OFF",
		ram_block1a_114.init_file = "../background.mif",
		ram_block1a_114.init_file_layout = "port_a",
		ram_block1a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_114.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_114.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_114.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_114.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_114.operation_mode = "rom",
		ram_block1a_114.port_a_address_clear = "none",
		ram_block1a_114.port_a_address_width = 13,
		ram_block1a_114.port_a_data_out_clear = "none",
		ram_block1a_114.port_a_data_out_clock = "clock0",
		ram_block1a_114.port_a_data_width = 1,
		ram_block1a_114.port_a_first_address = 114688,
		ram_block1a_114.port_a_first_bit_number = 2,
		ram_block1a_114.port_a_last_address = 122879,
		ram_block1a_114.port_a_logical_ram_depth = 307200,
		ram_block1a_114.port_a_logical_ram_width = 8,
		ram_block1a_114.ram_block_type = "AUTO",
		ram_block1a_114.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_115
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_115portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_115.clk0_core_clock_enable = "ena0",
		ram_block1a_115.clk0_input_clock_enable = "none",
		ram_block1a_115.clk0_output_clock_enable = "none",
		ram_block1a_115.connectivity_checking = "OFF",
		ram_block1a_115.init_file = "../background.mif",
		ram_block1a_115.init_file_layout = "port_a",
		ram_block1a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_115.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_115.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_115.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_115.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_115.operation_mode = "rom",
		ram_block1a_115.port_a_address_clear = "none",
		ram_block1a_115.port_a_address_width = 13,
		ram_block1a_115.port_a_data_out_clear = "none",
		ram_block1a_115.port_a_data_out_clock = "clock0",
		ram_block1a_115.port_a_data_width = 1,
		ram_block1a_115.port_a_first_address = 114688,
		ram_block1a_115.port_a_first_bit_number = 3,
		ram_block1a_115.port_a_last_address = 122879,
		ram_block1a_115.port_a_logical_ram_depth = 307200,
		ram_block1a_115.port_a_logical_ram_width = 8,
		ram_block1a_115.ram_block_type = "AUTO",
		ram_block1a_115.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_116
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_116portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_116.clk0_core_clock_enable = "ena0",
		ram_block1a_116.clk0_input_clock_enable = "none",
		ram_block1a_116.clk0_output_clock_enable = "none",
		ram_block1a_116.connectivity_checking = "OFF",
		ram_block1a_116.init_file = "../background.mif",
		ram_block1a_116.init_file_layout = "port_a",
		ram_block1a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_116.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_116.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_116.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_116.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_116.operation_mode = "rom",
		ram_block1a_116.port_a_address_clear = "none",
		ram_block1a_116.port_a_address_width = 13,
		ram_block1a_116.port_a_data_out_clear = "none",
		ram_block1a_116.port_a_data_out_clock = "clock0",
		ram_block1a_116.port_a_data_width = 1,
		ram_block1a_116.port_a_first_address = 114688,
		ram_block1a_116.port_a_first_bit_number = 4,
		ram_block1a_116.port_a_last_address = 122879,
		ram_block1a_116.port_a_logical_ram_depth = 307200,
		ram_block1a_116.port_a_logical_ram_width = 8,
		ram_block1a_116.ram_block_type = "AUTO",
		ram_block1a_116.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_117
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_117portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_117.clk0_core_clock_enable = "ena0",
		ram_block1a_117.clk0_input_clock_enable = "none",
		ram_block1a_117.clk0_output_clock_enable = "none",
		ram_block1a_117.connectivity_checking = "OFF",
		ram_block1a_117.init_file = "../background.mif",
		ram_block1a_117.init_file_layout = "port_a",
		ram_block1a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_117.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_117.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_117.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_117.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_117.operation_mode = "rom",
		ram_block1a_117.port_a_address_clear = "none",
		ram_block1a_117.port_a_address_width = 13,
		ram_block1a_117.port_a_data_out_clear = "none",
		ram_block1a_117.port_a_data_out_clock = "clock0",
		ram_block1a_117.port_a_data_width = 1,
		ram_block1a_117.port_a_first_address = 114688,
		ram_block1a_117.port_a_first_bit_number = 5,
		ram_block1a_117.port_a_last_address = 122879,
		ram_block1a_117.port_a_logical_ram_depth = 307200,
		ram_block1a_117.port_a_logical_ram_width = 8,
		ram_block1a_117.ram_block_type = "AUTO",
		ram_block1a_117.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_118
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_118portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_118.clk0_core_clock_enable = "ena0",
		ram_block1a_118.clk0_input_clock_enable = "none",
		ram_block1a_118.clk0_output_clock_enable = "none",
		ram_block1a_118.connectivity_checking = "OFF",
		ram_block1a_118.init_file = "../background.mif",
		ram_block1a_118.init_file_layout = "port_a",
		ram_block1a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_118.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_118.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_118.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_118.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_118.operation_mode = "rom",
		ram_block1a_118.port_a_address_clear = "none",
		ram_block1a_118.port_a_address_width = 13,
		ram_block1a_118.port_a_data_out_clear = "none",
		ram_block1a_118.port_a_data_out_clock = "clock0",
		ram_block1a_118.port_a_data_width = 1,
		ram_block1a_118.port_a_first_address = 114688,
		ram_block1a_118.port_a_first_bit_number = 6,
		ram_block1a_118.port_a_last_address = 122879,
		ram_block1a_118.port_a_logical_ram_depth = 307200,
		ram_block1a_118.port_a_logical_ram_width = 8,
		ram_block1a_118.ram_block_type = "AUTO",
		ram_block1a_118.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_119
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_119portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_119.clk0_core_clock_enable = "ena0",
		ram_block1a_119.clk0_input_clock_enable = "none",
		ram_block1a_119.clk0_output_clock_enable = "none",
		ram_block1a_119.connectivity_checking = "OFF",
		ram_block1a_119.init_file = "../background.mif",
		ram_block1a_119.init_file_layout = "port_a",
		ram_block1a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_119.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_119.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_119.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_119.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_119.operation_mode = "rom",
		ram_block1a_119.port_a_address_clear = "none",
		ram_block1a_119.port_a_address_width = 13,
		ram_block1a_119.port_a_data_out_clear = "none",
		ram_block1a_119.port_a_data_out_clock = "clock0",
		ram_block1a_119.port_a_data_width = 1,
		ram_block1a_119.port_a_first_address = 114688,
		ram_block1a_119.port_a_first_bit_number = 7,
		ram_block1a_119.port_a_last_address = 122879,
		ram_block1a_119.port_a_logical_ram_depth = 307200,
		ram_block1a_119.port_a_logical_ram_width = 8,
		ram_block1a_119.ram_block_type = "AUTO",
		ram_block1a_119.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_120
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_120portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_120.clk0_core_clock_enable = "ena0",
		ram_block1a_120.clk0_input_clock_enable = "none",
		ram_block1a_120.clk0_output_clock_enable = "none",
		ram_block1a_120.connectivity_checking = "OFF",
		ram_block1a_120.init_file = "../background.mif",
		ram_block1a_120.init_file_layout = "port_a",
		ram_block1a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_120.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_120.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_120.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_120.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_120.operation_mode = "rom",
		ram_block1a_120.port_a_address_clear = "none",
		ram_block1a_120.port_a_address_width = 13,
		ram_block1a_120.port_a_data_out_clear = "none",
		ram_block1a_120.port_a_data_out_clock = "clock0",
		ram_block1a_120.port_a_data_width = 1,
		ram_block1a_120.port_a_first_address = 122880,
		ram_block1a_120.port_a_first_bit_number = 0,
		ram_block1a_120.port_a_last_address = 131071,
		ram_block1a_120.port_a_logical_ram_depth = 307200,
		ram_block1a_120.port_a_logical_ram_width = 8,
		ram_block1a_120.ram_block_type = "AUTO",
		ram_block1a_120.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_121
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_121portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_121.clk0_core_clock_enable = "ena0",
		ram_block1a_121.clk0_input_clock_enable = "none",
		ram_block1a_121.clk0_output_clock_enable = "none",
		ram_block1a_121.connectivity_checking = "OFF",
		ram_block1a_121.init_file = "../background.mif",
		ram_block1a_121.init_file_layout = "port_a",
		ram_block1a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_121.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_121.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_121.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_121.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_121.operation_mode = "rom",
		ram_block1a_121.port_a_address_clear = "none",
		ram_block1a_121.port_a_address_width = 13,
		ram_block1a_121.port_a_data_out_clear = "none",
		ram_block1a_121.port_a_data_out_clock = "clock0",
		ram_block1a_121.port_a_data_width = 1,
		ram_block1a_121.port_a_first_address = 122880,
		ram_block1a_121.port_a_first_bit_number = 1,
		ram_block1a_121.port_a_last_address = 131071,
		ram_block1a_121.port_a_logical_ram_depth = 307200,
		ram_block1a_121.port_a_logical_ram_width = 8,
		ram_block1a_121.ram_block_type = "AUTO",
		ram_block1a_121.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_122
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_122portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_122.clk0_core_clock_enable = "ena0",
		ram_block1a_122.clk0_input_clock_enable = "none",
		ram_block1a_122.clk0_output_clock_enable = "none",
		ram_block1a_122.connectivity_checking = "OFF",
		ram_block1a_122.init_file = "../background.mif",
		ram_block1a_122.init_file_layout = "port_a",
		ram_block1a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_122.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_122.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_122.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_122.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_122.operation_mode = "rom",
		ram_block1a_122.port_a_address_clear = "none",
		ram_block1a_122.port_a_address_width = 13,
		ram_block1a_122.port_a_data_out_clear = "none",
		ram_block1a_122.port_a_data_out_clock = "clock0",
		ram_block1a_122.port_a_data_width = 1,
		ram_block1a_122.port_a_first_address = 122880,
		ram_block1a_122.port_a_first_bit_number = 2,
		ram_block1a_122.port_a_last_address = 131071,
		ram_block1a_122.port_a_logical_ram_depth = 307200,
		ram_block1a_122.port_a_logical_ram_width = 8,
		ram_block1a_122.ram_block_type = "AUTO",
		ram_block1a_122.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_123
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_123portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_123.clk0_core_clock_enable = "ena0",
		ram_block1a_123.clk0_input_clock_enable = "none",
		ram_block1a_123.clk0_output_clock_enable = "none",
		ram_block1a_123.connectivity_checking = "OFF",
		ram_block1a_123.init_file = "../background.mif",
		ram_block1a_123.init_file_layout = "port_a",
		ram_block1a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_123.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_123.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_123.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_123.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_123.operation_mode = "rom",
		ram_block1a_123.port_a_address_clear = "none",
		ram_block1a_123.port_a_address_width = 13,
		ram_block1a_123.port_a_data_out_clear = "none",
		ram_block1a_123.port_a_data_out_clock = "clock0",
		ram_block1a_123.port_a_data_width = 1,
		ram_block1a_123.port_a_first_address = 122880,
		ram_block1a_123.port_a_first_bit_number = 3,
		ram_block1a_123.port_a_last_address = 131071,
		ram_block1a_123.port_a_logical_ram_depth = 307200,
		ram_block1a_123.port_a_logical_ram_width = 8,
		ram_block1a_123.ram_block_type = "AUTO",
		ram_block1a_123.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_124
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_124portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_124.clk0_core_clock_enable = "ena0",
		ram_block1a_124.clk0_input_clock_enable = "none",
		ram_block1a_124.clk0_output_clock_enable = "none",
		ram_block1a_124.connectivity_checking = "OFF",
		ram_block1a_124.init_file = "../background.mif",
		ram_block1a_124.init_file_layout = "port_a",
		ram_block1a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_124.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_124.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_124.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_124.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_124.operation_mode = "rom",
		ram_block1a_124.port_a_address_clear = "none",
		ram_block1a_124.port_a_address_width = 13,
		ram_block1a_124.port_a_data_out_clear = "none",
		ram_block1a_124.port_a_data_out_clock = "clock0",
		ram_block1a_124.port_a_data_width = 1,
		ram_block1a_124.port_a_first_address = 122880,
		ram_block1a_124.port_a_first_bit_number = 4,
		ram_block1a_124.port_a_last_address = 131071,
		ram_block1a_124.port_a_logical_ram_depth = 307200,
		ram_block1a_124.port_a_logical_ram_width = 8,
		ram_block1a_124.ram_block_type = "AUTO",
		ram_block1a_124.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_125
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_125portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_125.clk0_core_clock_enable = "ena0",
		ram_block1a_125.clk0_input_clock_enable = "none",
		ram_block1a_125.clk0_output_clock_enable = "none",
		ram_block1a_125.connectivity_checking = "OFF",
		ram_block1a_125.init_file = "../background.mif",
		ram_block1a_125.init_file_layout = "port_a",
		ram_block1a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_125.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_125.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_125.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_125.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_125.operation_mode = "rom",
		ram_block1a_125.port_a_address_clear = "none",
		ram_block1a_125.port_a_address_width = 13,
		ram_block1a_125.port_a_data_out_clear = "none",
		ram_block1a_125.port_a_data_out_clock = "clock0",
		ram_block1a_125.port_a_data_width = 1,
		ram_block1a_125.port_a_first_address = 122880,
		ram_block1a_125.port_a_first_bit_number = 5,
		ram_block1a_125.port_a_last_address = 131071,
		ram_block1a_125.port_a_logical_ram_depth = 307200,
		ram_block1a_125.port_a_logical_ram_width = 8,
		ram_block1a_125.ram_block_type = "AUTO",
		ram_block1a_125.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_126
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_126portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_126.clk0_core_clock_enable = "ena0",
		ram_block1a_126.clk0_input_clock_enable = "none",
		ram_block1a_126.clk0_output_clock_enable = "none",
		ram_block1a_126.connectivity_checking = "OFF",
		ram_block1a_126.init_file = "../background.mif",
		ram_block1a_126.init_file_layout = "port_a",
		ram_block1a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_126.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_126.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_126.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_126.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_126.operation_mode = "rom",
		ram_block1a_126.port_a_address_clear = "none",
		ram_block1a_126.port_a_address_width = 13,
		ram_block1a_126.port_a_data_out_clear = "none",
		ram_block1a_126.port_a_data_out_clock = "clock0",
		ram_block1a_126.port_a_data_width = 1,
		ram_block1a_126.port_a_first_address = 122880,
		ram_block1a_126.port_a_first_bit_number = 6,
		ram_block1a_126.port_a_last_address = 131071,
		ram_block1a_126.port_a_logical_ram_depth = 307200,
		ram_block1a_126.port_a_logical_ram_width = 8,
		ram_block1a_126.ram_block_type = "AUTO",
		ram_block1a_126.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_127
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_127portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_127.clk0_core_clock_enable = "ena0",
		ram_block1a_127.clk0_input_clock_enable = "none",
		ram_block1a_127.clk0_output_clock_enable = "none",
		ram_block1a_127.connectivity_checking = "OFF",
		ram_block1a_127.init_file = "../background.mif",
		ram_block1a_127.init_file_layout = "port_a",
		ram_block1a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_127.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_127.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_127.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_127.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_127.operation_mode = "rom",
		ram_block1a_127.port_a_address_clear = "none",
		ram_block1a_127.port_a_address_width = 13,
		ram_block1a_127.port_a_data_out_clear = "none",
		ram_block1a_127.port_a_data_out_clock = "clock0",
		ram_block1a_127.port_a_data_width = 1,
		ram_block1a_127.port_a_first_address = 122880,
		ram_block1a_127.port_a_first_bit_number = 7,
		ram_block1a_127.port_a_last_address = 131071,
		ram_block1a_127.port_a_logical_ram_depth = 307200,
		ram_block1a_127.port_a_logical_ram_width = 8,
		ram_block1a_127.ram_block_type = "AUTO",
		ram_block1a_127.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_128
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_128portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_128.clk0_core_clock_enable = "ena0",
		ram_block1a_128.clk0_input_clock_enable = "none",
		ram_block1a_128.clk0_output_clock_enable = "none",
		ram_block1a_128.connectivity_checking = "OFF",
		ram_block1a_128.init_file = "../background.mif",
		ram_block1a_128.init_file_layout = "port_a",
		ram_block1a_128.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_128.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_128.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_128.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_128.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_128.operation_mode = "rom",
		ram_block1a_128.port_a_address_clear = "none",
		ram_block1a_128.port_a_address_width = 13,
		ram_block1a_128.port_a_data_out_clear = "none",
		ram_block1a_128.port_a_data_out_clock = "clock0",
		ram_block1a_128.port_a_data_width = 1,
		ram_block1a_128.port_a_first_address = 131072,
		ram_block1a_128.port_a_first_bit_number = 0,
		ram_block1a_128.port_a_last_address = 139263,
		ram_block1a_128.port_a_logical_ram_depth = 307200,
		ram_block1a_128.port_a_logical_ram_width = 8,
		ram_block1a_128.ram_block_type = "AUTO",
		ram_block1a_128.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_129
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_129portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_129.clk0_core_clock_enable = "ena0",
		ram_block1a_129.clk0_input_clock_enable = "none",
		ram_block1a_129.clk0_output_clock_enable = "none",
		ram_block1a_129.connectivity_checking = "OFF",
		ram_block1a_129.init_file = "../background.mif",
		ram_block1a_129.init_file_layout = "port_a",
		ram_block1a_129.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_129.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_129.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_129.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_129.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_129.operation_mode = "rom",
		ram_block1a_129.port_a_address_clear = "none",
		ram_block1a_129.port_a_address_width = 13,
		ram_block1a_129.port_a_data_out_clear = "none",
		ram_block1a_129.port_a_data_out_clock = "clock0",
		ram_block1a_129.port_a_data_width = 1,
		ram_block1a_129.port_a_first_address = 131072,
		ram_block1a_129.port_a_first_bit_number = 1,
		ram_block1a_129.port_a_last_address = 139263,
		ram_block1a_129.port_a_logical_ram_depth = 307200,
		ram_block1a_129.port_a_logical_ram_width = 8,
		ram_block1a_129.ram_block_type = "AUTO",
		ram_block1a_129.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_130
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_130portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_130.clk0_core_clock_enable = "ena0",
		ram_block1a_130.clk0_input_clock_enable = "none",
		ram_block1a_130.clk0_output_clock_enable = "none",
		ram_block1a_130.connectivity_checking = "OFF",
		ram_block1a_130.init_file = "../background.mif",
		ram_block1a_130.init_file_layout = "port_a",
		ram_block1a_130.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_130.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_130.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_130.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_130.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_130.operation_mode = "rom",
		ram_block1a_130.port_a_address_clear = "none",
		ram_block1a_130.port_a_address_width = 13,
		ram_block1a_130.port_a_data_out_clear = "none",
		ram_block1a_130.port_a_data_out_clock = "clock0",
		ram_block1a_130.port_a_data_width = 1,
		ram_block1a_130.port_a_first_address = 131072,
		ram_block1a_130.port_a_first_bit_number = 2,
		ram_block1a_130.port_a_last_address = 139263,
		ram_block1a_130.port_a_logical_ram_depth = 307200,
		ram_block1a_130.port_a_logical_ram_width = 8,
		ram_block1a_130.ram_block_type = "AUTO",
		ram_block1a_130.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_131
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_131portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_131.clk0_core_clock_enable = "ena0",
		ram_block1a_131.clk0_input_clock_enable = "none",
		ram_block1a_131.clk0_output_clock_enable = "none",
		ram_block1a_131.connectivity_checking = "OFF",
		ram_block1a_131.init_file = "../background.mif",
		ram_block1a_131.init_file_layout = "port_a",
		ram_block1a_131.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_131.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_131.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_131.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_131.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_131.operation_mode = "rom",
		ram_block1a_131.port_a_address_clear = "none",
		ram_block1a_131.port_a_address_width = 13,
		ram_block1a_131.port_a_data_out_clear = "none",
		ram_block1a_131.port_a_data_out_clock = "clock0",
		ram_block1a_131.port_a_data_width = 1,
		ram_block1a_131.port_a_first_address = 131072,
		ram_block1a_131.port_a_first_bit_number = 3,
		ram_block1a_131.port_a_last_address = 139263,
		ram_block1a_131.port_a_logical_ram_depth = 307200,
		ram_block1a_131.port_a_logical_ram_width = 8,
		ram_block1a_131.ram_block_type = "AUTO",
		ram_block1a_131.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_132
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_132portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_132.clk0_core_clock_enable = "ena0",
		ram_block1a_132.clk0_input_clock_enable = "none",
		ram_block1a_132.clk0_output_clock_enable = "none",
		ram_block1a_132.connectivity_checking = "OFF",
		ram_block1a_132.init_file = "../background.mif",
		ram_block1a_132.init_file_layout = "port_a",
		ram_block1a_132.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_132.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_132.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_132.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_132.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_132.operation_mode = "rom",
		ram_block1a_132.port_a_address_clear = "none",
		ram_block1a_132.port_a_address_width = 13,
		ram_block1a_132.port_a_data_out_clear = "none",
		ram_block1a_132.port_a_data_out_clock = "clock0",
		ram_block1a_132.port_a_data_width = 1,
		ram_block1a_132.port_a_first_address = 131072,
		ram_block1a_132.port_a_first_bit_number = 4,
		ram_block1a_132.port_a_last_address = 139263,
		ram_block1a_132.port_a_logical_ram_depth = 307200,
		ram_block1a_132.port_a_logical_ram_width = 8,
		ram_block1a_132.ram_block_type = "AUTO",
		ram_block1a_132.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_133
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_133portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_133.clk0_core_clock_enable = "ena0",
		ram_block1a_133.clk0_input_clock_enable = "none",
		ram_block1a_133.clk0_output_clock_enable = "none",
		ram_block1a_133.connectivity_checking = "OFF",
		ram_block1a_133.init_file = "../background.mif",
		ram_block1a_133.init_file_layout = "port_a",
		ram_block1a_133.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_133.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_133.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_133.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_133.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_133.operation_mode = "rom",
		ram_block1a_133.port_a_address_clear = "none",
		ram_block1a_133.port_a_address_width = 13,
		ram_block1a_133.port_a_data_out_clear = "none",
		ram_block1a_133.port_a_data_out_clock = "clock0",
		ram_block1a_133.port_a_data_width = 1,
		ram_block1a_133.port_a_first_address = 131072,
		ram_block1a_133.port_a_first_bit_number = 5,
		ram_block1a_133.port_a_last_address = 139263,
		ram_block1a_133.port_a_logical_ram_depth = 307200,
		ram_block1a_133.port_a_logical_ram_width = 8,
		ram_block1a_133.ram_block_type = "AUTO",
		ram_block1a_133.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_134
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_134portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_134.clk0_core_clock_enable = "ena0",
		ram_block1a_134.clk0_input_clock_enable = "none",
		ram_block1a_134.clk0_output_clock_enable = "none",
		ram_block1a_134.connectivity_checking = "OFF",
		ram_block1a_134.init_file = "../background.mif",
		ram_block1a_134.init_file_layout = "port_a",
		ram_block1a_134.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_134.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_134.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_134.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_134.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_134.operation_mode = "rom",
		ram_block1a_134.port_a_address_clear = "none",
		ram_block1a_134.port_a_address_width = 13,
		ram_block1a_134.port_a_data_out_clear = "none",
		ram_block1a_134.port_a_data_out_clock = "clock0",
		ram_block1a_134.port_a_data_width = 1,
		ram_block1a_134.port_a_first_address = 131072,
		ram_block1a_134.port_a_first_bit_number = 6,
		ram_block1a_134.port_a_last_address = 139263,
		ram_block1a_134.port_a_logical_ram_depth = 307200,
		ram_block1a_134.port_a_logical_ram_width = 8,
		ram_block1a_134.ram_block_type = "AUTO",
		ram_block1a_134.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_135
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_135portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_135.clk0_core_clock_enable = "ena0",
		ram_block1a_135.clk0_input_clock_enable = "none",
		ram_block1a_135.clk0_output_clock_enable = "none",
		ram_block1a_135.connectivity_checking = "OFF",
		ram_block1a_135.init_file = "../background.mif",
		ram_block1a_135.init_file_layout = "port_a",
		ram_block1a_135.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_135.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_135.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_135.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_135.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_135.operation_mode = "rom",
		ram_block1a_135.port_a_address_clear = "none",
		ram_block1a_135.port_a_address_width = 13,
		ram_block1a_135.port_a_data_out_clear = "none",
		ram_block1a_135.port_a_data_out_clock = "clock0",
		ram_block1a_135.port_a_data_width = 1,
		ram_block1a_135.port_a_first_address = 131072,
		ram_block1a_135.port_a_first_bit_number = 7,
		ram_block1a_135.port_a_last_address = 139263,
		ram_block1a_135.port_a_logical_ram_depth = 307200,
		ram_block1a_135.port_a_logical_ram_width = 8,
		ram_block1a_135.ram_block_type = "AUTO",
		ram_block1a_135.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_136
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_136portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_136.clk0_core_clock_enable = "ena0",
		ram_block1a_136.clk0_input_clock_enable = "none",
		ram_block1a_136.clk0_output_clock_enable = "none",
		ram_block1a_136.connectivity_checking = "OFF",
		ram_block1a_136.init_file = "../background.mif",
		ram_block1a_136.init_file_layout = "port_a",
		ram_block1a_136.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_136.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_136.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_136.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_136.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_136.operation_mode = "rom",
		ram_block1a_136.port_a_address_clear = "none",
		ram_block1a_136.port_a_address_width = 13,
		ram_block1a_136.port_a_data_out_clear = "none",
		ram_block1a_136.port_a_data_out_clock = "clock0",
		ram_block1a_136.port_a_data_width = 1,
		ram_block1a_136.port_a_first_address = 139264,
		ram_block1a_136.port_a_first_bit_number = 0,
		ram_block1a_136.port_a_last_address = 147455,
		ram_block1a_136.port_a_logical_ram_depth = 307200,
		ram_block1a_136.port_a_logical_ram_width = 8,
		ram_block1a_136.ram_block_type = "AUTO",
		ram_block1a_136.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_137
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_137portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_137.clk0_core_clock_enable = "ena0",
		ram_block1a_137.clk0_input_clock_enable = "none",
		ram_block1a_137.clk0_output_clock_enable = "none",
		ram_block1a_137.connectivity_checking = "OFF",
		ram_block1a_137.init_file = "../background.mif",
		ram_block1a_137.init_file_layout = "port_a",
		ram_block1a_137.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_137.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_137.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_137.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_137.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_137.operation_mode = "rom",
		ram_block1a_137.port_a_address_clear = "none",
		ram_block1a_137.port_a_address_width = 13,
		ram_block1a_137.port_a_data_out_clear = "none",
		ram_block1a_137.port_a_data_out_clock = "clock0",
		ram_block1a_137.port_a_data_width = 1,
		ram_block1a_137.port_a_first_address = 139264,
		ram_block1a_137.port_a_first_bit_number = 1,
		ram_block1a_137.port_a_last_address = 147455,
		ram_block1a_137.port_a_logical_ram_depth = 307200,
		ram_block1a_137.port_a_logical_ram_width = 8,
		ram_block1a_137.ram_block_type = "AUTO",
		ram_block1a_137.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_138
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_138portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_138.clk0_core_clock_enable = "ena0",
		ram_block1a_138.clk0_input_clock_enable = "none",
		ram_block1a_138.clk0_output_clock_enable = "none",
		ram_block1a_138.connectivity_checking = "OFF",
		ram_block1a_138.init_file = "../background.mif",
		ram_block1a_138.init_file_layout = "port_a",
		ram_block1a_138.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_138.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_138.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_138.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_138.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_138.operation_mode = "rom",
		ram_block1a_138.port_a_address_clear = "none",
		ram_block1a_138.port_a_address_width = 13,
		ram_block1a_138.port_a_data_out_clear = "none",
		ram_block1a_138.port_a_data_out_clock = "clock0",
		ram_block1a_138.port_a_data_width = 1,
		ram_block1a_138.port_a_first_address = 139264,
		ram_block1a_138.port_a_first_bit_number = 2,
		ram_block1a_138.port_a_last_address = 147455,
		ram_block1a_138.port_a_logical_ram_depth = 307200,
		ram_block1a_138.port_a_logical_ram_width = 8,
		ram_block1a_138.ram_block_type = "AUTO",
		ram_block1a_138.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_139
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_139portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_139.clk0_core_clock_enable = "ena0",
		ram_block1a_139.clk0_input_clock_enable = "none",
		ram_block1a_139.clk0_output_clock_enable = "none",
		ram_block1a_139.connectivity_checking = "OFF",
		ram_block1a_139.init_file = "../background.mif",
		ram_block1a_139.init_file_layout = "port_a",
		ram_block1a_139.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_139.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_139.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_139.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_139.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_139.operation_mode = "rom",
		ram_block1a_139.port_a_address_clear = "none",
		ram_block1a_139.port_a_address_width = 13,
		ram_block1a_139.port_a_data_out_clear = "none",
		ram_block1a_139.port_a_data_out_clock = "clock0",
		ram_block1a_139.port_a_data_width = 1,
		ram_block1a_139.port_a_first_address = 139264,
		ram_block1a_139.port_a_first_bit_number = 3,
		ram_block1a_139.port_a_last_address = 147455,
		ram_block1a_139.port_a_logical_ram_depth = 307200,
		ram_block1a_139.port_a_logical_ram_width = 8,
		ram_block1a_139.ram_block_type = "AUTO",
		ram_block1a_139.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_140
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_140portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_140.clk0_core_clock_enable = "ena0",
		ram_block1a_140.clk0_input_clock_enable = "none",
		ram_block1a_140.clk0_output_clock_enable = "none",
		ram_block1a_140.connectivity_checking = "OFF",
		ram_block1a_140.init_file = "../background.mif",
		ram_block1a_140.init_file_layout = "port_a",
		ram_block1a_140.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_140.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_140.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_140.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_140.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_140.operation_mode = "rom",
		ram_block1a_140.port_a_address_clear = "none",
		ram_block1a_140.port_a_address_width = 13,
		ram_block1a_140.port_a_data_out_clear = "none",
		ram_block1a_140.port_a_data_out_clock = "clock0",
		ram_block1a_140.port_a_data_width = 1,
		ram_block1a_140.port_a_first_address = 139264,
		ram_block1a_140.port_a_first_bit_number = 4,
		ram_block1a_140.port_a_last_address = 147455,
		ram_block1a_140.port_a_logical_ram_depth = 307200,
		ram_block1a_140.port_a_logical_ram_width = 8,
		ram_block1a_140.ram_block_type = "AUTO",
		ram_block1a_140.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_141
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_141portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_141.clk0_core_clock_enable = "ena0",
		ram_block1a_141.clk0_input_clock_enable = "none",
		ram_block1a_141.clk0_output_clock_enable = "none",
		ram_block1a_141.connectivity_checking = "OFF",
		ram_block1a_141.init_file = "../background.mif",
		ram_block1a_141.init_file_layout = "port_a",
		ram_block1a_141.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_141.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_141.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_141.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_141.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_141.operation_mode = "rom",
		ram_block1a_141.port_a_address_clear = "none",
		ram_block1a_141.port_a_address_width = 13,
		ram_block1a_141.port_a_data_out_clear = "none",
		ram_block1a_141.port_a_data_out_clock = "clock0",
		ram_block1a_141.port_a_data_width = 1,
		ram_block1a_141.port_a_first_address = 139264,
		ram_block1a_141.port_a_first_bit_number = 5,
		ram_block1a_141.port_a_last_address = 147455,
		ram_block1a_141.port_a_logical_ram_depth = 307200,
		ram_block1a_141.port_a_logical_ram_width = 8,
		ram_block1a_141.ram_block_type = "AUTO",
		ram_block1a_141.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_142
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_142portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_142.clk0_core_clock_enable = "ena0",
		ram_block1a_142.clk0_input_clock_enable = "none",
		ram_block1a_142.clk0_output_clock_enable = "none",
		ram_block1a_142.connectivity_checking = "OFF",
		ram_block1a_142.init_file = "../background.mif",
		ram_block1a_142.init_file_layout = "port_a",
		ram_block1a_142.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_142.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_142.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_142.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_142.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_142.operation_mode = "rom",
		ram_block1a_142.port_a_address_clear = "none",
		ram_block1a_142.port_a_address_width = 13,
		ram_block1a_142.port_a_data_out_clear = "none",
		ram_block1a_142.port_a_data_out_clock = "clock0",
		ram_block1a_142.port_a_data_width = 1,
		ram_block1a_142.port_a_first_address = 139264,
		ram_block1a_142.port_a_first_bit_number = 6,
		ram_block1a_142.port_a_last_address = 147455,
		ram_block1a_142.port_a_logical_ram_depth = 307200,
		ram_block1a_142.port_a_logical_ram_width = 8,
		ram_block1a_142.ram_block_type = "AUTO",
		ram_block1a_142.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_143
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_143portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_143.clk0_core_clock_enable = "ena0",
		ram_block1a_143.clk0_input_clock_enable = "none",
		ram_block1a_143.clk0_output_clock_enable = "none",
		ram_block1a_143.connectivity_checking = "OFF",
		ram_block1a_143.init_file = "../background.mif",
		ram_block1a_143.init_file_layout = "port_a",
		ram_block1a_143.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_143.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_143.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_143.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_143.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_143.operation_mode = "rom",
		ram_block1a_143.port_a_address_clear = "none",
		ram_block1a_143.port_a_address_width = 13,
		ram_block1a_143.port_a_data_out_clear = "none",
		ram_block1a_143.port_a_data_out_clock = "clock0",
		ram_block1a_143.port_a_data_width = 1,
		ram_block1a_143.port_a_first_address = 139264,
		ram_block1a_143.port_a_first_bit_number = 7,
		ram_block1a_143.port_a_last_address = 147455,
		ram_block1a_143.port_a_logical_ram_depth = 307200,
		ram_block1a_143.port_a_logical_ram_width = 8,
		ram_block1a_143.ram_block_type = "AUTO",
		ram_block1a_143.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_144
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_144portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_144.clk0_core_clock_enable = "ena0",
		ram_block1a_144.clk0_input_clock_enable = "none",
		ram_block1a_144.clk0_output_clock_enable = "none",
		ram_block1a_144.connectivity_checking = "OFF",
		ram_block1a_144.init_file = "../background.mif",
		ram_block1a_144.init_file_layout = "port_a",
		ram_block1a_144.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_144.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_144.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_144.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_144.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_144.operation_mode = "rom",
		ram_block1a_144.port_a_address_clear = "none",
		ram_block1a_144.port_a_address_width = 13,
		ram_block1a_144.port_a_data_out_clear = "none",
		ram_block1a_144.port_a_data_out_clock = "clock0",
		ram_block1a_144.port_a_data_width = 1,
		ram_block1a_144.port_a_first_address = 147456,
		ram_block1a_144.port_a_first_bit_number = 0,
		ram_block1a_144.port_a_last_address = 155647,
		ram_block1a_144.port_a_logical_ram_depth = 307200,
		ram_block1a_144.port_a_logical_ram_width = 8,
		ram_block1a_144.ram_block_type = "AUTO",
		ram_block1a_144.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_145
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_145portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_145.clk0_core_clock_enable = "ena0",
		ram_block1a_145.clk0_input_clock_enable = "none",
		ram_block1a_145.clk0_output_clock_enable = "none",
		ram_block1a_145.connectivity_checking = "OFF",
		ram_block1a_145.init_file = "../background.mif",
		ram_block1a_145.init_file_layout = "port_a",
		ram_block1a_145.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_145.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_145.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_145.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_145.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_145.operation_mode = "rom",
		ram_block1a_145.port_a_address_clear = "none",
		ram_block1a_145.port_a_address_width = 13,
		ram_block1a_145.port_a_data_out_clear = "none",
		ram_block1a_145.port_a_data_out_clock = "clock0",
		ram_block1a_145.port_a_data_width = 1,
		ram_block1a_145.port_a_first_address = 147456,
		ram_block1a_145.port_a_first_bit_number = 1,
		ram_block1a_145.port_a_last_address = 155647,
		ram_block1a_145.port_a_logical_ram_depth = 307200,
		ram_block1a_145.port_a_logical_ram_width = 8,
		ram_block1a_145.ram_block_type = "AUTO",
		ram_block1a_145.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_146
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_146portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_146.clk0_core_clock_enable = "ena0",
		ram_block1a_146.clk0_input_clock_enable = "none",
		ram_block1a_146.clk0_output_clock_enable = "none",
		ram_block1a_146.connectivity_checking = "OFF",
		ram_block1a_146.init_file = "../background.mif",
		ram_block1a_146.init_file_layout = "port_a",
		ram_block1a_146.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_146.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_146.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_146.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_146.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_146.operation_mode = "rom",
		ram_block1a_146.port_a_address_clear = "none",
		ram_block1a_146.port_a_address_width = 13,
		ram_block1a_146.port_a_data_out_clear = "none",
		ram_block1a_146.port_a_data_out_clock = "clock0",
		ram_block1a_146.port_a_data_width = 1,
		ram_block1a_146.port_a_first_address = 147456,
		ram_block1a_146.port_a_first_bit_number = 2,
		ram_block1a_146.port_a_last_address = 155647,
		ram_block1a_146.port_a_logical_ram_depth = 307200,
		ram_block1a_146.port_a_logical_ram_width = 8,
		ram_block1a_146.ram_block_type = "AUTO",
		ram_block1a_146.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_147
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_147portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_147.clk0_core_clock_enable = "ena0",
		ram_block1a_147.clk0_input_clock_enable = "none",
		ram_block1a_147.clk0_output_clock_enable = "none",
		ram_block1a_147.connectivity_checking = "OFF",
		ram_block1a_147.init_file = "../background.mif",
		ram_block1a_147.init_file_layout = "port_a",
		ram_block1a_147.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_147.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_147.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_147.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_147.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_147.operation_mode = "rom",
		ram_block1a_147.port_a_address_clear = "none",
		ram_block1a_147.port_a_address_width = 13,
		ram_block1a_147.port_a_data_out_clear = "none",
		ram_block1a_147.port_a_data_out_clock = "clock0",
		ram_block1a_147.port_a_data_width = 1,
		ram_block1a_147.port_a_first_address = 147456,
		ram_block1a_147.port_a_first_bit_number = 3,
		ram_block1a_147.port_a_last_address = 155647,
		ram_block1a_147.port_a_logical_ram_depth = 307200,
		ram_block1a_147.port_a_logical_ram_width = 8,
		ram_block1a_147.ram_block_type = "AUTO",
		ram_block1a_147.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_148
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_148portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_148.clk0_core_clock_enable = "ena0",
		ram_block1a_148.clk0_input_clock_enable = "none",
		ram_block1a_148.clk0_output_clock_enable = "none",
		ram_block1a_148.connectivity_checking = "OFF",
		ram_block1a_148.init_file = "../background.mif",
		ram_block1a_148.init_file_layout = "port_a",
		ram_block1a_148.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_148.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_148.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_148.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_148.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_148.operation_mode = "rom",
		ram_block1a_148.port_a_address_clear = "none",
		ram_block1a_148.port_a_address_width = 13,
		ram_block1a_148.port_a_data_out_clear = "none",
		ram_block1a_148.port_a_data_out_clock = "clock0",
		ram_block1a_148.port_a_data_width = 1,
		ram_block1a_148.port_a_first_address = 147456,
		ram_block1a_148.port_a_first_bit_number = 4,
		ram_block1a_148.port_a_last_address = 155647,
		ram_block1a_148.port_a_logical_ram_depth = 307200,
		ram_block1a_148.port_a_logical_ram_width = 8,
		ram_block1a_148.ram_block_type = "AUTO",
		ram_block1a_148.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_149
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_149portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_149.clk0_core_clock_enable = "ena0",
		ram_block1a_149.clk0_input_clock_enable = "none",
		ram_block1a_149.clk0_output_clock_enable = "none",
		ram_block1a_149.connectivity_checking = "OFF",
		ram_block1a_149.init_file = "../background.mif",
		ram_block1a_149.init_file_layout = "port_a",
		ram_block1a_149.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_149.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_149.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_149.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_149.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_149.operation_mode = "rom",
		ram_block1a_149.port_a_address_clear = "none",
		ram_block1a_149.port_a_address_width = 13,
		ram_block1a_149.port_a_data_out_clear = "none",
		ram_block1a_149.port_a_data_out_clock = "clock0",
		ram_block1a_149.port_a_data_width = 1,
		ram_block1a_149.port_a_first_address = 147456,
		ram_block1a_149.port_a_first_bit_number = 5,
		ram_block1a_149.port_a_last_address = 155647,
		ram_block1a_149.port_a_logical_ram_depth = 307200,
		ram_block1a_149.port_a_logical_ram_width = 8,
		ram_block1a_149.ram_block_type = "AUTO",
		ram_block1a_149.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_150
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_150portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_150.clk0_core_clock_enable = "ena0",
		ram_block1a_150.clk0_input_clock_enable = "none",
		ram_block1a_150.clk0_output_clock_enable = "none",
		ram_block1a_150.connectivity_checking = "OFF",
		ram_block1a_150.init_file = "../background.mif",
		ram_block1a_150.init_file_layout = "port_a",
		ram_block1a_150.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_150.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_150.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_150.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_150.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_150.operation_mode = "rom",
		ram_block1a_150.port_a_address_clear = "none",
		ram_block1a_150.port_a_address_width = 13,
		ram_block1a_150.port_a_data_out_clear = "none",
		ram_block1a_150.port_a_data_out_clock = "clock0",
		ram_block1a_150.port_a_data_width = 1,
		ram_block1a_150.port_a_first_address = 147456,
		ram_block1a_150.port_a_first_bit_number = 6,
		ram_block1a_150.port_a_last_address = 155647,
		ram_block1a_150.port_a_logical_ram_depth = 307200,
		ram_block1a_150.port_a_logical_ram_width = 8,
		ram_block1a_150.ram_block_type = "AUTO",
		ram_block1a_150.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_151
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_151portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_151.clk0_core_clock_enable = "ena0",
		ram_block1a_151.clk0_input_clock_enable = "none",
		ram_block1a_151.clk0_output_clock_enable = "none",
		ram_block1a_151.connectivity_checking = "OFF",
		ram_block1a_151.init_file = "../background.mif",
		ram_block1a_151.init_file_layout = "port_a",
		ram_block1a_151.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_151.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_151.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_151.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_151.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_151.operation_mode = "rom",
		ram_block1a_151.port_a_address_clear = "none",
		ram_block1a_151.port_a_address_width = 13,
		ram_block1a_151.port_a_data_out_clear = "none",
		ram_block1a_151.port_a_data_out_clock = "clock0",
		ram_block1a_151.port_a_data_width = 1,
		ram_block1a_151.port_a_first_address = 147456,
		ram_block1a_151.port_a_first_bit_number = 7,
		ram_block1a_151.port_a_last_address = 155647,
		ram_block1a_151.port_a_logical_ram_depth = 307200,
		ram_block1a_151.port_a_logical_ram_width = 8,
		ram_block1a_151.ram_block_type = "AUTO",
		ram_block1a_151.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_152
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_152portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_152.clk0_core_clock_enable = "ena0",
		ram_block1a_152.clk0_input_clock_enable = "none",
		ram_block1a_152.clk0_output_clock_enable = "none",
		ram_block1a_152.connectivity_checking = "OFF",
		ram_block1a_152.init_file = "../background.mif",
		ram_block1a_152.init_file_layout = "port_a",
		ram_block1a_152.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_152.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_152.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_152.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_152.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_152.operation_mode = "rom",
		ram_block1a_152.port_a_address_clear = "none",
		ram_block1a_152.port_a_address_width = 13,
		ram_block1a_152.port_a_data_out_clear = "none",
		ram_block1a_152.port_a_data_out_clock = "clock0",
		ram_block1a_152.port_a_data_width = 1,
		ram_block1a_152.port_a_first_address = 155648,
		ram_block1a_152.port_a_first_bit_number = 0,
		ram_block1a_152.port_a_last_address = 163839,
		ram_block1a_152.port_a_logical_ram_depth = 307200,
		ram_block1a_152.port_a_logical_ram_width = 8,
		ram_block1a_152.ram_block_type = "AUTO",
		ram_block1a_152.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_153
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_153portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_153.clk0_core_clock_enable = "ena0",
		ram_block1a_153.clk0_input_clock_enable = "none",
		ram_block1a_153.clk0_output_clock_enable = "none",
		ram_block1a_153.connectivity_checking = "OFF",
		ram_block1a_153.init_file = "../background.mif",
		ram_block1a_153.init_file_layout = "port_a",
		ram_block1a_153.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_153.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_153.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_153.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_153.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_153.operation_mode = "rom",
		ram_block1a_153.port_a_address_clear = "none",
		ram_block1a_153.port_a_address_width = 13,
		ram_block1a_153.port_a_data_out_clear = "none",
		ram_block1a_153.port_a_data_out_clock = "clock0",
		ram_block1a_153.port_a_data_width = 1,
		ram_block1a_153.port_a_first_address = 155648,
		ram_block1a_153.port_a_first_bit_number = 1,
		ram_block1a_153.port_a_last_address = 163839,
		ram_block1a_153.port_a_logical_ram_depth = 307200,
		ram_block1a_153.port_a_logical_ram_width = 8,
		ram_block1a_153.ram_block_type = "AUTO",
		ram_block1a_153.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_154
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_154portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_154.clk0_core_clock_enable = "ena0",
		ram_block1a_154.clk0_input_clock_enable = "none",
		ram_block1a_154.clk0_output_clock_enable = "none",
		ram_block1a_154.connectivity_checking = "OFF",
		ram_block1a_154.init_file = "../background.mif",
		ram_block1a_154.init_file_layout = "port_a",
		ram_block1a_154.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_154.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_154.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_154.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_154.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_154.operation_mode = "rom",
		ram_block1a_154.port_a_address_clear = "none",
		ram_block1a_154.port_a_address_width = 13,
		ram_block1a_154.port_a_data_out_clear = "none",
		ram_block1a_154.port_a_data_out_clock = "clock0",
		ram_block1a_154.port_a_data_width = 1,
		ram_block1a_154.port_a_first_address = 155648,
		ram_block1a_154.port_a_first_bit_number = 2,
		ram_block1a_154.port_a_last_address = 163839,
		ram_block1a_154.port_a_logical_ram_depth = 307200,
		ram_block1a_154.port_a_logical_ram_width = 8,
		ram_block1a_154.ram_block_type = "AUTO",
		ram_block1a_154.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_155
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_155portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_155.clk0_core_clock_enable = "ena0",
		ram_block1a_155.clk0_input_clock_enable = "none",
		ram_block1a_155.clk0_output_clock_enable = "none",
		ram_block1a_155.connectivity_checking = "OFF",
		ram_block1a_155.init_file = "../background.mif",
		ram_block1a_155.init_file_layout = "port_a",
		ram_block1a_155.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_155.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_155.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_155.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_155.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_155.operation_mode = "rom",
		ram_block1a_155.port_a_address_clear = "none",
		ram_block1a_155.port_a_address_width = 13,
		ram_block1a_155.port_a_data_out_clear = "none",
		ram_block1a_155.port_a_data_out_clock = "clock0",
		ram_block1a_155.port_a_data_width = 1,
		ram_block1a_155.port_a_first_address = 155648,
		ram_block1a_155.port_a_first_bit_number = 3,
		ram_block1a_155.port_a_last_address = 163839,
		ram_block1a_155.port_a_logical_ram_depth = 307200,
		ram_block1a_155.port_a_logical_ram_width = 8,
		ram_block1a_155.ram_block_type = "AUTO",
		ram_block1a_155.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_156
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_156portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_156.clk0_core_clock_enable = "ena0",
		ram_block1a_156.clk0_input_clock_enable = "none",
		ram_block1a_156.clk0_output_clock_enable = "none",
		ram_block1a_156.connectivity_checking = "OFF",
		ram_block1a_156.init_file = "../background.mif",
		ram_block1a_156.init_file_layout = "port_a",
		ram_block1a_156.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_156.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_156.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_156.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_156.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_156.operation_mode = "rom",
		ram_block1a_156.port_a_address_clear = "none",
		ram_block1a_156.port_a_address_width = 13,
		ram_block1a_156.port_a_data_out_clear = "none",
		ram_block1a_156.port_a_data_out_clock = "clock0",
		ram_block1a_156.port_a_data_width = 1,
		ram_block1a_156.port_a_first_address = 155648,
		ram_block1a_156.port_a_first_bit_number = 4,
		ram_block1a_156.port_a_last_address = 163839,
		ram_block1a_156.port_a_logical_ram_depth = 307200,
		ram_block1a_156.port_a_logical_ram_width = 8,
		ram_block1a_156.ram_block_type = "AUTO",
		ram_block1a_156.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_157
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_157portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_157.clk0_core_clock_enable = "ena0",
		ram_block1a_157.clk0_input_clock_enable = "none",
		ram_block1a_157.clk0_output_clock_enable = "none",
		ram_block1a_157.connectivity_checking = "OFF",
		ram_block1a_157.init_file = "../background.mif",
		ram_block1a_157.init_file_layout = "port_a",
		ram_block1a_157.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_157.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_157.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_157.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_157.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_157.operation_mode = "rom",
		ram_block1a_157.port_a_address_clear = "none",
		ram_block1a_157.port_a_address_width = 13,
		ram_block1a_157.port_a_data_out_clear = "none",
		ram_block1a_157.port_a_data_out_clock = "clock0",
		ram_block1a_157.port_a_data_width = 1,
		ram_block1a_157.port_a_first_address = 155648,
		ram_block1a_157.port_a_first_bit_number = 5,
		ram_block1a_157.port_a_last_address = 163839,
		ram_block1a_157.port_a_logical_ram_depth = 307200,
		ram_block1a_157.port_a_logical_ram_width = 8,
		ram_block1a_157.ram_block_type = "AUTO",
		ram_block1a_157.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_158
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_158portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_158.clk0_core_clock_enable = "ena0",
		ram_block1a_158.clk0_input_clock_enable = "none",
		ram_block1a_158.clk0_output_clock_enable = "none",
		ram_block1a_158.connectivity_checking = "OFF",
		ram_block1a_158.init_file = "../background.mif",
		ram_block1a_158.init_file_layout = "port_a",
		ram_block1a_158.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_158.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_158.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_158.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_158.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_158.operation_mode = "rom",
		ram_block1a_158.port_a_address_clear = "none",
		ram_block1a_158.port_a_address_width = 13,
		ram_block1a_158.port_a_data_out_clear = "none",
		ram_block1a_158.port_a_data_out_clock = "clock0",
		ram_block1a_158.port_a_data_width = 1,
		ram_block1a_158.port_a_first_address = 155648,
		ram_block1a_158.port_a_first_bit_number = 6,
		ram_block1a_158.port_a_last_address = 163839,
		ram_block1a_158.port_a_logical_ram_depth = 307200,
		ram_block1a_158.port_a_logical_ram_width = 8,
		ram_block1a_158.ram_block_type = "AUTO",
		ram_block1a_158.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_159
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_159portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_159.clk0_core_clock_enable = "ena0",
		ram_block1a_159.clk0_input_clock_enable = "none",
		ram_block1a_159.clk0_output_clock_enable = "none",
		ram_block1a_159.connectivity_checking = "OFF",
		ram_block1a_159.init_file = "../background.mif",
		ram_block1a_159.init_file_layout = "port_a",
		ram_block1a_159.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_159.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_159.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_159.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_159.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_159.operation_mode = "rom",
		ram_block1a_159.port_a_address_clear = "none",
		ram_block1a_159.port_a_address_width = 13,
		ram_block1a_159.port_a_data_out_clear = "none",
		ram_block1a_159.port_a_data_out_clock = "clock0",
		ram_block1a_159.port_a_data_width = 1,
		ram_block1a_159.port_a_first_address = 155648,
		ram_block1a_159.port_a_first_bit_number = 7,
		ram_block1a_159.port_a_last_address = 163839,
		ram_block1a_159.port_a_logical_ram_depth = 307200,
		ram_block1a_159.port_a_logical_ram_width = 8,
		ram_block1a_159.ram_block_type = "AUTO",
		ram_block1a_159.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_160
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_160portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_160.clk0_core_clock_enable = "ena0",
		ram_block1a_160.clk0_input_clock_enable = "none",
		ram_block1a_160.clk0_output_clock_enable = "none",
		ram_block1a_160.connectivity_checking = "OFF",
		ram_block1a_160.init_file = "../background.mif",
		ram_block1a_160.init_file_layout = "port_a",
		ram_block1a_160.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_160.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_160.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_160.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_160.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_160.operation_mode = "rom",
		ram_block1a_160.port_a_address_clear = "none",
		ram_block1a_160.port_a_address_width = 13,
		ram_block1a_160.port_a_data_out_clear = "none",
		ram_block1a_160.port_a_data_out_clock = "clock0",
		ram_block1a_160.port_a_data_width = 1,
		ram_block1a_160.port_a_first_address = 163840,
		ram_block1a_160.port_a_first_bit_number = 0,
		ram_block1a_160.port_a_last_address = 172031,
		ram_block1a_160.port_a_logical_ram_depth = 307200,
		ram_block1a_160.port_a_logical_ram_width = 8,
		ram_block1a_160.ram_block_type = "AUTO",
		ram_block1a_160.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_161
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_161portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_161.clk0_core_clock_enable = "ena0",
		ram_block1a_161.clk0_input_clock_enable = "none",
		ram_block1a_161.clk0_output_clock_enable = "none",
		ram_block1a_161.connectivity_checking = "OFF",
		ram_block1a_161.init_file = "../background.mif",
		ram_block1a_161.init_file_layout = "port_a",
		ram_block1a_161.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_161.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_161.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_161.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_161.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_161.operation_mode = "rom",
		ram_block1a_161.port_a_address_clear = "none",
		ram_block1a_161.port_a_address_width = 13,
		ram_block1a_161.port_a_data_out_clear = "none",
		ram_block1a_161.port_a_data_out_clock = "clock0",
		ram_block1a_161.port_a_data_width = 1,
		ram_block1a_161.port_a_first_address = 163840,
		ram_block1a_161.port_a_first_bit_number = 1,
		ram_block1a_161.port_a_last_address = 172031,
		ram_block1a_161.port_a_logical_ram_depth = 307200,
		ram_block1a_161.port_a_logical_ram_width = 8,
		ram_block1a_161.ram_block_type = "AUTO",
		ram_block1a_161.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_162
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_162portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_162.clk0_core_clock_enable = "ena0",
		ram_block1a_162.clk0_input_clock_enable = "none",
		ram_block1a_162.clk0_output_clock_enable = "none",
		ram_block1a_162.connectivity_checking = "OFF",
		ram_block1a_162.init_file = "../background.mif",
		ram_block1a_162.init_file_layout = "port_a",
		ram_block1a_162.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_162.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_162.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_162.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_162.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_162.operation_mode = "rom",
		ram_block1a_162.port_a_address_clear = "none",
		ram_block1a_162.port_a_address_width = 13,
		ram_block1a_162.port_a_data_out_clear = "none",
		ram_block1a_162.port_a_data_out_clock = "clock0",
		ram_block1a_162.port_a_data_width = 1,
		ram_block1a_162.port_a_first_address = 163840,
		ram_block1a_162.port_a_first_bit_number = 2,
		ram_block1a_162.port_a_last_address = 172031,
		ram_block1a_162.port_a_logical_ram_depth = 307200,
		ram_block1a_162.port_a_logical_ram_width = 8,
		ram_block1a_162.ram_block_type = "AUTO",
		ram_block1a_162.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_163
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_163portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_163.clk0_core_clock_enable = "ena0",
		ram_block1a_163.clk0_input_clock_enable = "none",
		ram_block1a_163.clk0_output_clock_enable = "none",
		ram_block1a_163.connectivity_checking = "OFF",
		ram_block1a_163.init_file = "../background.mif",
		ram_block1a_163.init_file_layout = "port_a",
		ram_block1a_163.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_163.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_163.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_163.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_163.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_163.operation_mode = "rom",
		ram_block1a_163.port_a_address_clear = "none",
		ram_block1a_163.port_a_address_width = 13,
		ram_block1a_163.port_a_data_out_clear = "none",
		ram_block1a_163.port_a_data_out_clock = "clock0",
		ram_block1a_163.port_a_data_width = 1,
		ram_block1a_163.port_a_first_address = 163840,
		ram_block1a_163.port_a_first_bit_number = 3,
		ram_block1a_163.port_a_last_address = 172031,
		ram_block1a_163.port_a_logical_ram_depth = 307200,
		ram_block1a_163.port_a_logical_ram_width = 8,
		ram_block1a_163.ram_block_type = "AUTO",
		ram_block1a_163.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_164
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_164portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_164.clk0_core_clock_enable = "ena0",
		ram_block1a_164.clk0_input_clock_enable = "none",
		ram_block1a_164.clk0_output_clock_enable = "none",
		ram_block1a_164.connectivity_checking = "OFF",
		ram_block1a_164.init_file = "../background.mif",
		ram_block1a_164.init_file_layout = "port_a",
		ram_block1a_164.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_164.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_164.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_164.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_164.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_164.operation_mode = "rom",
		ram_block1a_164.port_a_address_clear = "none",
		ram_block1a_164.port_a_address_width = 13,
		ram_block1a_164.port_a_data_out_clear = "none",
		ram_block1a_164.port_a_data_out_clock = "clock0",
		ram_block1a_164.port_a_data_width = 1,
		ram_block1a_164.port_a_first_address = 163840,
		ram_block1a_164.port_a_first_bit_number = 4,
		ram_block1a_164.port_a_last_address = 172031,
		ram_block1a_164.port_a_logical_ram_depth = 307200,
		ram_block1a_164.port_a_logical_ram_width = 8,
		ram_block1a_164.ram_block_type = "AUTO",
		ram_block1a_164.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_165
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_165portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_165.clk0_core_clock_enable = "ena0",
		ram_block1a_165.clk0_input_clock_enable = "none",
		ram_block1a_165.clk0_output_clock_enable = "none",
		ram_block1a_165.connectivity_checking = "OFF",
		ram_block1a_165.init_file = "../background.mif",
		ram_block1a_165.init_file_layout = "port_a",
		ram_block1a_165.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_165.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_165.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_165.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_165.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_165.operation_mode = "rom",
		ram_block1a_165.port_a_address_clear = "none",
		ram_block1a_165.port_a_address_width = 13,
		ram_block1a_165.port_a_data_out_clear = "none",
		ram_block1a_165.port_a_data_out_clock = "clock0",
		ram_block1a_165.port_a_data_width = 1,
		ram_block1a_165.port_a_first_address = 163840,
		ram_block1a_165.port_a_first_bit_number = 5,
		ram_block1a_165.port_a_last_address = 172031,
		ram_block1a_165.port_a_logical_ram_depth = 307200,
		ram_block1a_165.port_a_logical_ram_width = 8,
		ram_block1a_165.ram_block_type = "AUTO",
		ram_block1a_165.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_166
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_166portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_166.clk0_core_clock_enable = "ena0",
		ram_block1a_166.clk0_input_clock_enable = "none",
		ram_block1a_166.clk0_output_clock_enable = "none",
		ram_block1a_166.connectivity_checking = "OFF",
		ram_block1a_166.init_file = "../background.mif",
		ram_block1a_166.init_file_layout = "port_a",
		ram_block1a_166.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_166.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_166.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_166.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_166.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_166.operation_mode = "rom",
		ram_block1a_166.port_a_address_clear = "none",
		ram_block1a_166.port_a_address_width = 13,
		ram_block1a_166.port_a_data_out_clear = "none",
		ram_block1a_166.port_a_data_out_clock = "clock0",
		ram_block1a_166.port_a_data_width = 1,
		ram_block1a_166.port_a_first_address = 163840,
		ram_block1a_166.port_a_first_bit_number = 6,
		ram_block1a_166.port_a_last_address = 172031,
		ram_block1a_166.port_a_logical_ram_depth = 307200,
		ram_block1a_166.port_a_logical_ram_width = 8,
		ram_block1a_166.ram_block_type = "AUTO",
		ram_block1a_166.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_167
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_167portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_167.clk0_core_clock_enable = "ena0",
		ram_block1a_167.clk0_input_clock_enable = "none",
		ram_block1a_167.clk0_output_clock_enable = "none",
		ram_block1a_167.connectivity_checking = "OFF",
		ram_block1a_167.init_file = "../background.mif",
		ram_block1a_167.init_file_layout = "port_a",
		ram_block1a_167.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_167.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_167.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_167.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_167.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_167.operation_mode = "rom",
		ram_block1a_167.port_a_address_clear = "none",
		ram_block1a_167.port_a_address_width = 13,
		ram_block1a_167.port_a_data_out_clear = "none",
		ram_block1a_167.port_a_data_out_clock = "clock0",
		ram_block1a_167.port_a_data_width = 1,
		ram_block1a_167.port_a_first_address = 163840,
		ram_block1a_167.port_a_first_bit_number = 7,
		ram_block1a_167.port_a_last_address = 172031,
		ram_block1a_167.port_a_logical_ram_depth = 307200,
		ram_block1a_167.port_a_logical_ram_width = 8,
		ram_block1a_167.ram_block_type = "AUTO",
		ram_block1a_167.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_168
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_168portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_168.clk0_core_clock_enable = "ena0",
		ram_block1a_168.clk0_input_clock_enable = "none",
		ram_block1a_168.clk0_output_clock_enable = "none",
		ram_block1a_168.connectivity_checking = "OFF",
		ram_block1a_168.init_file = "../background.mif",
		ram_block1a_168.init_file_layout = "port_a",
		ram_block1a_168.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_168.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_168.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_168.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_168.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_168.operation_mode = "rom",
		ram_block1a_168.port_a_address_clear = "none",
		ram_block1a_168.port_a_address_width = 13,
		ram_block1a_168.port_a_data_out_clear = "none",
		ram_block1a_168.port_a_data_out_clock = "clock0",
		ram_block1a_168.port_a_data_width = 1,
		ram_block1a_168.port_a_first_address = 172032,
		ram_block1a_168.port_a_first_bit_number = 0,
		ram_block1a_168.port_a_last_address = 180223,
		ram_block1a_168.port_a_logical_ram_depth = 307200,
		ram_block1a_168.port_a_logical_ram_width = 8,
		ram_block1a_168.ram_block_type = "AUTO",
		ram_block1a_168.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_169
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_169portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_169.clk0_core_clock_enable = "ena0",
		ram_block1a_169.clk0_input_clock_enable = "none",
		ram_block1a_169.clk0_output_clock_enable = "none",
		ram_block1a_169.connectivity_checking = "OFF",
		ram_block1a_169.init_file = "../background.mif",
		ram_block1a_169.init_file_layout = "port_a",
		ram_block1a_169.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_169.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_169.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_169.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_169.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_169.operation_mode = "rom",
		ram_block1a_169.port_a_address_clear = "none",
		ram_block1a_169.port_a_address_width = 13,
		ram_block1a_169.port_a_data_out_clear = "none",
		ram_block1a_169.port_a_data_out_clock = "clock0",
		ram_block1a_169.port_a_data_width = 1,
		ram_block1a_169.port_a_first_address = 172032,
		ram_block1a_169.port_a_first_bit_number = 1,
		ram_block1a_169.port_a_last_address = 180223,
		ram_block1a_169.port_a_logical_ram_depth = 307200,
		ram_block1a_169.port_a_logical_ram_width = 8,
		ram_block1a_169.ram_block_type = "AUTO",
		ram_block1a_169.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_170
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_170portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_170.clk0_core_clock_enable = "ena0",
		ram_block1a_170.clk0_input_clock_enable = "none",
		ram_block1a_170.clk0_output_clock_enable = "none",
		ram_block1a_170.connectivity_checking = "OFF",
		ram_block1a_170.init_file = "../background.mif",
		ram_block1a_170.init_file_layout = "port_a",
		ram_block1a_170.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_170.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_170.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_170.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_170.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_170.operation_mode = "rom",
		ram_block1a_170.port_a_address_clear = "none",
		ram_block1a_170.port_a_address_width = 13,
		ram_block1a_170.port_a_data_out_clear = "none",
		ram_block1a_170.port_a_data_out_clock = "clock0",
		ram_block1a_170.port_a_data_width = 1,
		ram_block1a_170.port_a_first_address = 172032,
		ram_block1a_170.port_a_first_bit_number = 2,
		ram_block1a_170.port_a_last_address = 180223,
		ram_block1a_170.port_a_logical_ram_depth = 307200,
		ram_block1a_170.port_a_logical_ram_width = 8,
		ram_block1a_170.ram_block_type = "AUTO",
		ram_block1a_170.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_171
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_171portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_171.clk0_core_clock_enable = "ena0",
		ram_block1a_171.clk0_input_clock_enable = "none",
		ram_block1a_171.clk0_output_clock_enable = "none",
		ram_block1a_171.connectivity_checking = "OFF",
		ram_block1a_171.init_file = "../background.mif",
		ram_block1a_171.init_file_layout = "port_a",
		ram_block1a_171.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_171.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_171.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_171.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_171.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_171.operation_mode = "rom",
		ram_block1a_171.port_a_address_clear = "none",
		ram_block1a_171.port_a_address_width = 13,
		ram_block1a_171.port_a_data_out_clear = "none",
		ram_block1a_171.port_a_data_out_clock = "clock0",
		ram_block1a_171.port_a_data_width = 1,
		ram_block1a_171.port_a_first_address = 172032,
		ram_block1a_171.port_a_first_bit_number = 3,
		ram_block1a_171.port_a_last_address = 180223,
		ram_block1a_171.port_a_logical_ram_depth = 307200,
		ram_block1a_171.port_a_logical_ram_width = 8,
		ram_block1a_171.ram_block_type = "AUTO",
		ram_block1a_171.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_172
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_172portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_172.clk0_core_clock_enable = "ena0",
		ram_block1a_172.clk0_input_clock_enable = "none",
		ram_block1a_172.clk0_output_clock_enable = "none",
		ram_block1a_172.connectivity_checking = "OFF",
		ram_block1a_172.init_file = "../background.mif",
		ram_block1a_172.init_file_layout = "port_a",
		ram_block1a_172.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_172.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_172.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_172.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_172.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_172.operation_mode = "rom",
		ram_block1a_172.port_a_address_clear = "none",
		ram_block1a_172.port_a_address_width = 13,
		ram_block1a_172.port_a_data_out_clear = "none",
		ram_block1a_172.port_a_data_out_clock = "clock0",
		ram_block1a_172.port_a_data_width = 1,
		ram_block1a_172.port_a_first_address = 172032,
		ram_block1a_172.port_a_first_bit_number = 4,
		ram_block1a_172.port_a_last_address = 180223,
		ram_block1a_172.port_a_logical_ram_depth = 307200,
		ram_block1a_172.port_a_logical_ram_width = 8,
		ram_block1a_172.ram_block_type = "AUTO",
		ram_block1a_172.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_173
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_173portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_173.clk0_core_clock_enable = "ena0",
		ram_block1a_173.clk0_input_clock_enable = "none",
		ram_block1a_173.clk0_output_clock_enable = "none",
		ram_block1a_173.connectivity_checking = "OFF",
		ram_block1a_173.init_file = "../background.mif",
		ram_block1a_173.init_file_layout = "port_a",
		ram_block1a_173.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_173.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_173.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_173.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_173.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_173.operation_mode = "rom",
		ram_block1a_173.port_a_address_clear = "none",
		ram_block1a_173.port_a_address_width = 13,
		ram_block1a_173.port_a_data_out_clear = "none",
		ram_block1a_173.port_a_data_out_clock = "clock0",
		ram_block1a_173.port_a_data_width = 1,
		ram_block1a_173.port_a_first_address = 172032,
		ram_block1a_173.port_a_first_bit_number = 5,
		ram_block1a_173.port_a_last_address = 180223,
		ram_block1a_173.port_a_logical_ram_depth = 307200,
		ram_block1a_173.port_a_logical_ram_width = 8,
		ram_block1a_173.ram_block_type = "AUTO",
		ram_block1a_173.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_174
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_174portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_174.clk0_core_clock_enable = "ena0",
		ram_block1a_174.clk0_input_clock_enable = "none",
		ram_block1a_174.clk0_output_clock_enable = "none",
		ram_block1a_174.connectivity_checking = "OFF",
		ram_block1a_174.init_file = "../background.mif",
		ram_block1a_174.init_file_layout = "port_a",
		ram_block1a_174.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_174.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_174.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_174.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_174.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_174.operation_mode = "rom",
		ram_block1a_174.port_a_address_clear = "none",
		ram_block1a_174.port_a_address_width = 13,
		ram_block1a_174.port_a_data_out_clear = "none",
		ram_block1a_174.port_a_data_out_clock = "clock0",
		ram_block1a_174.port_a_data_width = 1,
		ram_block1a_174.port_a_first_address = 172032,
		ram_block1a_174.port_a_first_bit_number = 6,
		ram_block1a_174.port_a_last_address = 180223,
		ram_block1a_174.port_a_logical_ram_depth = 307200,
		ram_block1a_174.port_a_logical_ram_width = 8,
		ram_block1a_174.ram_block_type = "AUTO",
		ram_block1a_174.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_175
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_175portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_175.clk0_core_clock_enable = "ena0",
		ram_block1a_175.clk0_input_clock_enable = "none",
		ram_block1a_175.clk0_output_clock_enable = "none",
		ram_block1a_175.connectivity_checking = "OFF",
		ram_block1a_175.init_file = "../background.mif",
		ram_block1a_175.init_file_layout = "port_a",
		ram_block1a_175.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_175.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_175.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_175.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_175.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_175.operation_mode = "rom",
		ram_block1a_175.port_a_address_clear = "none",
		ram_block1a_175.port_a_address_width = 13,
		ram_block1a_175.port_a_data_out_clear = "none",
		ram_block1a_175.port_a_data_out_clock = "clock0",
		ram_block1a_175.port_a_data_width = 1,
		ram_block1a_175.port_a_first_address = 172032,
		ram_block1a_175.port_a_first_bit_number = 7,
		ram_block1a_175.port_a_last_address = 180223,
		ram_block1a_175.port_a_logical_ram_depth = 307200,
		ram_block1a_175.port_a_logical_ram_width = 8,
		ram_block1a_175.ram_block_type = "AUTO",
		ram_block1a_175.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_176
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_176portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_176.clk0_core_clock_enable = "ena0",
		ram_block1a_176.clk0_input_clock_enable = "none",
		ram_block1a_176.clk0_output_clock_enable = "none",
		ram_block1a_176.connectivity_checking = "OFF",
		ram_block1a_176.init_file = "../background.mif",
		ram_block1a_176.init_file_layout = "port_a",
		ram_block1a_176.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_176.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_176.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_176.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_176.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_176.operation_mode = "rom",
		ram_block1a_176.port_a_address_clear = "none",
		ram_block1a_176.port_a_address_width = 13,
		ram_block1a_176.port_a_data_out_clear = "none",
		ram_block1a_176.port_a_data_out_clock = "clock0",
		ram_block1a_176.port_a_data_width = 1,
		ram_block1a_176.port_a_first_address = 180224,
		ram_block1a_176.port_a_first_bit_number = 0,
		ram_block1a_176.port_a_last_address = 188415,
		ram_block1a_176.port_a_logical_ram_depth = 307200,
		ram_block1a_176.port_a_logical_ram_width = 8,
		ram_block1a_176.ram_block_type = "AUTO",
		ram_block1a_176.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_177
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_177portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_177.clk0_core_clock_enable = "ena0",
		ram_block1a_177.clk0_input_clock_enable = "none",
		ram_block1a_177.clk0_output_clock_enable = "none",
		ram_block1a_177.connectivity_checking = "OFF",
		ram_block1a_177.init_file = "../background.mif",
		ram_block1a_177.init_file_layout = "port_a",
		ram_block1a_177.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_177.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_177.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_177.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_177.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_177.operation_mode = "rom",
		ram_block1a_177.port_a_address_clear = "none",
		ram_block1a_177.port_a_address_width = 13,
		ram_block1a_177.port_a_data_out_clear = "none",
		ram_block1a_177.port_a_data_out_clock = "clock0",
		ram_block1a_177.port_a_data_width = 1,
		ram_block1a_177.port_a_first_address = 180224,
		ram_block1a_177.port_a_first_bit_number = 1,
		ram_block1a_177.port_a_last_address = 188415,
		ram_block1a_177.port_a_logical_ram_depth = 307200,
		ram_block1a_177.port_a_logical_ram_width = 8,
		ram_block1a_177.ram_block_type = "AUTO",
		ram_block1a_177.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_178
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_178portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_178.clk0_core_clock_enable = "ena0",
		ram_block1a_178.clk0_input_clock_enable = "none",
		ram_block1a_178.clk0_output_clock_enable = "none",
		ram_block1a_178.connectivity_checking = "OFF",
		ram_block1a_178.init_file = "../background.mif",
		ram_block1a_178.init_file_layout = "port_a",
		ram_block1a_178.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_178.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_178.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_178.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_178.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_178.operation_mode = "rom",
		ram_block1a_178.port_a_address_clear = "none",
		ram_block1a_178.port_a_address_width = 13,
		ram_block1a_178.port_a_data_out_clear = "none",
		ram_block1a_178.port_a_data_out_clock = "clock0",
		ram_block1a_178.port_a_data_width = 1,
		ram_block1a_178.port_a_first_address = 180224,
		ram_block1a_178.port_a_first_bit_number = 2,
		ram_block1a_178.port_a_last_address = 188415,
		ram_block1a_178.port_a_logical_ram_depth = 307200,
		ram_block1a_178.port_a_logical_ram_width = 8,
		ram_block1a_178.ram_block_type = "AUTO",
		ram_block1a_178.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_179
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_179portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_179.clk0_core_clock_enable = "ena0",
		ram_block1a_179.clk0_input_clock_enable = "none",
		ram_block1a_179.clk0_output_clock_enable = "none",
		ram_block1a_179.connectivity_checking = "OFF",
		ram_block1a_179.init_file = "../background.mif",
		ram_block1a_179.init_file_layout = "port_a",
		ram_block1a_179.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_179.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_179.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_179.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_179.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_179.operation_mode = "rom",
		ram_block1a_179.port_a_address_clear = "none",
		ram_block1a_179.port_a_address_width = 13,
		ram_block1a_179.port_a_data_out_clear = "none",
		ram_block1a_179.port_a_data_out_clock = "clock0",
		ram_block1a_179.port_a_data_width = 1,
		ram_block1a_179.port_a_first_address = 180224,
		ram_block1a_179.port_a_first_bit_number = 3,
		ram_block1a_179.port_a_last_address = 188415,
		ram_block1a_179.port_a_logical_ram_depth = 307200,
		ram_block1a_179.port_a_logical_ram_width = 8,
		ram_block1a_179.ram_block_type = "AUTO",
		ram_block1a_179.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_180
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_180portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_180.clk0_core_clock_enable = "ena0",
		ram_block1a_180.clk0_input_clock_enable = "none",
		ram_block1a_180.clk0_output_clock_enable = "none",
		ram_block1a_180.connectivity_checking = "OFF",
		ram_block1a_180.init_file = "../background.mif",
		ram_block1a_180.init_file_layout = "port_a",
		ram_block1a_180.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_180.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_180.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_180.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_180.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_180.operation_mode = "rom",
		ram_block1a_180.port_a_address_clear = "none",
		ram_block1a_180.port_a_address_width = 13,
		ram_block1a_180.port_a_data_out_clear = "none",
		ram_block1a_180.port_a_data_out_clock = "clock0",
		ram_block1a_180.port_a_data_width = 1,
		ram_block1a_180.port_a_first_address = 180224,
		ram_block1a_180.port_a_first_bit_number = 4,
		ram_block1a_180.port_a_last_address = 188415,
		ram_block1a_180.port_a_logical_ram_depth = 307200,
		ram_block1a_180.port_a_logical_ram_width = 8,
		ram_block1a_180.ram_block_type = "AUTO",
		ram_block1a_180.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_181
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_181portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_181.clk0_core_clock_enable = "ena0",
		ram_block1a_181.clk0_input_clock_enable = "none",
		ram_block1a_181.clk0_output_clock_enable = "none",
		ram_block1a_181.connectivity_checking = "OFF",
		ram_block1a_181.init_file = "../background.mif",
		ram_block1a_181.init_file_layout = "port_a",
		ram_block1a_181.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_181.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_181.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_181.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_181.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_181.operation_mode = "rom",
		ram_block1a_181.port_a_address_clear = "none",
		ram_block1a_181.port_a_address_width = 13,
		ram_block1a_181.port_a_data_out_clear = "none",
		ram_block1a_181.port_a_data_out_clock = "clock0",
		ram_block1a_181.port_a_data_width = 1,
		ram_block1a_181.port_a_first_address = 180224,
		ram_block1a_181.port_a_first_bit_number = 5,
		ram_block1a_181.port_a_last_address = 188415,
		ram_block1a_181.port_a_logical_ram_depth = 307200,
		ram_block1a_181.port_a_logical_ram_width = 8,
		ram_block1a_181.ram_block_type = "AUTO",
		ram_block1a_181.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_182
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_182portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_182.clk0_core_clock_enable = "ena0",
		ram_block1a_182.clk0_input_clock_enable = "none",
		ram_block1a_182.clk0_output_clock_enable = "none",
		ram_block1a_182.connectivity_checking = "OFF",
		ram_block1a_182.init_file = "../background.mif",
		ram_block1a_182.init_file_layout = "port_a",
		ram_block1a_182.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_182.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_182.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_182.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_182.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_182.operation_mode = "rom",
		ram_block1a_182.port_a_address_clear = "none",
		ram_block1a_182.port_a_address_width = 13,
		ram_block1a_182.port_a_data_out_clear = "none",
		ram_block1a_182.port_a_data_out_clock = "clock0",
		ram_block1a_182.port_a_data_width = 1,
		ram_block1a_182.port_a_first_address = 180224,
		ram_block1a_182.port_a_first_bit_number = 6,
		ram_block1a_182.port_a_last_address = 188415,
		ram_block1a_182.port_a_logical_ram_depth = 307200,
		ram_block1a_182.port_a_logical_ram_width = 8,
		ram_block1a_182.ram_block_type = "AUTO",
		ram_block1a_182.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_183
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_183portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_183.clk0_core_clock_enable = "ena0",
		ram_block1a_183.clk0_input_clock_enable = "none",
		ram_block1a_183.clk0_output_clock_enable = "none",
		ram_block1a_183.connectivity_checking = "OFF",
		ram_block1a_183.init_file = "../background.mif",
		ram_block1a_183.init_file_layout = "port_a",
		ram_block1a_183.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_183.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_183.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_183.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_183.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_183.operation_mode = "rom",
		ram_block1a_183.port_a_address_clear = "none",
		ram_block1a_183.port_a_address_width = 13,
		ram_block1a_183.port_a_data_out_clear = "none",
		ram_block1a_183.port_a_data_out_clock = "clock0",
		ram_block1a_183.port_a_data_width = 1,
		ram_block1a_183.port_a_first_address = 180224,
		ram_block1a_183.port_a_first_bit_number = 7,
		ram_block1a_183.port_a_last_address = 188415,
		ram_block1a_183.port_a_logical_ram_depth = 307200,
		ram_block1a_183.port_a_logical_ram_width = 8,
		ram_block1a_183.ram_block_type = "AUTO",
		ram_block1a_183.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_184
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_184portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_184.clk0_core_clock_enable = "ena0",
		ram_block1a_184.clk0_input_clock_enable = "none",
		ram_block1a_184.clk0_output_clock_enable = "none",
		ram_block1a_184.connectivity_checking = "OFF",
		ram_block1a_184.init_file = "../background.mif",
		ram_block1a_184.init_file_layout = "port_a",
		ram_block1a_184.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_184.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_184.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_184.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_184.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_184.operation_mode = "rom",
		ram_block1a_184.port_a_address_clear = "none",
		ram_block1a_184.port_a_address_width = 13,
		ram_block1a_184.port_a_data_out_clear = "none",
		ram_block1a_184.port_a_data_out_clock = "clock0",
		ram_block1a_184.port_a_data_width = 1,
		ram_block1a_184.port_a_first_address = 188416,
		ram_block1a_184.port_a_first_bit_number = 0,
		ram_block1a_184.port_a_last_address = 196607,
		ram_block1a_184.port_a_logical_ram_depth = 307200,
		ram_block1a_184.port_a_logical_ram_width = 8,
		ram_block1a_184.ram_block_type = "AUTO",
		ram_block1a_184.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_185
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_185portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_185.clk0_core_clock_enable = "ena0",
		ram_block1a_185.clk0_input_clock_enable = "none",
		ram_block1a_185.clk0_output_clock_enable = "none",
		ram_block1a_185.connectivity_checking = "OFF",
		ram_block1a_185.init_file = "../background.mif",
		ram_block1a_185.init_file_layout = "port_a",
		ram_block1a_185.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_185.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_185.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_185.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_185.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_185.operation_mode = "rom",
		ram_block1a_185.port_a_address_clear = "none",
		ram_block1a_185.port_a_address_width = 13,
		ram_block1a_185.port_a_data_out_clear = "none",
		ram_block1a_185.port_a_data_out_clock = "clock0",
		ram_block1a_185.port_a_data_width = 1,
		ram_block1a_185.port_a_first_address = 188416,
		ram_block1a_185.port_a_first_bit_number = 1,
		ram_block1a_185.port_a_last_address = 196607,
		ram_block1a_185.port_a_logical_ram_depth = 307200,
		ram_block1a_185.port_a_logical_ram_width = 8,
		ram_block1a_185.ram_block_type = "AUTO",
		ram_block1a_185.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_186
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_186portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_186.clk0_core_clock_enable = "ena0",
		ram_block1a_186.clk0_input_clock_enable = "none",
		ram_block1a_186.clk0_output_clock_enable = "none",
		ram_block1a_186.connectivity_checking = "OFF",
		ram_block1a_186.init_file = "../background.mif",
		ram_block1a_186.init_file_layout = "port_a",
		ram_block1a_186.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_186.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_186.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_186.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_186.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_186.operation_mode = "rom",
		ram_block1a_186.port_a_address_clear = "none",
		ram_block1a_186.port_a_address_width = 13,
		ram_block1a_186.port_a_data_out_clear = "none",
		ram_block1a_186.port_a_data_out_clock = "clock0",
		ram_block1a_186.port_a_data_width = 1,
		ram_block1a_186.port_a_first_address = 188416,
		ram_block1a_186.port_a_first_bit_number = 2,
		ram_block1a_186.port_a_last_address = 196607,
		ram_block1a_186.port_a_logical_ram_depth = 307200,
		ram_block1a_186.port_a_logical_ram_width = 8,
		ram_block1a_186.ram_block_type = "AUTO",
		ram_block1a_186.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_187
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_187portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_187.clk0_core_clock_enable = "ena0",
		ram_block1a_187.clk0_input_clock_enable = "none",
		ram_block1a_187.clk0_output_clock_enable = "none",
		ram_block1a_187.connectivity_checking = "OFF",
		ram_block1a_187.init_file = "../background.mif",
		ram_block1a_187.init_file_layout = "port_a",
		ram_block1a_187.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_187.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_187.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_187.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_187.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_187.operation_mode = "rom",
		ram_block1a_187.port_a_address_clear = "none",
		ram_block1a_187.port_a_address_width = 13,
		ram_block1a_187.port_a_data_out_clear = "none",
		ram_block1a_187.port_a_data_out_clock = "clock0",
		ram_block1a_187.port_a_data_width = 1,
		ram_block1a_187.port_a_first_address = 188416,
		ram_block1a_187.port_a_first_bit_number = 3,
		ram_block1a_187.port_a_last_address = 196607,
		ram_block1a_187.port_a_logical_ram_depth = 307200,
		ram_block1a_187.port_a_logical_ram_width = 8,
		ram_block1a_187.ram_block_type = "AUTO",
		ram_block1a_187.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_188
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_188portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_188.clk0_core_clock_enable = "ena0",
		ram_block1a_188.clk0_input_clock_enable = "none",
		ram_block1a_188.clk0_output_clock_enable = "none",
		ram_block1a_188.connectivity_checking = "OFF",
		ram_block1a_188.init_file = "../background.mif",
		ram_block1a_188.init_file_layout = "port_a",
		ram_block1a_188.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_188.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_188.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_188.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_188.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_188.operation_mode = "rom",
		ram_block1a_188.port_a_address_clear = "none",
		ram_block1a_188.port_a_address_width = 13,
		ram_block1a_188.port_a_data_out_clear = "none",
		ram_block1a_188.port_a_data_out_clock = "clock0",
		ram_block1a_188.port_a_data_width = 1,
		ram_block1a_188.port_a_first_address = 188416,
		ram_block1a_188.port_a_first_bit_number = 4,
		ram_block1a_188.port_a_last_address = 196607,
		ram_block1a_188.port_a_logical_ram_depth = 307200,
		ram_block1a_188.port_a_logical_ram_width = 8,
		ram_block1a_188.ram_block_type = "AUTO",
		ram_block1a_188.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_189
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_189portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_189.clk0_core_clock_enable = "ena0",
		ram_block1a_189.clk0_input_clock_enable = "none",
		ram_block1a_189.clk0_output_clock_enable = "none",
		ram_block1a_189.connectivity_checking = "OFF",
		ram_block1a_189.init_file = "../background.mif",
		ram_block1a_189.init_file_layout = "port_a",
		ram_block1a_189.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_189.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_189.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_189.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_189.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_189.operation_mode = "rom",
		ram_block1a_189.port_a_address_clear = "none",
		ram_block1a_189.port_a_address_width = 13,
		ram_block1a_189.port_a_data_out_clear = "none",
		ram_block1a_189.port_a_data_out_clock = "clock0",
		ram_block1a_189.port_a_data_width = 1,
		ram_block1a_189.port_a_first_address = 188416,
		ram_block1a_189.port_a_first_bit_number = 5,
		ram_block1a_189.port_a_last_address = 196607,
		ram_block1a_189.port_a_logical_ram_depth = 307200,
		ram_block1a_189.port_a_logical_ram_width = 8,
		ram_block1a_189.ram_block_type = "AUTO",
		ram_block1a_189.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_190
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_190portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_190.clk0_core_clock_enable = "ena0",
		ram_block1a_190.clk0_input_clock_enable = "none",
		ram_block1a_190.clk0_output_clock_enable = "none",
		ram_block1a_190.connectivity_checking = "OFF",
		ram_block1a_190.init_file = "../background.mif",
		ram_block1a_190.init_file_layout = "port_a",
		ram_block1a_190.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_190.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_190.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_190.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_190.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_190.operation_mode = "rom",
		ram_block1a_190.port_a_address_clear = "none",
		ram_block1a_190.port_a_address_width = 13,
		ram_block1a_190.port_a_data_out_clear = "none",
		ram_block1a_190.port_a_data_out_clock = "clock0",
		ram_block1a_190.port_a_data_width = 1,
		ram_block1a_190.port_a_first_address = 188416,
		ram_block1a_190.port_a_first_bit_number = 6,
		ram_block1a_190.port_a_last_address = 196607,
		ram_block1a_190.port_a_logical_ram_depth = 307200,
		ram_block1a_190.port_a_logical_ram_width = 8,
		ram_block1a_190.ram_block_type = "AUTO",
		ram_block1a_190.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_191
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_191portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_191.clk0_core_clock_enable = "ena0",
		ram_block1a_191.clk0_input_clock_enable = "none",
		ram_block1a_191.clk0_output_clock_enable = "none",
		ram_block1a_191.connectivity_checking = "OFF",
		ram_block1a_191.init_file = "../background.mif",
		ram_block1a_191.init_file_layout = "port_a",
		ram_block1a_191.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_191.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_191.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_191.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_191.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_191.operation_mode = "rom",
		ram_block1a_191.port_a_address_clear = "none",
		ram_block1a_191.port_a_address_width = 13,
		ram_block1a_191.port_a_data_out_clear = "none",
		ram_block1a_191.port_a_data_out_clock = "clock0",
		ram_block1a_191.port_a_data_width = 1,
		ram_block1a_191.port_a_first_address = 188416,
		ram_block1a_191.port_a_first_bit_number = 7,
		ram_block1a_191.port_a_last_address = 196607,
		ram_block1a_191.port_a_logical_ram_depth = 307200,
		ram_block1a_191.port_a_logical_ram_width = 8,
		ram_block1a_191.ram_block_type = "AUTO",
		ram_block1a_191.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_192
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_192portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_192.clk0_core_clock_enable = "ena0",
		ram_block1a_192.clk0_input_clock_enable = "none",
		ram_block1a_192.clk0_output_clock_enable = "none",
		ram_block1a_192.connectivity_checking = "OFF",
		ram_block1a_192.init_file = "../background.mif",
		ram_block1a_192.init_file_layout = "port_a",
		ram_block1a_192.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_192.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_192.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_192.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_192.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_192.operation_mode = "rom",
		ram_block1a_192.port_a_address_clear = "none",
		ram_block1a_192.port_a_address_width = 13,
		ram_block1a_192.port_a_data_out_clear = "none",
		ram_block1a_192.port_a_data_out_clock = "clock0",
		ram_block1a_192.port_a_data_width = 1,
		ram_block1a_192.port_a_first_address = 196608,
		ram_block1a_192.port_a_first_bit_number = 0,
		ram_block1a_192.port_a_last_address = 204799,
		ram_block1a_192.port_a_logical_ram_depth = 307200,
		ram_block1a_192.port_a_logical_ram_width = 8,
		ram_block1a_192.ram_block_type = "AUTO",
		ram_block1a_192.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_193
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_193portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_193.clk0_core_clock_enable = "ena0",
		ram_block1a_193.clk0_input_clock_enable = "none",
		ram_block1a_193.clk0_output_clock_enable = "none",
		ram_block1a_193.connectivity_checking = "OFF",
		ram_block1a_193.init_file = "../background.mif",
		ram_block1a_193.init_file_layout = "port_a",
		ram_block1a_193.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_193.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_193.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_193.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_193.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_193.operation_mode = "rom",
		ram_block1a_193.port_a_address_clear = "none",
		ram_block1a_193.port_a_address_width = 13,
		ram_block1a_193.port_a_data_out_clear = "none",
		ram_block1a_193.port_a_data_out_clock = "clock0",
		ram_block1a_193.port_a_data_width = 1,
		ram_block1a_193.port_a_first_address = 196608,
		ram_block1a_193.port_a_first_bit_number = 1,
		ram_block1a_193.port_a_last_address = 204799,
		ram_block1a_193.port_a_logical_ram_depth = 307200,
		ram_block1a_193.port_a_logical_ram_width = 8,
		ram_block1a_193.ram_block_type = "AUTO",
		ram_block1a_193.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_194
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_194portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_194.clk0_core_clock_enable = "ena0",
		ram_block1a_194.clk0_input_clock_enable = "none",
		ram_block1a_194.clk0_output_clock_enable = "none",
		ram_block1a_194.connectivity_checking = "OFF",
		ram_block1a_194.init_file = "../background.mif",
		ram_block1a_194.init_file_layout = "port_a",
		ram_block1a_194.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_194.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_194.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_194.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_194.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_194.operation_mode = "rom",
		ram_block1a_194.port_a_address_clear = "none",
		ram_block1a_194.port_a_address_width = 13,
		ram_block1a_194.port_a_data_out_clear = "none",
		ram_block1a_194.port_a_data_out_clock = "clock0",
		ram_block1a_194.port_a_data_width = 1,
		ram_block1a_194.port_a_first_address = 196608,
		ram_block1a_194.port_a_first_bit_number = 2,
		ram_block1a_194.port_a_last_address = 204799,
		ram_block1a_194.port_a_logical_ram_depth = 307200,
		ram_block1a_194.port_a_logical_ram_width = 8,
		ram_block1a_194.ram_block_type = "AUTO",
		ram_block1a_194.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_195
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_195portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_195.clk0_core_clock_enable = "ena0",
		ram_block1a_195.clk0_input_clock_enable = "none",
		ram_block1a_195.clk0_output_clock_enable = "none",
		ram_block1a_195.connectivity_checking = "OFF",
		ram_block1a_195.init_file = "../background.mif",
		ram_block1a_195.init_file_layout = "port_a",
		ram_block1a_195.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_195.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_195.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_195.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_195.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_195.operation_mode = "rom",
		ram_block1a_195.port_a_address_clear = "none",
		ram_block1a_195.port_a_address_width = 13,
		ram_block1a_195.port_a_data_out_clear = "none",
		ram_block1a_195.port_a_data_out_clock = "clock0",
		ram_block1a_195.port_a_data_width = 1,
		ram_block1a_195.port_a_first_address = 196608,
		ram_block1a_195.port_a_first_bit_number = 3,
		ram_block1a_195.port_a_last_address = 204799,
		ram_block1a_195.port_a_logical_ram_depth = 307200,
		ram_block1a_195.port_a_logical_ram_width = 8,
		ram_block1a_195.ram_block_type = "AUTO",
		ram_block1a_195.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_196
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_196portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_196.clk0_core_clock_enable = "ena0",
		ram_block1a_196.clk0_input_clock_enable = "none",
		ram_block1a_196.clk0_output_clock_enable = "none",
		ram_block1a_196.connectivity_checking = "OFF",
		ram_block1a_196.init_file = "../background.mif",
		ram_block1a_196.init_file_layout = "port_a",
		ram_block1a_196.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_196.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_196.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_196.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_196.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_196.operation_mode = "rom",
		ram_block1a_196.port_a_address_clear = "none",
		ram_block1a_196.port_a_address_width = 13,
		ram_block1a_196.port_a_data_out_clear = "none",
		ram_block1a_196.port_a_data_out_clock = "clock0",
		ram_block1a_196.port_a_data_width = 1,
		ram_block1a_196.port_a_first_address = 196608,
		ram_block1a_196.port_a_first_bit_number = 4,
		ram_block1a_196.port_a_last_address = 204799,
		ram_block1a_196.port_a_logical_ram_depth = 307200,
		ram_block1a_196.port_a_logical_ram_width = 8,
		ram_block1a_196.ram_block_type = "AUTO",
		ram_block1a_196.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_197
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_197portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_197.clk0_core_clock_enable = "ena0",
		ram_block1a_197.clk0_input_clock_enable = "none",
		ram_block1a_197.clk0_output_clock_enable = "none",
		ram_block1a_197.connectivity_checking = "OFF",
		ram_block1a_197.init_file = "../background.mif",
		ram_block1a_197.init_file_layout = "port_a",
		ram_block1a_197.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_197.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_197.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_197.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_197.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_197.operation_mode = "rom",
		ram_block1a_197.port_a_address_clear = "none",
		ram_block1a_197.port_a_address_width = 13,
		ram_block1a_197.port_a_data_out_clear = "none",
		ram_block1a_197.port_a_data_out_clock = "clock0",
		ram_block1a_197.port_a_data_width = 1,
		ram_block1a_197.port_a_first_address = 196608,
		ram_block1a_197.port_a_first_bit_number = 5,
		ram_block1a_197.port_a_last_address = 204799,
		ram_block1a_197.port_a_logical_ram_depth = 307200,
		ram_block1a_197.port_a_logical_ram_width = 8,
		ram_block1a_197.ram_block_type = "AUTO",
		ram_block1a_197.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_198
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_198portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_198.clk0_core_clock_enable = "ena0",
		ram_block1a_198.clk0_input_clock_enable = "none",
		ram_block1a_198.clk0_output_clock_enable = "none",
		ram_block1a_198.connectivity_checking = "OFF",
		ram_block1a_198.init_file = "../background.mif",
		ram_block1a_198.init_file_layout = "port_a",
		ram_block1a_198.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_198.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_198.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_198.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_198.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_198.operation_mode = "rom",
		ram_block1a_198.port_a_address_clear = "none",
		ram_block1a_198.port_a_address_width = 13,
		ram_block1a_198.port_a_data_out_clear = "none",
		ram_block1a_198.port_a_data_out_clock = "clock0",
		ram_block1a_198.port_a_data_width = 1,
		ram_block1a_198.port_a_first_address = 196608,
		ram_block1a_198.port_a_first_bit_number = 6,
		ram_block1a_198.port_a_last_address = 204799,
		ram_block1a_198.port_a_logical_ram_depth = 307200,
		ram_block1a_198.port_a_logical_ram_width = 8,
		ram_block1a_198.ram_block_type = "AUTO",
		ram_block1a_198.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_199
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_199portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_199.clk0_core_clock_enable = "ena0",
		ram_block1a_199.clk0_input_clock_enable = "none",
		ram_block1a_199.clk0_output_clock_enable = "none",
		ram_block1a_199.connectivity_checking = "OFF",
		ram_block1a_199.init_file = "../background.mif",
		ram_block1a_199.init_file_layout = "port_a",
		ram_block1a_199.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_199.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_199.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_199.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_199.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_199.operation_mode = "rom",
		ram_block1a_199.port_a_address_clear = "none",
		ram_block1a_199.port_a_address_width = 13,
		ram_block1a_199.port_a_data_out_clear = "none",
		ram_block1a_199.port_a_data_out_clock = "clock0",
		ram_block1a_199.port_a_data_width = 1,
		ram_block1a_199.port_a_first_address = 196608,
		ram_block1a_199.port_a_first_bit_number = 7,
		ram_block1a_199.port_a_last_address = 204799,
		ram_block1a_199.port_a_logical_ram_depth = 307200,
		ram_block1a_199.port_a_logical_ram_width = 8,
		ram_block1a_199.ram_block_type = "AUTO",
		ram_block1a_199.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_200
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_200portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_200.clk0_core_clock_enable = "ena0",
		ram_block1a_200.clk0_input_clock_enable = "none",
		ram_block1a_200.clk0_output_clock_enable = "none",
		ram_block1a_200.connectivity_checking = "OFF",
		ram_block1a_200.init_file = "../background.mif",
		ram_block1a_200.init_file_layout = "port_a",
		ram_block1a_200.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_200.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_200.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_200.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_200.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_200.operation_mode = "rom",
		ram_block1a_200.port_a_address_clear = "none",
		ram_block1a_200.port_a_address_width = 13,
		ram_block1a_200.port_a_data_out_clear = "none",
		ram_block1a_200.port_a_data_out_clock = "clock0",
		ram_block1a_200.port_a_data_width = 1,
		ram_block1a_200.port_a_first_address = 204800,
		ram_block1a_200.port_a_first_bit_number = 0,
		ram_block1a_200.port_a_last_address = 212991,
		ram_block1a_200.port_a_logical_ram_depth = 307200,
		ram_block1a_200.port_a_logical_ram_width = 8,
		ram_block1a_200.ram_block_type = "AUTO",
		ram_block1a_200.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_201
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_201portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_201.clk0_core_clock_enable = "ena0",
		ram_block1a_201.clk0_input_clock_enable = "none",
		ram_block1a_201.clk0_output_clock_enable = "none",
		ram_block1a_201.connectivity_checking = "OFF",
		ram_block1a_201.init_file = "../background.mif",
		ram_block1a_201.init_file_layout = "port_a",
		ram_block1a_201.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_201.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_201.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_201.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_201.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_201.operation_mode = "rom",
		ram_block1a_201.port_a_address_clear = "none",
		ram_block1a_201.port_a_address_width = 13,
		ram_block1a_201.port_a_data_out_clear = "none",
		ram_block1a_201.port_a_data_out_clock = "clock0",
		ram_block1a_201.port_a_data_width = 1,
		ram_block1a_201.port_a_first_address = 204800,
		ram_block1a_201.port_a_first_bit_number = 1,
		ram_block1a_201.port_a_last_address = 212991,
		ram_block1a_201.port_a_logical_ram_depth = 307200,
		ram_block1a_201.port_a_logical_ram_width = 8,
		ram_block1a_201.ram_block_type = "AUTO",
		ram_block1a_201.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_202
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_202portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_202.clk0_core_clock_enable = "ena0",
		ram_block1a_202.clk0_input_clock_enable = "none",
		ram_block1a_202.clk0_output_clock_enable = "none",
		ram_block1a_202.connectivity_checking = "OFF",
		ram_block1a_202.init_file = "../background.mif",
		ram_block1a_202.init_file_layout = "port_a",
		ram_block1a_202.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_202.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_202.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_202.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_202.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_202.operation_mode = "rom",
		ram_block1a_202.port_a_address_clear = "none",
		ram_block1a_202.port_a_address_width = 13,
		ram_block1a_202.port_a_data_out_clear = "none",
		ram_block1a_202.port_a_data_out_clock = "clock0",
		ram_block1a_202.port_a_data_width = 1,
		ram_block1a_202.port_a_first_address = 204800,
		ram_block1a_202.port_a_first_bit_number = 2,
		ram_block1a_202.port_a_last_address = 212991,
		ram_block1a_202.port_a_logical_ram_depth = 307200,
		ram_block1a_202.port_a_logical_ram_width = 8,
		ram_block1a_202.ram_block_type = "AUTO",
		ram_block1a_202.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_203
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_203portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_203.clk0_core_clock_enable = "ena0",
		ram_block1a_203.clk0_input_clock_enable = "none",
		ram_block1a_203.clk0_output_clock_enable = "none",
		ram_block1a_203.connectivity_checking = "OFF",
		ram_block1a_203.init_file = "../background.mif",
		ram_block1a_203.init_file_layout = "port_a",
		ram_block1a_203.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_203.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_203.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_203.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_203.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_203.operation_mode = "rom",
		ram_block1a_203.port_a_address_clear = "none",
		ram_block1a_203.port_a_address_width = 13,
		ram_block1a_203.port_a_data_out_clear = "none",
		ram_block1a_203.port_a_data_out_clock = "clock0",
		ram_block1a_203.port_a_data_width = 1,
		ram_block1a_203.port_a_first_address = 204800,
		ram_block1a_203.port_a_first_bit_number = 3,
		ram_block1a_203.port_a_last_address = 212991,
		ram_block1a_203.port_a_logical_ram_depth = 307200,
		ram_block1a_203.port_a_logical_ram_width = 8,
		ram_block1a_203.ram_block_type = "AUTO",
		ram_block1a_203.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_204
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_204portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_204.clk0_core_clock_enable = "ena0",
		ram_block1a_204.clk0_input_clock_enable = "none",
		ram_block1a_204.clk0_output_clock_enable = "none",
		ram_block1a_204.connectivity_checking = "OFF",
		ram_block1a_204.init_file = "../background.mif",
		ram_block1a_204.init_file_layout = "port_a",
		ram_block1a_204.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_204.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_204.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_204.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_204.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_204.operation_mode = "rom",
		ram_block1a_204.port_a_address_clear = "none",
		ram_block1a_204.port_a_address_width = 13,
		ram_block1a_204.port_a_data_out_clear = "none",
		ram_block1a_204.port_a_data_out_clock = "clock0",
		ram_block1a_204.port_a_data_width = 1,
		ram_block1a_204.port_a_first_address = 204800,
		ram_block1a_204.port_a_first_bit_number = 4,
		ram_block1a_204.port_a_last_address = 212991,
		ram_block1a_204.port_a_logical_ram_depth = 307200,
		ram_block1a_204.port_a_logical_ram_width = 8,
		ram_block1a_204.ram_block_type = "AUTO",
		ram_block1a_204.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_205
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_205portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_205.clk0_core_clock_enable = "ena0",
		ram_block1a_205.clk0_input_clock_enable = "none",
		ram_block1a_205.clk0_output_clock_enable = "none",
		ram_block1a_205.connectivity_checking = "OFF",
		ram_block1a_205.init_file = "../background.mif",
		ram_block1a_205.init_file_layout = "port_a",
		ram_block1a_205.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_205.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_205.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_205.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_205.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_205.operation_mode = "rom",
		ram_block1a_205.port_a_address_clear = "none",
		ram_block1a_205.port_a_address_width = 13,
		ram_block1a_205.port_a_data_out_clear = "none",
		ram_block1a_205.port_a_data_out_clock = "clock0",
		ram_block1a_205.port_a_data_width = 1,
		ram_block1a_205.port_a_first_address = 204800,
		ram_block1a_205.port_a_first_bit_number = 5,
		ram_block1a_205.port_a_last_address = 212991,
		ram_block1a_205.port_a_logical_ram_depth = 307200,
		ram_block1a_205.port_a_logical_ram_width = 8,
		ram_block1a_205.ram_block_type = "AUTO",
		ram_block1a_205.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_206
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_206portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_206.clk0_core_clock_enable = "ena0",
		ram_block1a_206.clk0_input_clock_enable = "none",
		ram_block1a_206.clk0_output_clock_enable = "none",
		ram_block1a_206.connectivity_checking = "OFF",
		ram_block1a_206.init_file = "../background.mif",
		ram_block1a_206.init_file_layout = "port_a",
		ram_block1a_206.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_206.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_206.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_206.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_206.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_206.operation_mode = "rom",
		ram_block1a_206.port_a_address_clear = "none",
		ram_block1a_206.port_a_address_width = 13,
		ram_block1a_206.port_a_data_out_clear = "none",
		ram_block1a_206.port_a_data_out_clock = "clock0",
		ram_block1a_206.port_a_data_width = 1,
		ram_block1a_206.port_a_first_address = 204800,
		ram_block1a_206.port_a_first_bit_number = 6,
		ram_block1a_206.port_a_last_address = 212991,
		ram_block1a_206.port_a_logical_ram_depth = 307200,
		ram_block1a_206.port_a_logical_ram_width = 8,
		ram_block1a_206.ram_block_type = "AUTO",
		ram_block1a_206.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_207
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_207portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_207.clk0_core_clock_enable = "ena0",
		ram_block1a_207.clk0_input_clock_enable = "none",
		ram_block1a_207.clk0_output_clock_enable = "none",
		ram_block1a_207.connectivity_checking = "OFF",
		ram_block1a_207.init_file = "../background.mif",
		ram_block1a_207.init_file_layout = "port_a",
		ram_block1a_207.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_207.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_207.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_207.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_207.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_207.operation_mode = "rom",
		ram_block1a_207.port_a_address_clear = "none",
		ram_block1a_207.port_a_address_width = 13,
		ram_block1a_207.port_a_data_out_clear = "none",
		ram_block1a_207.port_a_data_out_clock = "clock0",
		ram_block1a_207.port_a_data_width = 1,
		ram_block1a_207.port_a_first_address = 204800,
		ram_block1a_207.port_a_first_bit_number = 7,
		ram_block1a_207.port_a_last_address = 212991,
		ram_block1a_207.port_a_logical_ram_depth = 307200,
		ram_block1a_207.port_a_logical_ram_width = 8,
		ram_block1a_207.ram_block_type = "AUTO",
		ram_block1a_207.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_208
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_208portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_208.clk0_core_clock_enable = "ena0",
		ram_block1a_208.clk0_input_clock_enable = "none",
		ram_block1a_208.clk0_output_clock_enable = "none",
		ram_block1a_208.connectivity_checking = "OFF",
		ram_block1a_208.init_file = "../background.mif",
		ram_block1a_208.init_file_layout = "port_a",
		ram_block1a_208.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_208.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_208.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_208.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_208.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_208.operation_mode = "rom",
		ram_block1a_208.port_a_address_clear = "none",
		ram_block1a_208.port_a_address_width = 13,
		ram_block1a_208.port_a_data_out_clear = "none",
		ram_block1a_208.port_a_data_out_clock = "clock0",
		ram_block1a_208.port_a_data_width = 1,
		ram_block1a_208.port_a_first_address = 212992,
		ram_block1a_208.port_a_first_bit_number = 0,
		ram_block1a_208.port_a_last_address = 221183,
		ram_block1a_208.port_a_logical_ram_depth = 307200,
		ram_block1a_208.port_a_logical_ram_width = 8,
		ram_block1a_208.ram_block_type = "AUTO",
		ram_block1a_208.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_209
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_209portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_209.clk0_core_clock_enable = "ena0",
		ram_block1a_209.clk0_input_clock_enable = "none",
		ram_block1a_209.clk0_output_clock_enable = "none",
		ram_block1a_209.connectivity_checking = "OFF",
		ram_block1a_209.init_file = "../background.mif",
		ram_block1a_209.init_file_layout = "port_a",
		ram_block1a_209.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_209.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_209.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_209.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_209.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_209.operation_mode = "rom",
		ram_block1a_209.port_a_address_clear = "none",
		ram_block1a_209.port_a_address_width = 13,
		ram_block1a_209.port_a_data_out_clear = "none",
		ram_block1a_209.port_a_data_out_clock = "clock0",
		ram_block1a_209.port_a_data_width = 1,
		ram_block1a_209.port_a_first_address = 212992,
		ram_block1a_209.port_a_first_bit_number = 1,
		ram_block1a_209.port_a_last_address = 221183,
		ram_block1a_209.port_a_logical_ram_depth = 307200,
		ram_block1a_209.port_a_logical_ram_width = 8,
		ram_block1a_209.ram_block_type = "AUTO",
		ram_block1a_209.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_210
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_210portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_210.clk0_core_clock_enable = "ena0",
		ram_block1a_210.clk0_input_clock_enable = "none",
		ram_block1a_210.clk0_output_clock_enable = "none",
		ram_block1a_210.connectivity_checking = "OFF",
		ram_block1a_210.init_file = "../background.mif",
		ram_block1a_210.init_file_layout = "port_a",
		ram_block1a_210.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_210.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_210.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_210.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_210.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_210.operation_mode = "rom",
		ram_block1a_210.port_a_address_clear = "none",
		ram_block1a_210.port_a_address_width = 13,
		ram_block1a_210.port_a_data_out_clear = "none",
		ram_block1a_210.port_a_data_out_clock = "clock0",
		ram_block1a_210.port_a_data_width = 1,
		ram_block1a_210.port_a_first_address = 212992,
		ram_block1a_210.port_a_first_bit_number = 2,
		ram_block1a_210.port_a_last_address = 221183,
		ram_block1a_210.port_a_logical_ram_depth = 307200,
		ram_block1a_210.port_a_logical_ram_width = 8,
		ram_block1a_210.ram_block_type = "AUTO",
		ram_block1a_210.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_211
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_211portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_211.clk0_core_clock_enable = "ena0",
		ram_block1a_211.clk0_input_clock_enable = "none",
		ram_block1a_211.clk0_output_clock_enable = "none",
		ram_block1a_211.connectivity_checking = "OFF",
		ram_block1a_211.init_file = "../background.mif",
		ram_block1a_211.init_file_layout = "port_a",
		ram_block1a_211.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_211.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_211.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_211.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_211.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_211.operation_mode = "rom",
		ram_block1a_211.port_a_address_clear = "none",
		ram_block1a_211.port_a_address_width = 13,
		ram_block1a_211.port_a_data_out_clear = "none",
		ram_block1a_211.port_a_data_out_clock = "clock0",
		ram_block1a_211.port_a_data_width = 1,
		ram_block1a_211.port_a_first_address = 212992,
		ram_block1a_211.port_a_first_bit_number = 3,
		ram_block1a_211.port_a_last_address = 221183,
		ram_block1a_211.port_a_logical_ram_depth = 307200,
		ram_block1a_211.port_a_logical_ram_width = 8,
		ram_block1a_211.ram_block_type = "AUTO",
		ram_block1a_211.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_212
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_212portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_212.clk0_core_clock_enable = "ena0",
		ram_block1a_212.clk0_input_clock_enable = "none",
		ram_block1a_212.clk0_output_clock_enable = "none",
		ram_block1a_212.connectivity_checking = "OFF",
		ram_block1a_212.init_file = "../background.mif",
		ram_block1a_212.init_file_layout = "port_a",
		ram_block1a_212.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_212.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_212.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_212.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_212.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_212.operation_mode = "rom",
		ram_block1a_212.port_a_address_clear = "none",
		ram_block1a_212.port_a_address_width = 13,
		ram_block1a_212.port_a_data_out_clear = "none",
		ram_block1a_212.port_a_data_out_clock = "clock0",
		ram_block1a_212.port_a_data_width = 1,
		ram_block1a_212.port_a_first_address = 212992,
		ram_block1a_212.port_a_first_bit_number = 4,
		ram_block1a_212.port_a_last_address = 221183,
		ram_block1a_212.port_a_logical_ram_depth = 307200,
		ram_block1a_212.port_a_logical_ram_width = 8,
		ram_block1a_212.ram_block_type = "AUTO",
		ram_block1a_212.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_213
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_213portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_213.clk0_core_clock_enable = "ena0",
		ram_block1a_213.clk0_input_clock_enable = "none",
		ram_block1a_213.clk0_output_clock_enable = "none",
		ram_block1a_213.connectivity_checking = "OFF",
		ram_block1a_213.init_file = "../background.mif",
		ram_block1a_213.init_file_layout = "port_a",
		ram_block1a_213.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_213.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_213.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_213.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_213.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_213.operation_mode = "rom",
		ram_block1a_213.port_a_address_clear = "none",
		ram_block1a_213.port_a_address_width = 13,
		ram_block1a_213.port_a_data_out_clear = "none",
		ram_block1a_213.port_a_data_out_clock = "clock0",
		ram_block1a_213.port_a_data_width = 1,
		ram_block1a_213.port_a_first_address = 212992,
		ram_block1a_213.port_a_first_bit_number = 5,
		ram_block1a_213.port_a_last_address = 221183,
		ram_block1a_213.port_a_logical_ram_depth = 307200,
		ram_block1a_213.port_a_logical_ram_width = 8,
		ram_block1a_213.ram_block_type = "AUTO",
		ram_block1a_213.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_214
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_214portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_214.clk0_core_clock_enable = "ena0",
		ram_block1a_214.clk0_input_clock_enable = "none",
		ram_block1a_214.clk0_output_clock_enable = "none",
		ram_block1a_214.connectivity_checking = "OFF",
		ram_block1a_214.init_file = "../background.mif",
		ram_block1a_214.init_file_layout = "port_a",
		ram_block1a_214.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_214.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_214.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_214.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_214.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_214.operation_mode = "rom",
		ram_block1a_214.port_a_address_clear = "none",
		ram_block1a_214.port_a_address_width = 13,
		ram_block1a_214.port_a_data_out_clear = "none",
		ram_block1a_214.port_a_data_out_clock = "clock0",
		ram_block1a_214.port_a_data_width = 1,
		ram_block1a_214.port_a_first_address = 212992,
		ram_block1a_214.port_a_first_bit_number = 6,
		ram_block1a_214.port_a_last_address = 221183,
		ram_block1a_214.port_a_logical_ram_depth = 307200,
		ram_block1a_214.port_a_logical_ram_width = 8,
		ram_block1a_214.ram_block_type = "AUTO",
		ram_block1a_214.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_215
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_215portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_215.clk0_core_clock_enable = "ena0",
		ram_block1a_215.clk0_input_clock_enable = "none",
		ram_block1a_215.clk0_output_clock_enable = "none",
		ram_block1a_215.connectivity_checking = "OFF",
		ram_block1a_215.init_file = "../background.mif",
		ram_block1a_215.init_file_layout = "port_a",
		ram_block1a_215.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_215.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_215.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_215.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_215.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_215.operation_mode = "rom",
		ram_block1a_215.port_a_address_clear = "none",
		ram_block1a_215.port_a_address_width = 13,
		ram_block1a_215.port_a_data_out_clear = "none",
		ram_block1a_215.port_a_data_out_clock = "clock0",
		ram_block1a_215.port_a_data_width = 1,
		ram_block1a_215.port_a_first_address = 212992,
		ram_block1a_215.port_a_first_bit_number = 7,
		ram_block1a_215.port_a_last_address = 221183,
		ram_block1a_215.port_a_logical_ram_depth = 307200,
		ram_block1a_215.port_a_logical_ram_width = 8,
		ram_block1a_215.ram_block_type = "AUTO",
		ram_block1a_215.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_216
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_216portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_216.clk0_core_clock_enable = "ena0",
		ram_block1a_216.clk0_input_clock_enable = "none",
		ram_block1a_216.clk0_output_clock_enable = "none",
		ram_block1a_216.connectivity_checking = "OFF",
		ram_block1a_216.init_file = "../background.mif",
		ram_block1a_216.init_file_layout = "port_a",
		ram_block1a_216.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_216.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_216.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_216.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_216.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_216.operation_mode = "rom",
		ram_block1a_216.port_a_address_clear = "none",
		ram_block1a_216.port_a_address_width = 13,
		ram_block1a_216.port_a_data_out_clear = "none",
		ram_block1a_216.port_a_data_out_clock = "clock0",
		ram_block1a_216.port_a_data_width = 1,
		ram_block1a_216.port_a_first_address = 221184,
		ram_block1a_216.port_a_first_bit_number = 0,
		ram_block1a_216.port_a_last_address = 229375,
		ram_block1a_216.port_a_logical_ram_depth = 307200,
		ram_block1a_216.port_a_logical_ram_width = 8,
		ram_block1a_216.ram_block_type = "AUTO",
		ram_block1a_216.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_217
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_217portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_217.clk0_core_clock_enable = "ena0",
		ram_block1a_217.clk0_input_clock_enable = "none",
		ram_block1a_217.clk0_output_clock_enable = "none",
		ram_block1a_217.connectivity_checking = "OFF",
		ram_block1a_217.init_file = "../background.mif",
		ram_block1a_217.init_file_layout = "port_a",
		ram_block1a_217.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_217.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_217.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_217.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_217.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_217.operation_mode = "rom",
		ram_block1a_217.port_a_address_clear = "none",
		ram_block1a_217.port_a_address_width = 13,
		ram_block1a_217.port_a_data_out_clear = "none",
		ram_block1a_217.port_a_data_out_clock = "clock0",
		ram_block1a_217.port_a_data_width = 1,
		ram_block1a_217.port_a_first_address = 221184,
		ram_block1a_217.port_a_first_bit_number = 1,
		ram_block1a_217.port_a_last_address = 229375,
		ram_block1a_217.port_a_logical_ram_depth = 307200,
		ram_block1a_217.port_a_logical_ram_width = 8,
		ram_block1a_217.ram_block_type = "AUTO",
		ram_block1a_217.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_218
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_218portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_218.clk0_core_clock_enable = "ena0",
		ram_block1a_218.clk0_input_clock_enable = "none",
		ram_block1a_218.clk0_output_clock_enable = "none",
		ram_block1a_218.connectivity_checking = "OFF",
		ram_block1a_218.init_file = "../background.mif",
		ram_block1a_218.init_file_layout = "port_a",
		ram_block1a_218.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_218.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_218.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_218.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_218.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_218.operation_mode = "rom",
		ram_block1a_218.port_a_address_clear = "none",
		ram_block1a_218.port_a_address_width = 13,
		ram_block1a_218.port_a_data_out_clear = "none",
		ram_block1a_218.port_a_data_out_clock = "clock0",
		ram_block1a_218.port_a_data_width = 1,
		ram_block1a_218.port_a_first_address = 221184,
		ram_block1a_218.port_a_first_bit_number = 2,
		ram_block1a_218.port_a_last_address = 229375,
		ram_block1a_218.port_a_logical_ram_depth = 307200,
		ram_block1a_218.port_a_logical_ram_width = 8,
		ram_block1a_218.ram_block_type = "AUTO",
		ram_block1a_218.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_219
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_219portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_219.clk0_core_clock_enable = "ena0",
		ram_block1a_219.clk0_input_clock_enable = "none",
		ram_block1a_219.clk0_output_clock_enable = "none",
		ram_block1a_219.connectivity_checking = "OFF",
		ram_block1a_219.init_file = "../background.mif",
		ram_block1a_219.init_file_layout = "port_a",
		ram_block1a_219.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_219.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_219.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_219.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_219.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_219.operation_mode = "rom",
		ram_block1a_219.port_a_address_clear = "none",
		ram_block1a_219.port_a_address_width = 13,
		ram_block1a_219.port_a_data_out_clear = "none",
		ram_block1a_219.port_a_data_out_clock = "clock0",
		ram_block1a_219.port_a_data_width = 1,
		ram_block1a_219.port_a_first_address = 221184,
		ram_block1a_219.port_a_first_bit_number = 3,
		ram_block1a_219.port_a_last_address = 229375,
		ram_block1a_219.port_a_logical_ram_depth = 307200,
		ram_block1a_219.port_a_logical_ram_width = 8,
		ram_block1a_219.ram_block_type = "AUTO",
		ram_block1a_219.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_220
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_220portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_220.clk0_core_clock_enable = "ena0",
		ram_block1a_220.clk0_input_clock_enable = "none",
		ram_block1a_220.clk0_output_clock_enable = "none",
		ram_block1a_220.connectivity_checking = "OFF",
		ram_block1a_220.init_file = "../background.mif",
		ram_block1a_220.init_file_layout = "port_a",
		ram_block1a_220.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_220.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_220.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_220.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_220.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_220.operation_mode = "rom",
		ram_block1a_220.port_a_address_clear = "none",
		ram_block1a_220.port_a_address_width = 13,
		ram_block1a_220.port_a_data_out_clear = "none",
		ram_block1a_220.port_a_data_out_clock = "clock0",
		ram_block1a_220.port_a_data_width = 1,
		ram_block1a_220.port_a_first_address = 221184,
		ram_block1a_220.port_a_first_bit_number = 4,
		ram_block1a_220.port_a_last_address = 229375,
		ram_block1a_220.port_a_logical_ram_depth = 307200,
		ram_block1a_220.port_a_logical_ram_width = 8,
		ram_block1a_220.ram_block_type = "AUTO",
		ram_block1a_220.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_221
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_221portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_221.clk0_core_clock_enable = "ena0",
		ram_block1a_221.clk0_input_clock_enable = "none",
		ram_block1a_221.clk0_output_clock_enable = "none",
		ram_block1a_221.connectivity_checking = "OFF",
		ram_block1a_221.init_file = "../background.mif",
		ram_block1a_221.init_file_layout = "port_a",
		ram_block1a_221.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_221.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_221.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_221.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_221.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_221.operation_mode = "rom",
		ram_block1a_221.port_a_address_clear = "none",
		ram_block1a_221.port_a_address_width = 13,
		ram_block1a_221.port_a_data_out_clear = "none",
		ram_block1a_221.port_a_data_out_clock = "clock0",
		ram_block1a_221.port_a_data_width = 1,
		ram_block1a_221.port_a_first_address = 221184,
		ram_block1a_221.port_a_first_bit_number = 5,
		ram_block1a_221.port_a_last_address = 229375,
		ram_block1a_221.port_a_logical_ram_depth = 307200,
		ram_block1a_221.port_a_logical_ram_width = 8,
		ram_block1a_221.ram_block_type = "AUTO",
		ram_block1a_221.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_222
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_222portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_222.clk0_core_clock_enable = "ena0",
		ram_block1a_222.clk0_input_clock_enable = "none",
		ram_block1a_222.clk0_output_clock_enable = "none",
		ram_block1a_222.connectivity_checking = "OFF",
		ram_block1a_222.init_file = "../background.mif",
		ram_block1a_222.init_file_layout = "port_a",
		ram_block1a_222.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_222.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_222.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_222.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_222.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_222.operation_mode = "rom",
		ram_block1a_222.port_a_address_clear = "none",
		ram_block1a_222.port_a_address_width = 13,
		ram_block1a_222.port_a_data_out_clear = "none",
		ram_block1a_222.port_a_data_out_clock = "clock0",
		ram_block1a_222.port_a_data_width = 1,
		ram_block1a_222.port_a_first_address = 221184,
		ram_block1a_222.port_a_first_bit_number = 6,
		ram_block1a_222.port_a_last_address = 229375,
		ram_block1a_222.port_a_logical_ram_depth = 307200,
		ram_block1a_222.port_a_logical_ram_width = 8,
		ram_block1a_222.ram_block_type = "AUTO",
		ram_block1a_222.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_223
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_223portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_223.clk0_core_clock_enable = "ena0",
		ram_block1a_223.clk0_input_clock_enable = "none",
		ram_block1a_223.clk0_output_clock_enable = "none",
		ram_block1a_223.connectivity_checking = "OFF",
		ram_block1a_223.init_file = "../background.mif",
		ram_block1a_223.init_file_layout = "port_a",
		ram_block1a_223.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_223.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_223.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_223.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_223.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_223.operation_mode = "rom",
		ram_block1a_223.port_a_address_clear = "none",
		ram_block1a_223.port_a_address_width = 13,
		ram_block1a_223.port_a_data_out_clear = "none",
		ram_block1a_223.port_a_data_out_clock = "clock0",
		ram_block1a_223.port_a_data_width = 1,
		ram_block1a_223.port_a_first_address = 221184,
		ram_block1a_223.port_a_first_bit_number = 7,
		ram_block1a_223.port_a_last_address = 229375,
		ram_block1a_223.port_a_logical_ram_depth = 307200,
		ram_block1a_223.port_a_logical_ram_width = 8,
		ram_block1a_223.ram_block_type = "AUTO",
		ram_block1a_223.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_224
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_224portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_224.clk0_core_clock_enable = "ena0",
		ram_block1a_224.clk0_input_clock_enable = "none",
		ram_block1a_224.clk0_output_clock_enable = "none",
		ram_block1a_224.connectivity_checking = "OFF",
		ram_block1a_224.init_file = "../background.mif",
		ram_block1a_224.init_file_layout = "port_a",
		ram_block1a_224.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_224.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_224.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_224.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_224.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_224.operation_mode = "rom",
		ram_block1a_224.port_a_address_clear = "none",
		ram_block1a_224.port_a_address_width = 13,
		ram_block1a_224.port_a_data_out_clear = "none",
		ram_block1a_224.port_a_data_out_clock = "clock0",
		ram_block1a_224.port_a_data_width = 1,
		ram_block1a_224.port_a_first_address = 229376,
		ram_block1a_224.port_a_first_bit_number = 0,
		ram_block1a_224.port_a_last_address = 237567,
		ram_block1a_224.port_a_logical_ram_depth = 307200,
		ram_block1a_224.port_a_logical_ram_width = 8,
		ram_block1a_224.ram_block_type = "AUTO",
		ram_block1a_224.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_225
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_225portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_225.clk0_core_clock_enable = "ena0",
		ram_block1a_225.clk0_input_clock_enable = "none",
		ram_block1a_225.clk0_output_clock_enable = "none",
		ram_block1a_225.connectivity_checking = "OFF",
		ram_block1a_225.init_file = "../background.mif",
		ram_block1a_225.init_file_layout = "port_a",
		ram_block1a_225.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_225.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_225.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_225.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_225.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_225.operation_mode = "rom",
		ram_block1a_225.port_a_address_clear = "none",
		ram_block1a_225.port_a_address_width = 13,
		ram_block1a_225.port_a_data_out_clear = "none",
		ram_block1a_225.port_a_data_out_clock = "clock0",
		ram_block1a_225.port_a_data_width = 1,
		ram_block1a_225.port_a_first_address = 229376,
		ram_block1a_225.port_a_first_bit_number = 1,
		ram_block1a_225.port_a_last_address = 237567,
		ram_block1a_225.port_a_logical_ram_depth = 307200,
		ram_block1a_225.port_a_logical_ram_width = 8,
		ram_block1a_225.ram_block_type = "AUTO",
		ram_block1a_225.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_226
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_226portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_226.clk0_core_clock_enable = "ena0",
		ram_block1a_226.clk0_input_clock_enable = "none",
		ram_block1a_226.clk0_output_clock_enable = "none",
		ram_block1a_226.connectivity_checking = "OFF",
		ram_block1a_226.init_file = "../background.mif",
		ram_block1a_226.init_file_layout = "port_a",
		ram_block1a_226.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_226.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_226.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_226.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_226.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_226.operation_mode = "rom",
		ram_block1a_226.port_a_address_clear = "none",
		ram_block1a_226.port_a_address_width = 13,
		ram_block1a_226.port_a_data_out_clear = "none",
		ram_block1a_226.port_a_data_out_clock = "clock0",
		ram_block1a_226.port_a_data_width = 1,
		ram_block1a_226.port_a_first_address = 229376,
		ram_block1a_226.port_a_first_bit_number = 2,
		ram_block1a_226.port_a_last_address = 237567,
		ram_block1a_226.port_a_logical_ram_depth = 307200,
		ram_block1a_226.port_a_logical_ram_width = 8,
		ram_block1a_226.ram_block_type = "AUTO",
		ram_block1a_226.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_227
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_227portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_227.clk0_core_clock_enable = "ena0",
		ram_block1a_227.clk0_input_clock_enable = "none",
		ram_block1a_227.clk0_output_clock_enable = "none",
		ram_block1a_227.connectivity_checking = "OFF",
		ram_block1a_227.init_file = "../background.mif",
		ram_block1a_227.init_file_layout = "port_a",
		ram_block1a_227.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_227.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_227.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_227.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_227.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_227.operation_mode = "rom",
		ram_block1a_227.port_a_address_clear = "none",
		ram_block1a_227.port_a_address_width = 13,
		ram_block1a_227.port_a_data_out_clear = "none",
		ram_block1a_227.port_a_data_out_clock = "clock0",
		ram_block1a_227.port_a_data_width = 1,
		ram_block1a_227.port_a_first_address = 229376,
		ram_block1a_227.port_a_first_bit_number = 3,
		ram_block1a_227.port_a_last_address = 237567,
		ram_block1a_227.port_a_logical_ram_depth = 307200,
		ram_block1a_227.port_a_logical_ram_width = 8,
		ram_block1a_227.ram_block_type = "AUTO",
		ram_block1a_227.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_228
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_228portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_228.clk0_core_clock_enable = "ena0",
		ram_block1a_228.clk0_input_clock_enable = "none",
		ram_block1a_228.clk0_output_clock_enable = "none",
		ram_block1a_228.connectivity_checking = "OFF",
		ram_block1a_228.init_file = "../background.mif",
		ram_block1a_228.init_file_layout = "port_a",
		ram_block1a_228.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_228.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_228.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_228.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_228.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_228.operation_mode = "rom",
		ram_block1a_228.port_a_address_clear = "none",
		ram_block1a_228.port_a_address_width = 13,
		ram_block1a_228.port_a_data_out_clear = "none",
		ram_block1a_228.port_a_data_out_clock = "clock0",
		ram_block1a_228.port_a_data_width = 1,
		ram_block1a_228.port_a_first_address = 229376,
		ram_block1a_228.port_a_first_bit_number = 4,
		ram_block1a_228.port_a_last_address = 237567,
		ram_block1a_228.port_a_logical_ram_depth = 307200,
		ram_block1a_228.port_a_logical_ram_width = 8,
		ram_block1a_228.ram_block_type = "AUTO",
		ram_block1a_228.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_229
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_229portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_229.clk0_core_clock_enable = "ena0",
		ram_block1a_229.clk0_input_clock_enable = "none",
		ram_block1a_229.clk0_output_clock_enable = "none",
		ram_block1a_229.connectivity_checking = "OFF",
		ram_block1a_229.init_file = "../background.mif",
		ram_block1a_229.init_file_layout = "port_a",
		ram_block1a_229.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_229.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_229.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_229.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_229.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_229.operation_mode = "rom",
		ram_block1a_229.port_a_address_clear = "none",
		ram_block1a_229.port_a_address_width = 13,
		ram_block1a_229.port_a_data_out_clear = "none",
		ram_block1a_229.port_a_data_out_clock = "clock0",
		ram_block1a_229.port_a_data_width = 1,
		ram_block1a_229.port_a_first_address = 229376,
		ram_block1a_229.port_a_first_bit_number = 5,
		ram_block1a_229.port_a_last_address = 237567,
		ram_block1a_229.port_a_logical_ram_depth = 307200,
		ram_block1a_229.port_a_logical_ram_width = 8,
		ram_block1a_229.ram_block_type = "AUTO",
		ram_block1a_229.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_230
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_230portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_230.clk0_core_clock_enable = "ena0",
		ram_block1a_230.clk0_input_clock_enable = "none",
		ram_block1a_230.clk0_output_clock_enable = "none",
		ram_block1a_230.connectivity_checking = "OFF",
		ram_block1a_230.init_file = "../background.mif",
		ram_block1a_230.init_file_layout = "port_a",
		ram_block1a_230.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_230.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_230.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_230.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_230.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_230.operation_mode = "rom",
		ram_block1a_230.port_a_address_clear = "none",
		ram_block1a_230.port_a_address_width = 13,
		ram_block1a_230.port_a_data_out_clear = "none",
		ram_block1a_230.port_a_data_out_clock = "clock0",
		ram_block1a_230.port_a_data_width = 1,
		ram_block1a_230.port_a_first_address = 229376,
		ram_block1a_230.port_a_first_bit_number = 6,
		ram_block1a_230.port_a_last_address = 237567,
		ram_block1a_230.port_a_logical_ram_depth = 307200,
		ram_block1a_230.port_a_logical_ram_width = 8,
		ram_block1a_230.ram_block_type = "AUTO",
		ram_block1a_230.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_231
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_231portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_231.clk0_core_clock_enable = "ena0",
		ram_block1a_231.clk0_input_clock_enable = "none",
		ram_block1a_231.clk0_output_clock_enable = "none",
		ram_block1a_231.connectivity_checking = "OFF",
		ram_block1a_231.init_file = "../background.mif",
		ram_block1a_231.init_file_layout = "port_a",
		ram_block1a_231.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_231.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_231.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_231.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_231.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_231.operation_mode = "rom",
		ram_block1a_231.port_a_address_clear = "none",
		ram_block1a_231.port_a_address_width = 13,
		ram_block1a_231.port_a_data_out_clear = "none",
		ram_block1a_231.port_a_data_out_clock = "clock0",
		ram_block1a_231.port_a_data_width = 1,
		ram_block1a_231.port_a_first_address = 229376,
		ram_block1a_231.port_a_first_bit_number = 7,
		ram_block1a_231.port_a_last_address = 237567,
		ram_block1a_231.port_a_logical_ram_depth = 307200,
		ram_block1a_231.port_a_logical_ram_width = 8,
		ram_block1a_231.ram_block_type = "AUTO",
		ram_block1a_231.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_232
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_232portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_232.clk0_core_clock_enable = "ena0",
		ram_block1a_232.clk0_input_clock_enable = "none",
		ram_block1a_232.clk0_output_clock_enable = "none",
		ram_block1a_232.connectivity_checking = "OFF",
		ram_block1a_232.init_file = "../background.mif",
		ram_block1a_232.init_file_layout = "port_a",
		ram_block1a_232.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_232.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_232.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_232.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_232.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_232.operation_mode = "rom",
		ram_block1a_232.port_a_address_clear = "none",
		ram_block1a_232.port_a_address_width = 13,
		ram_block1a_232.port_a_data_out_clear = "none",
		ram_block1a_232.port_a_data_out_clock = "clock0",
		ram_block1a_232.port_a_data_width = 1,
		ram_block1a_232.port_a_first_address = 237568,
		ram_block1a_232.port_a_first_bit_number = 0,
		ram_block1a_232.port_a_last_address = 245759,
		ram_block1a_232.port_a_logical_ram_depth = 307200,
		ram_block1a_232.port_a_logical_ram_width = 8,
		ram_block1a_232.ram_block_type = "AUTO",
		ram_block1a_232.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_233
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_233portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_233.clk0_core_clock_enable = "ena0",
		ram_block1a_233.clk0_input_clock_enable = "none",
		ram_block1a_233.clk0_output_clock_enable = "none",
		ram_block1a_233.connectivity_checking = "OFF",
		ram_block1a_233.init_file = "../background.mif",
		ram_block1a_233.init_file_layout = "port_a",
		ram_block1a_233.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_233.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_233.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_233.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_233.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_233.operation_mode = "rom",
		ram_block1a_233.port_a_address_clear = "none",
		ram_block1a_233.port_a_address_width = 13,
		ram_block1a_233.port_a_data_out_clear = "none",
		ram_block1a_233.port_a_data_out_clock = "clock0",
		ram_block1a_233.port_a_data_width = 1,
		ram_block1a_233.port_a_first_address = 237568,
		ram_block1a_233.port_a_first_bit_number = 1,
		ram_block1a_233.port_a_last_address = 245759,
		ram_block1a_233.port_a_logical_ram_depth = 307200,
		ram_block1a_233.port_a_logical_ram_width = 8,
		ram_block1a_233.ram_block_type = "AUTO",
		ram_block1a_233.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_234
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_234portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_234.clk0_core_clock_enable = "ena0",
		ram_block1a_234.clk0_input_clock_enable = "none",
		ram_block1a_234.clk0_output_clock_enable = "none",
		ram_block1a_234.connectivity_checking = "OFF",
		ram_block1a_234.init_file = "../background.mif",
		ram_block1a_234.init_file_layout = "port_a",
		ram_block1a_234.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_234.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_234.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_234.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_234.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_234.operation_mode = "rom",
		ram_block1a_234.port_a_address_clear = "none",
		ram_block1a_234.port_a_address_width = 13,
		ram_block1a_234.port_a_data_out_clear = "none",
		ram_block1a_234.port_a_data_out_clock = "clock0",
		ram_block1a_234.port_a_data_width = 1,
		ram_block1a_234.port_a_first_address = 237568,
		ram_block1a_234.port_a_first_bit_number = 2,
		ram_block1a_234.port_a_last_address = 245759,
		ram_block1a_234.port_a_logical_ram_depth = 307200,
		ram_block1a_234.port_a_logical_ram_width = 8,
		ram_block1a_234.ram_block_type = "AUTO",
		ram_block1a_234.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_235
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_235portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_235.clk0_core_clock_enable = "ena0",
		ram_block1a_235.clk0_input_clock_enable = "none",
		ram_block1a_235.clk0_output_clock_enable = "none",
		ram_block1a_235.connectivity_checking = "OFF",
		ram_block1a_235.init_file = "../background.mif",
		ram_block1a_235.init_file_layout = "port_a",
		ram_block1a_235.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_235.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_235.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_235.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_235.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_235.operation_mode = "rom",
		ram_block1a_235.port_a_address_clear = "none",
		ram_block1a_235.port_a_address_width = 13,
		ram_block1a_235.port_a_data_out_clear = "none",
		ram_block1a_235.port_a_data_out_clock = "clock0",
		ram_block1a_235.port_a_data_width = 1,
		ram_block1a_235.port_a_first_address = 237568,
		ram_block1a_235.port_a_first_bit_number = 3,
		ram_block1a_235.port_a_last_address = 245759,
		ram_block1a_235.port_a_logical_ram_depth = 307200,
		ram_block1a_235.port_a_logical_ram_width = 8,
		ram_block1a_235.ram_block_type = "AUTO",
		ram_block1a_235.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_236
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_236portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_236.clk0_core_clock_enable = "ena0",
		ram_block1a_236.clk0_input_clock_enable = "none",
		ram_block1a_236.clk0_output_clock_enable = "none",
		ram_block1a_236.connectivity_checking = "OFF",
		ram_block1a_236.init_file = "../background.mif",
		ram_block1a_236.init_file_layout = "port_a",
		ram_block1a_236.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_236.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_236.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_236.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_236.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_236.operation_mode = "rom",
		ram_block1a_236.port_a_address_clear = "none",
		ram_block1a_236.port_a_address_width = 13,
		ram_block1a_236.port_a_data_out_clear = "none",
		ram_block1a_236.port_a_data_out_clock = "clock0",
		ram_block1a_236.port_a_data_width = 1,
		ram_block1a_236.port_a_first_address = 237568,
		ram_block1a_236.port_a_first_bit_number = 4,
		ram_block1a_236.port_a_last_address = 245759,
		ram_block1a_236.port_a_logical_ram_depth = 307200,
		ram_block1a_236.port_a_logical_ram_width = 8,
		ram_block1a_236.ram_block_type = "AUTO",
		ram_block1a_236.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_237
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_237portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_237.clk0_core_clock_enable = "ena0",
		ram_block1a_237.clk0_input_clock_enable = "none",
		ram_block1a_237.clk0_output_clock_enable = "none",
		ram_block1a_237.connectivity_checking = "OFF",
		ram_block1a_237.init_file = "../background.mif",
		ram_block1a_237.init_file_layout = "port_a",
		ram_block1a_237.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_237.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_237.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_237.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_237.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_237.operation_mode = "rom",
		ram_block1a_237.port_a_address_clear = "none",
		ram_block1a_237.port_a_address_width = 13,
		ram_block1a_237.port_a_data_out_clear = "none",
		ram_block1a_237.port_a_data_out_clock = "clock0",
		ram_block1a_237.port_a_data_width = 1,
		ram_block1a_237.port_a_first_address = 237568,
		ram_block1a_237.port_a_first_bit_number = 5,
		ram_block1a_237.port_a_last_address = 245759,
		ram_block1a_237.port_a_logical_ram_depth = 307200,
		ram_block1a_237.port_a_logical_ram_width = 8,
		ram_block1a_237.ram_block_type = "AUTO",
		ram_block1a_237.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_238
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_238portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_238.clk0_core_clock_enable = "ena0",
		ram_block1a_238.clk0_input_clock_enable = "none",
		ram_block1a_238.clk0_output_clock_enable = "none",
		ram_block1a_238.connectivity_checking = "OFF",
		ram_block1a_238.init_file = "../background.mif",
		ram_block1a_238.init_file_layout = "port_a",
		ram_block1a_238.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_238.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_238.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_238.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_238.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_238.operation_mode = "rom",
		ram_block1a_238.port_a_address_clear = "none",
		ram_block1a_238.port_a_address_width = 13,
		ram_block1a_238.port_a_data_out_clear = "none",
		ram_block1a_238.port_a_data_out_clock = "clock0",
		ram_block1a_238.port_a_data_width = 1,
		ram_block1a_238.port_a_first_address = 237568,
		ram_block1a_238.port_a_first_bit_number = 6,
		ram_block1a_238.port_a_last_address = 245759,
		ram_block1a_238.port_a_logical_ram_depth = 307200,
		ram_block1a_238.port_a_logical_ram_width = 8,
		ram_block1a_238.ram_block_type = "AUTO",
		ram_block1a_238.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_239
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_239portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_239.clk0_core_clock_enable = "ena0",
		ram_block1a_239.clk0_input_clock_enable = "none",
		ram_block1a_239.clk0_output_clock_enable = "none",
		ram_block1a_239.connectivity_checking = "OFF",
		ram_block1a_239.init_file = "../background.mif",
		ram_block1a_239.init_file_layout = "port_a",
		ram_block1a_239.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_239.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_239.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_239.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_239.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_239.operation_mode = "rom",
		ram_block1a_239.port_a_address_clear = "none",
		ram_block1a_239.port_a_address_width = 13,
		ram_block1a_239.port_a_data_out_clear = "none",
		ram_block1a_239.port_a_data_out_clock = "clock0",
		ram_block1a_239.port_a_data_width = 1,
		ram_block1a_239.port_a_first_address = 237568,
		ram_block1a_239.port_a_first_bit_number = 7,
		ram_block1a_239.port_a_last_address = 245759,
		ram_block1a_239.port_a_logical_ram_depth = 307200,
		ram_block1a_239.port_a_logical_ram_width = 8,
		ram_block1a_239.ram_block_type = "AUTO",
		ram_block1a_239.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_240
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_240portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_240.clk0_core_clock_enable = "ena0",
		ram_block1a_240.clk0_input_clock_enable = "none",
		ram_block1a_240.clk0_output_clock_enable = "none",
		ram_block1a_240.connectivity_checking = "OFF",
		ram_block1a_240.init_file = "../background.mif",
		ram_block1a_240.init_file_layout = "port_a",
		ram_block1a_240.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_240.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_240.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_240.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_240.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_240.operation_mode = "rom",
		ram_block1a_240.port_a_address_clear = "none",
		ram_block1a_240.port_a_address_width = 13,
		ram_block1a_240.port_a_data_out_clear = "none",
		ram_block1a_240.port_a_data_out_clock = "clock0",
		ram_block1a_240.port_a_data_width = 1,
		ram_block1a_240.port_a_first_address = 245760,
		ram_block1a_240.port_a_first_bit_number = 0,
		ram_block1a_240.port_a_last_address = 253951,
		ram_block1a_240.port_a_logical_ram_depth = 307200,
		ram_block1a_240.port_a_logical_ram_width = 8,
		ram_block1a_240.ram_block_type = "AUTO",
		ram_block1a_240.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_241
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_241portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_241.clk0_core_clock_enable = "ena0",
		ram_block1a_241.clk0_input_clock_enable = "none",
		ram_block1a_241.clk0_output_clock_enable = "none",
		ram_block1a_241.connectivity_checking = "OFF",
		ram_block1a_241.init_file = "../background.mif",
		ram_block1a_241.init_file_layout = "port_a",
		ram_block1a_241.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_241.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_241.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_241.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_241.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_241.operation_mode = "rom",
		ram_block1a_241.port_a_address_clear = "none",
		ram_block1a_241.port_a_address_width = 13,
		ram_block1a_241.port_a_data_out_clear = "none",
		ram_block1a_241.port_a_data_out_clock = "clock0",
		ram_block1a_241.port_a_data_width = 1,
		ram_block1a_241.port_a_first_address = 245760,
		ram_block1a_241.port_a_first_bit_number = 1,
		ram_block1a_241.port_a_last_address = 253951,
		ram_block1a_241.port_a_logical_ram_depth = 307200,
		ram_block1a_241.port_a_logical_ram_width = 8,
		ram_block1a_241.ram_block_type = "AUTO",
		ram_block1a_241.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_242
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_242portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_242.clk0_core_clock_enable = "ena0",
		ram_block1a_242.clk0_input_clock_enable = "none",
		ram_block1a_242.clk0_output_clock_enable = "none",
		ram_block1a_242.connectivity_checking = "OFF",
		ram_block1a_242.init_file = "../background.mif",
		ram_block1a_242.init_file_layout = "port_a",
		ram_block1a_242.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_242.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_242.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_242.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_242.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_242.operation_mode = "rom",
		ram_block1a_242.port_a_address_clear = "none",
		ram_block1a_242.port_a_address_width = 13,
		ram_block1a_242.port_a_data_out_clear = "none",
		ram_block1a_242.port_a_data_out_clock = "clock0",
		ram_block1a_242.port_a_data_width = 1,
		ram_block1a_242.port_a_first_address = 245760,
		ram_block1a_242.port_a_first_bit_number = 2,
		ram_block1a_242.port_a_last_address = 253951,
		ram_block1a_242.port_a_logical_ram_depth = 307200,
		ram_block1a_242.port_a_logical_ram_width = 8,
		ram_block1a_242.ram_block_type = "AUTO",
		ram_block1a_242.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_243
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_243portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_243.clk0_core_clock_enable = "ena0",
		ram_block1a_243.clk0_input_clock_enable = "none",
		ram_block1a_243.clk0_output_clock_enable = "none",
		ram_block1a_243.connectivity_checking = "OFF",
		ram_block1a_243.init_file = "../background.mif",
		ram_block1a_243.init_file_layout = "port_a",
		ram_block1a_243.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_243.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_243.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_243.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_243.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_243.operation_mode = "rom",
		ram_block1a_243.port_a_address_clear = "none",
		ram_block1a_243.port_a_address_width = 13,
		ram_block1a_243.port_a_data_out_clear = "none",
		ram_block1a_243.port_a_data_out_clock = "clock0",
		ram_block1a_243.port_a_data_width = 1,
		ram_block1a_243.port_a_first_address = 245760,
		ram_block1a_243.port_a_first_bit_number = 3,
		ram_block1a_243.port_a_last_address = 253951,
		ram_block1a_243.port_a_logical_ram_depth = 307200,
		ram_block1a_243.port_a_logical_ram_width = 8,
		ram_block1a_243.ram_block_type = "AUTO",
		ram_block1a_243.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_244
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_244portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_244.clk0_core_clock_enable = "ena0",
		ram_block1a_244.clk0_input_clock_enable = "none",
		ram_block1a_244.clk0_output_clock_enable = "none",
		ram_block1a_244.connectivity_checking = "OFF",
		ram_block1a_244.init_file = "../background.mif",
		ram_block1a_244.init_file_layout = "port_a",
		ram_block1a_244.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_244.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_244.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_244.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_244.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_244.operation_mode = "rom",
		ram_block1a_244.port_a_address_clear = "none",
		ram_block1a_244.port_a_address_width = 13,
		ram_block1a_244.port_a_data_out_clear = "none",
		ram_block1a_244.port_a_data_out_clock = "clock0",
		ram_block1a_244.port_a_data_width = 1,
		ram_block1a_244.port_a_first_address = 245760,
		ram_block1a_244.port_a_first_bit_number = 4,
		ram_block1a_244.port_a_last_address = 253951,
		ram_block1a_244.port_a_logical_ram_depth = 307200,
		ram_block1a_244.port_a_logical_ram_width = 8,
		ram_block1a_244.ram_block_type = "AUTO",
		ram_block1a_244.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_245
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_245portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_245.clk0_core_clock_enable = "ena0",
		ram_block1a_245.clk0_input_clock_enable = "none",
		ram_block1a_245.clk0_output_clock_enable = "none",
		ram_block1a_245.connectivity_checking = "OFF",
		ram_block1a_245.init_file = "../background.mif",
		ram_block1a_245.init_file_layout = "port_a",
		ram_block1a_245.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_245.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_245.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_245.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_245.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_245.operation_mode = "rom",
		ram_block1a_245.port_a_address_clear = "none",
		ram_block1a_245.port_a_address_width = 13,
		ram_block1a_245.port_a_data_out_clear = "none",
		ram_block1a_245.port_a_data_out_clock = "clock0",
		ram_block1a_245.port_a_data_width = 1,
		ram_block1a_245.port_a_first_address = 245760,
		ram_block1a_245.port_a_first_bit_number = 5,
		ram_block1a_245.port_a_last_address = 253951,
		ram_block1a_245.port_a_logical_ram_depth = 307200,
		ram_block1a_245.port_a_logical_ram_width = 8,
		ram_block1a_245.ram_block_type = "AUTO",
		ram_block1a_245.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_246
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_246portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_246.clk0_core_clock_enable = "ena0",
		ram_block1a_246.clk0_input_clock_enable = "none",
		ram_block1a_246.clk0_output_clock_enable = "none",
		ram_block1a_246.connectivity_checking = "OFF",
		ram_block1a_246.init_file = "../background.mif",
		ram_block1a_246.init_file_layout = "port_a",
		ram_block1a_246.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_246.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_246.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_246.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_246.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_246.operation_mode = "rom",
		ram_block1a_246.port_a_address_clear = "none",
		ram_block1a_246.port_a_address_width = 13,
		ram_block1a_246.port_a_data_out_clear = "none",
		ram_block1a_246.port_a_data_out_clock = "clock0",
		ram_block1a_246.port_a_data_width = 1,
		ram_block1a_246.port_a_first_address = 245760,
		ram_block1a_246.port_a_first_bit_number = 6,
		ram_block1a_246.port_a_last_address = 253951,
		ram_block1a_246.port_a_logical_ram_depth = 307200,
		ram_block1a_246.port_a_logical_ram_width = 8,
		ram_block1a_246.ram_block_type = "AUTO",
		ram_block1a_246.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_247
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_247portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_247.clk0_core_clock_enable = "ena0",
		ram_block1a_247.clk0_input_clock_enable = "none",
		ram_block1a_247.clk0_output_clock_enable = "none",
		ram_block1a_247.connectivity_checking = "OFF",
		ram_block1a_247.init_file = "../background.mif",
		ram_block1a_247.init_file_layout = "port_a",
		ram_block1a_247.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_247.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_247.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_247.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_247.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_247.operation_mode = "rom",
		ram_block1a_247.port_a_address_clear = "none",
		ram_block1a_247.port_a_address_width = 13,
		ram_block1a_247.port_a_data_out_clear = "none",
		ram_block1a_247.port_a_data_out_clock = "clock0",
		ram_block1a_247.port_a_data_width = 1,
		ram_block1a_247.port_a_first_address = 245760,
		ram_block1a_247.port_a_first_bit_number = 7,
		ram_block1a_247.port_a_last_address = 253951,
		ram_block1a_247.port_a_logical_ram_depth = 307200,
		ram_block1a_247.port_a_logical_ram_width = 8,
		ram_block1a_247.ram_block_type = "AUTO",
		ram_block1a_247.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_248
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_248portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_248.clk0_core_clock_enable = "ena0",
		ram_block1a_248.clk0_input_clock_enable = "none",
		ram_block1a_248.clk0_output_clock_enable = "none",
		ram_block1a_248.connectivity_checking = "OFF",
		ram_block1a_248.init_file = "../background.mif",
		ram_block1a_248.init_file_layout = "port_a",
		ram_block1a_248.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_248.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_248.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_248.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_248.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_248.operation_mode = "rom",
		ram_block1a_248.port_a_address_clear = "none",
		ram_block1a_248.port_a_address_width = 13,
		ram_block1a_248.port_a_data_out_clear = "none",
		ram_block1a_248.port_a_data_out_clock = "clock0",
		ram_block1a_248.port_a_data_width = 1,
		ram_block1a_248.port_a_first_address = 253952,
		ram_block1a_248.port_a_first_bit_number = 0,
		ram_block1a_248.port_a_last_address = 262143,
		ram_block1a_248.port_a_logical_ram_depth = 307200,
		ram_block1a_248.port_a_logical_ram_width = 8,
		ram_block1a_248.ram_block_type = "AUTO",
		ram_block1a_248.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_249
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_249portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_249.clk0_core_clock_enable = "ena0",
		ram_block1a_249.clk0_input_clock_enable = "none",
		ram_block1a_249.clk0_output_clock_enable = "none",
		ram_block1a_249.connectivity_checking = "OFF",
		ram_block1a_249.init_file = "../background.mif",
		ram_block1a_249.init_file_layout = "port_a",
		ram_block1a_249.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_249.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_249.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_249.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_249.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_249.operation_mode = "rom",
		ram_block1a_249.port_a_address_clear = "none",
		ram_block1a_249.port_a_address_width = 13,
		ram_block1a_249.port_a_data_out_clear = "none",
		ram_block1a_249.port_a_data_out_clock = "clock0",
		ram_block1a_249.port_a_data_width = 1,
		ram_block1a_249.port_a_first_address = 253952,
		ram_block1a_249.port_a_first_bit_number = 1,
		ram_block1a_249.port_a_last_address = 262143,
		ram_block1a_249.port_a_logical_ram_depth = 307200,
		ram_block1a_249.port_a_logical_ram_width = 8,
		ram_block1a_249.ram_block_type = "AUTO",
		ram_block1a_249.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_250
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_250portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_250.clk0_core_clock_enable = "ena0",
		ram_block1a_250.clk0_input_clock_enable = "none",
		ram_block1a_250.clk0_output_clock_enable = "none",
		ram_block1a_250.connectivity_checking = "OFF",
		ram_block1a_250.init_file = "../background.mif",
		ram_block1a_250.init_file_layout = "port_a",
		ram_block1a_250.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_250.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_250.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_250.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_250.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_250.operation_mode = "rom",
		ram_block1a_250.port_a_address_clear = "none",
		ram_block1a_250.port_a_address_width = 13,
		ram_block1a_250.port_a_data_out_clear = "none",
		ram_block1a_250.port_a_data_out_clock = "clock0",
		ram_block1a_250.port_a_data_width = 1,
		ram_block1a_250.port_a_first_address = 253952,
		ram_block1a_250.port_a_first_bit_number = 2,
		ram_block1a_250.port_a_last_address = 262143,
		ram_block1a_250.port_a_logical_ram_depth = 307200,
		ram_block1a_250.port_a_logical_ram_width = 8,
		ram_block1a_250.ram_block_type = "AUTO",
		ram_block1a_250.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_251
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_251portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_251.clk0_core_clock_enable = "ena0",
		ram_block1a_251.clk0_input_clock_enable = "none",
		ram_block1a_251.clk0_output_clock_enable = "none",
		ram_block1a_251.connectivity_checking = "OFF",
		ram_block1a_251.init_file = "../background.mif",
		ram_block1a_251.init_file_layout = "port_a",
		ram_block1a_251.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_251.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_251.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_251.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_251.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_251.operation_mode = "rom",
		ram_block1a_251.port_a_address_clear = "none",
		ram_block1a_251.port_a_address_width = 13,
		ram_block1a_251.port_a_data_out_clear = "none",
		ram_block1a_251.port_a_data_out_clock = "clock0",
		ram_block1a_251.port_a_data_width = 1,
		ram_block1a_251.port_a_first_address = 253952,
		ram_block1a_251.port_a_first_bit_number = 3,
		ram_block1a_251.port_a_last_address = 262143,
		ram_block1a_251.port_a_logical_ram_depth = 307200,
		ram_block1a_251.port_a_logical_ram_width = 8,
		ram_block1a_251.ram_block_type = "AUTO",
		ram_block1a_251.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_252
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_252portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_252.clk0_core_clock_enable = "ena0",
		ram_block1a_252.clk0_input_clock_enable = "none",
		ram_block1a_252.clk0_output_clock_enable = "none",
		ram_block1a_252.connectivity_checking = "OFF",
		ram_block1a_252.init_file = "../background.mif",
		ram_block1a_252.init_file_layout = "port_a",
		ram_block1a_252.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_252.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_252.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_252.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_252.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_252.operation_mode = "rom",
		ram_block1a_252.port_a_address_clear = "none",
		ram_block1a_252.port_a_address_width = 13,
		ram_block1a_252.port_a_data_out_clear = "none",
		ram_block1a_252.port_a_data_out_clock = "clock0",
		ram_block1a_252.port_a_data_width = 1,
		ram_block1a_252.port_a_first_address = 253952,
		ram_block1a_252.port_a_first_bit_number = 4,
		ram_block1a_252.port_a_last_address = 262143,
		ram_block1a_252.port_a_logical_ram_depth = 307200,
		ram_block1a_252.port_a_logical_ram_width = 8,
		ram_block1a_252.ram_block_type = "AUTO",
		ram_block1a_252.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_253
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_253portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_253.clk0_core_clock_enable = "ena0",
		ram_block1a_253.clk0_input_clock_enable = "none",
		ram_block1a_253.clk0_output_clock_enable = "none",
		ram_block1a_253.connectivity_checking = "OFF",
		ram_block1a_253.init_file = "../background.mif",
		ram_block1a_253.init_file_layout = "port_a",
		ram_block1a_253.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_253.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_253.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_253.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_253.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_253.operation_mode = "rom",
		ram_block1a_253.port_a_address_clear = "none",
		ram_block1a_253.port_a_address_width = 13,
		ram_block1a_253.port_a_data_out_clear = "none",
		ram_block1a_253.port_a_data_out_clock = "clock0",
		ram_block1a_253.port_a_data_width = 1,
		ram_block1a_253.port_a_first_address = 253952,
		ram_block1a_253.port_a_first_bit_number = 5,
		ram_block1a_253.port_a_last_address = 262143,
		ram_block1a_253.port_a_logical_ram_depth = 307200,
		ram_block1a_253.port_a_logical_ram_width = 8,
		ram_block1a_253.ram_block_type = "AUTO",
		ram_block1a_253.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_254
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_254portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_254.clk0_core_clock_enable = "ena0",
		ram_block1a_254.clk0_input_clock_enable = "none",
		ram_block1a_254.clk0_output_clock_enable = "none",
		ram_block1a_254.connectivity_checking = "OFF",
		ram_block1a_254.init_file = "../background.mif",
		ram_block1a_254.init_file_layout = "port_a",
		ram_block1a_254.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_254.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_254.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_254.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_254.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_254.operation_mode = "rom",
		ram_block1a_254.port_a_address_clear = "none",
		ram_block1a_254.port_a_address_width = 13,
		ram_block1a_254.port_a_data_out_clear = "none",
		ram_block1a_254.port_a_data_out_clock = "clock0",
		ram_block1a_254.port_a_data_width = 1,
		ram_block1a_254.port_a_first_address = 253952,
		ram_block1a_254.port_a_first_bit_number = 6,
		ram_block1a_254.port_a_last_address = 262143,
		ram_block1a_254.port_a_logical_ram_depth = 307200,
		ram_block1a_254.port_a_logical_ram_width = 8,
		ram_block1a_254.ram_block_type = "AUTO",
		ram_block1a_254.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_255
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_255portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_255.clk0_core_clock_enable = "ena0",
		ram_block1a_255.clk0_input_clock_enable = "none",
		ram_block1a_255.clk0_output_clock_enable = "none",
		ram_block1a_255.connectivity_checking = "OFF",
		ram_block1a_255.init_file = "../background.mif",
		ram_block1a_255.init_file_layout = "port_a",
		ram_block1a_255.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_255.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_255.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_255.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_255.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_255.operation_mode = "rom",
		ram_block1a_255.port_a_address_clear = "none",
		ram_block1a_255.port_a_address_width = 13,
		ram_block1a_255.port_a_data_out_clear = "none",
		ram_block1a_255.port_a_data_out_clock = "clock0",
		ram_block1a_255.port_a_data_width = 1,
		ram_block1a_255.port_a_first_address = 253952,
		ram_block1a_255.port_a_first_bit_number = 7,
		ram_block1a_255.port_a_last_address = 262143,
		ram_block1a_255.port_a_logical_ram_depth = 307200,
		ram_block1a_255.port_a_logical_ram_width = 8,
		ram_block1a_255.ram_block_type = "AUTO",
		ram_block1a_255.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_256
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_256portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_256.clk0_core_clock_enable = "ena0",
		ram_block1a_256.clk0_input_clock_enable = "none",
		ram_block1a_256.clk0_output_clock_enable = "none",
		ram_block1a_256.connectivity_checking = "OFF",
		ram_block1a_256.init_file = "../background.mif",
		ram_block1a_256.init_file_layout = "port_a",
		ram_block1a_256.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_256.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_256.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_256.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_256.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_256.operation_mode = "rom",
		ram_block1a_256.port_a_address_clear = "none",
		ram_block1a_256.port_a_address_width = 13,
		ram_block1a_256.port_a_data_out_clear = "none",
		ram_block1a_256.port_a_data_out_clock = "clock0",
		ram_block1a_256.port_a_data_width = 1,
		ram_block1a_256.port_a_first_address = 262144,
		ram_block1a_256.port_a_first_bit_number = 0,
		ram_block1a_256.port_a_last_address = 270335,
		ram_block1a_256.port_a_logical_ram_depth = 307200,
		ram_block1a_256.port_a_logical_ram_width = 8,
		ram_block1a_256.ram_block_type = "AUTO",
		ram_block1a_256.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_257
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_257portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_257.clk0_core_clock_enable = "ena0",
		ram_block1a_257.clk0_input_clock_enable = "none",
		ram_block1a_257.clk0_output_clock_enable = "none",
		ram_block1a_257.connectivity_checking = "OFF",
		ram_block1a_257.init_file = "../background.mif",
		ram_block1a_257.init_file_layout = "port_a",
		ram_block1a_257.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_257.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_257.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_257.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_257.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_257.operation_mode = "rom",
		ram_block1a_257.port_a_address_clear = "none",
		ram_block1a_257.port_a_address_width = 13,
		ram_block1a_257.port_a_data_out_clear = "none",
		ram_block1a_257.port_a_data_out_clock = "clock0",
		ram_block1a_257.port_a_data_width = 1,
		ram_block1a_257.port_a_first_address = 262144,
		ram_block1a_257.port_a_first_bit_number = 1,
		ram_block1a_257.port_a_last_address = 270335,
		ram_block1a_257.port_a_logical_ram_depth = 307200,
		ram_block1a_257.port_a_logical_ram_width = 8,
		ram_block1a_257.ram_block_type = "AUTO",
		ram_block1a_257.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_258
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_258portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_258.clk0_core_clock_enable = "ena0",
		ram_block1a_258.clk0_input_clock_enable = "none",
		ram_block1a_258.clk0_output_clock_enable = "none",
		ram_block1a_258.connectivity_checking = "OFF",
		ram_block1a_258.init_file = "../background.mif",
		ram_block1a_258.init_file_layout = "port_a",
		ram_block1a_258.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_258.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_258.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_258.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_258.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_258.operation_mode = "rom",
		ram_block1a_258.port_a_address_clear = "none",
		ram_block1a_258.port_a_address_width = 13,
		ram_block1a_258.port_a_data_out_clear = "none",
		ram_block1a_258.port_a_data_out_clock = "clock0",
		ram_block1a_258.port_a_data_width = 1,
		ram_block1a_258.port_a_first_address = 262144,
		ram_block1a_258.port_a_first_bit_number = 2,
		ram_block1a_258.port_a_last_address = 270335,
		ram_block1a_258.port_a_logical_ram_depth = 307200,
		ram_block1a_258.port_a_logical_ram_width = 8,
		ram_block1a_258.ram_block_type = "AUTO",
		ram_block1a_258.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_259
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_259portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_259.clk0_core_clock_enable = "ena0",
		ram_block1a_259.clk0_input_clock_enable = "none",
		ram_block1a_259.clk0_output_clock_enable = "none",
		ram_block1a_259.connectivity_checking = "OFF",
		ram_block1a_259.init_file = "../background.mif",
		ram_block1a_259.init_file_layout = "port_a",
		ram_block1a_259.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_259.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_259.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_259.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_259.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_259.operation_mode = "rom",
		ram_block1a_259.port_a_address_clear = "none",
		ram_block1a_259.port_a_address_width = 13,
		ram_block1a_259.port_a_data_out_clear = "none",
		ram_block1a_259.port_a_data_out_clock = "clock0",
		ram_block1a_259.port_a_data_width = 1,
		ram_block1a_259.port_a_first_address = 262144,
		ram_block1a_259.port_a_first_bit_number = 3,
		ram_block1a_259.port_a_last_address = 270335,
		ram_block1a_259.port_a_logical_ram_depth = 307200,
		ram_block1a_259.port_a_logical_ram_width = 8,
		ram_block1a_259.ram_block_type = "AUTO",
		ram_block1a_259.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_260
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_260portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_260.clk0_core_clock_enable = "ena0",
		ram_block1a_260.clk0_input_clock_enable = "none",
		ram_block1a_260.clk0_output_clock_enable = "none",
		ram_block1a_260.connectivity_checking = "OFF",
		ram_block1a_260.init_file = "../background.mif",
		ram_block1a_260.init_file_layout = "port_a",
		ram_block1a_260.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_260.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_260.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_260.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_260.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_260.operation_mode = "rom",
		ram_block1a_260.port_a_address_clear = "none",
		ram_block1a_260.port_a_address_width = 13,
		ram_block1a_260.port_a_data_out_clear = "none",
		ram_block1a_260.port_a_data_out_clock = "clock0",
		ram_block1a_260.port_a_data_width = 1,
		ram_block1a_260.port_a_first_address = 262144,
		ram_block1a_260.port_a_first_bit_number = 4,
		ram_block1a_260.port_a_last_address = 270335,
		ram_block1a_260.port_a_logical_ram_depth = 307200,
		ram_block1a_260.port_a_logical_ram_width = 8,
		ram_block1a_260.ram_block_type = "AUTO",
		ram_block1a_260.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_261
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_261portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_261.clk0_core_clock_enable = "ena0",
		ram_block1a_261.clk0_input_clock_enable = "none",
		ram_block1a_261.clk0_output_clock_enable = "none",
		ram_block1a_261.connectivity_checking = "OFF",
		ram_block1a_261.init_file = "../background.mif",
		ram_block1a_261.init_file_layout = "port_a",
		ram_block1a_261.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_261.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_261.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_261.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_261.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_261.operation_mode = "rom",
		ram_block1a_261.port_a_address_clear = "none",
		ram_block1a_261.port_a_address_width = 13,
		ram_block1a_261.port_a_data_out_clear = "none",
		ram_block1a_261.port_a_data_out_clock = "clock0",
		ram_block1a_261.port_a_data_width = 1,
		ram_block1a_261.port_a_first_address = 262144,
		ram_block1a_261.port_a_first_bit_number = 5,
		ram_block1a_261.port_a_last_address = 270335,
		ram_block1a_261.port_a_logical_ram_depth = 307200,
		ram_block1a_261.port_a_logical_ram_width = 8,
		ram_block1a_261.ram_block_type = "AUTO",
		ram_block1a_261.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_262
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_262portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_262.clk0_core_clock_enable = "ena0",
		ram_block1a_262.clk0_input_clock_enable = "none",
		ram_block1a_262.clk0_output_clock_enable = "none",
		ram_block1a_262.connectivity_checking = "OFF",
		ram_block1a_262.init_file = "../background.mif",
		ram_block1a_262.init_file_layout = "port_a",
		ram_block1a_262.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_262.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_262.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_262.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_262.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_262.operation_mode = "rom",
		ram_block1a_262.port_a_address_clear = "none",
		ram_block1a_262.port_a_address_width = 13,
		ram_block1a_262.port_a_data_out_clear = "none",
		ram_block1a_262.port_a_data_out_clock = "clock0",
		ram_block1a_262.port_a_data_width = 1,
		ram_block1a_262.port_a_first_address = 262144,
		ram_block1a_262.port_a_first_bit_number = 6,
		ram_block1a_262.port_a_last_address = 270335,
		ram_block1a_262.port_a_logical_ram_depth = 307200,
		ram_block1a_262.port_a_logical_ram_width = 8,
		ram_block1a_262.ram_block_type = "AUTO",
		ram_block1a_262.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_263
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_263portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_263.clk0_core_clock_enable = "ena0",
		ram_block1a_263.clk0_input_clock_enable = "none",
		ram_block1a_263.clk0_output_clock_enable = "none",
		ram_block1a_263.connectivity_checking = "OFF",
		ram_block1a_263.init_file = "../background.mif",
		ram_block1a_263.init_file_layout = "port_a",
		ram_block1a_263.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_263.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_263.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_263.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_263.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_263.operation_mode = "rom",
		ram_block1a_263.port_a_address_clear = "none",
		ram_block1a_263.port_a_address_width = 13,
		ram_block1a_263.port_a_data_out_clear = "none",
		ram_block1a_263.port_a_data_out_clock = "clock0",
		ram_block1a_263.port_a_data_width = 1,
		ram_block1a_263.port_a_first_address = 262144,
		ram_block1a_263.port_a_first_bit_number = 7,
		ram_block1a_263.port_a_last_address = 270335,
		ram_block1a_263.port_a_logical_ram_depth = 307200,
		ram_block1a_263.port_a_logical_ram_width = 8,
		ram_block1a_263.ram_block_type = "AUTO",
		ram_block1a_263.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_264
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_264portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_264.clk0_core_clock_enable = "ena0",
		ram_block1a_264.clk0_input_clock_enable = "none",
		ram_block1a_264.clk0_output_clock_enable = "none",
		ram_block1a_264.connectivity_checking = "OFF",
		ram_block1a_264.init_file = "../background.mif",
		ram_block1a_264.init_file_layout = "port_a",
		ram_block1a_264.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_264.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_264.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_264.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_264.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_264.operation_mode = "rom",
		ram_block1a_264.port_a_address_clear = "none",
		ram_block1a_264.port_a_address_width = 13,
		ram_block1a_264.port_a_data_out_clear = "none",
		ram_block1a_264.port_a_data_out_clock = "clock0",
		ram_block1a_264.port_a_data_width = 1,
		ram_block1a_264.port_a_first_address = 270336,
		ram_block1a_264.port_a_first_bit_number = 0,
		ram_block1a_264.port_a_last_address = 278527,
		ram_block1a_264.port_a_logical_ram_depth = 307200,
		ram_block1a_264.port_a_logical_ram_width = 8,
		ram_block1a_264.ram_block_type = "AUTO",
		ram_block1a_264.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_265
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_265portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_265.clk0_core_clock_enable = "ena0",
		ram_block1a_265.clk0_input_clock_enable = "none",
		ram_block1a_265.clk0_output_clock_enable = "none",
		ram_block1a_265.connectivity_checking = "OFF",
		ram_block1a_265.init_file = "../background.mif",
		ram_block1a_265.init_file_layout = "port_a",
		ram_block1a_265.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_265.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_265.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_265.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_265.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_265.operation_mode = "rom",
		ram_block1a_265.port_a_address_clear = "none",
		ram_block1a_265.port_a_address_width = 13,
		ram_block1a_265.port_a_data_out_clear = "none",
		ram_block1a_265.port_a_data_out_clock = "clock0",
		ram_block1a_265.port_a_data_width = 1,
		ram_block1a_265.port_a_first_address = 270336,
		ram_block1a_265.port_a_first_bit_number = 1,
		ram_block1a_265.port_a_last_address = 278527,
		ram_block1a_265.port_a_logical_ram_depth = 307200,
		ram_block1a_265.port_a_logical_ram_width = 8,
		ram_block1a_265.ram_block_type = "AUTO",
		ram_block1a_265.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_266
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_266portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_266.clk0_core_clock_enable = "ena0",
		ram_block1a_266.clk0_input_clock_enable = "none",
		ram_block1a_266.clk0_output_clock_enable = "none",
		ram_block1a_266.connectivity_checking = "OFF",
		ram_block1a_266.init_file = "../background.mif",
		ram_block1a_266.init_file_layout = "port_a",
		ram_block1a_266.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_266.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_266.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_266.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_266.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_266.operation_mode = "rom",
		ram_block1a_266.port_a_address_clear = "none",
		ram_block1a_266.port_a_address_width = 13,
		ram_block1a_266.port_a_data_out_clear = "none",
		ram_block1a_266.port_a_data_out_clock = "clock0",
		ram_block1a_266.port_a_data_width = 1,
		ram_block1a_266.port_a_first_address = 270336,
		ram_block1a_266.port_a_first_bit_number = 2,
		ram_block1a_266.port_a_last_address = 278527,
		ram_block1a_266.port_a_logical_ram_depth = 307200,
		ram_block1a_266.port_a_logical_ram_width = 8,
		ram_block1a_266.ram_block_type = "AUTO",
		ram_block1a_266.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_267
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_267portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_267.clk0_core_clock_enable = "ena0",
		ram_block1a_267.clk0_input_clock_enable = "none",
		ram_block1a_267.clk0_output_clock_enable = "none",
		ram_block1a_267.connectivity_checking = "OFF",
		ram_block1a_267.init_file = "../background.mif",
		ram_block1a_267.init_file_layout = "port_a",
		ram_block1a_267.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_267.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_267.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_267.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_267.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_267.operation_mode = "rom",
		ram_block1a_267.port_a_address_clear = "none",
		ram_block1a_267.port_a_address_width = 13,
		ram_block1a_267.port_a_data_out_clear = "none",
		ram_block1a_267.port_a_data_out_clock = "clock0",
		ram_block1a_267.port_a_data_width = 1,
		ram_block1a_267.port_a_first_address = 270336,
		ram_block1a_267.port_a_first_bit_number = 3,
		ram_block1a_267.port_a_last_address = 278527,
		ram_block1a_267.port_a_logical_ram_depth = 307200,
		ram_block1a_267.port_a_logical_ram_width = 8,
		ram_block1a_267.ram_block_type = "AUTO",
		ram_block1a_267.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_268
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_268portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_268.clk0_core_clock_enable = "ena0",
		ram_block1a_268.clk0_input_clock_enable = "none",
		ram_block1a_268.clk0_output_clock_enable = "none",
		ram_block1a_268.connectivity_checking = "OFF",
		ram_block1a_268.init_file = "../background.mif",
		ram_block1a_268.init_file_layout = "port_a",
		ram_block1a_268.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_268.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_268.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_268.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_268.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_268.operation_mode = "rom",
		ram_block1a_268.port_a_address_clear = "none",
		ram_block1a_268.port_a_address_width = 13,
		ram_block1a_268.port_a_data_out_clear = "none",
		ram_block1a_268.port_a_data_out_clock = "clock0",
		ram_block1a_268.port_a_data_width = 1,
		ram_block1a_268.port_a_first_address = 270336,
		ram_block1a_268.port_a_first_bit_number = 4,
		ram_block1a_268.port_a_last_address = 278527,
		ram_block1a_268.port_a_logical_ram_depth = 307200,
		ram_block1a_268.port_a_logical_ram_width = 8,
		ram_block1a_268.ram_block_type = "AUTO",
		ram_block1a_268.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_269
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_269portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_269.clk0_core_clock_enable = "ena0",
		ram_block1a_269.clk0_input_clock_enable = "none",
		ram_block1a_269.clk0_output_clock_enable = "none",
		ram_block1a_269.connectivity_checking = "OFF",
		ram_block1a_269.init_file = "../background.mif",
		ram_block1a_269.init_file_layout = "port_a",
		ram_block1a_269.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_269.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_269.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_269.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_269.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_269.operation_mode = "rom",
		ram_block1a_269.port_a_address_clear = "none",
		ram_block1a_269.port_a_address_width = 13,
		ram_block1a_269.port_a_data_out_clear = "none",
		ram_block1a_269.port_a_data_out_clock = "clock0",
		ram_block1a_269.port_a_data_width = 1,
		ram_block1a_269.port_a_first_address = 270336,
		ram_block1a_269.port_a_first_bit_number = 5,
		ram_block1a_269.port_a_last_address = 278527,
		ram_block1a_269.port_a_logical_ram_depth = 307200,
		ram_block1a_269.port_a_logical_ram_width = 8,
		ram_block1a_269.ram_block_type = "AUTO",
		ram_block1a_269.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_270
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_270portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_270.clk0_core_clock_enable = "ena0",
		ram_block1a_270.clk0_input_clock_enable = "none",
		ram_block1a_270.clk0_output_clock_enable = "none",
		ram_block1a_270.connectivity_checking = "OFF",
		ram_block1a_270.init_file = "../background.mif",
		ram_block1a_270.init_file_layout = "port_a",
		ram_block1a_270.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_270.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_270.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_270.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_270.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_270.operation_mode = "rom",
		ram_block1a_270.port_a_address_clear = "none",
		ram_block1a_270.port_a_address_width = 13,
		ram_block1a_270.port_a_data_out_clear = "none",
		ram_block1a_270.port_a_data_out_clock = "clock0",
		ram_block1a_270.port_a_data_width = 1,
		ram_block1a_270.port_a_first_address = 270336,
		ram_block1a_270.port_a_first_bit_number = 6,
		ram_block1a_270.port_a_last_address = 278527,
		ram_block1a_270.port_a_logical_ram_depth = 307200,
		ram_block1a_270.port_a_logical_ram_width = 8,
		ram_block1a_270.ram_block_type = "AUTO",
		ram_block1a_270.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_271
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_271portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_271.clk0_core_clock_enable = "ena0",
		ram_block1a_271.clk0_input_clock_enable = "none",
		ram_block1a_271.clk0_output_clock_enable = "none",
		ram_block1a_271.connectivity_checking = "OFF",
		ram_block1a_271.init_file = "../background.mif",
		ram_block1a_271.init_file_layout = "port_a",
		ram_block1a_271.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_271.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_271.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_271.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_271.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_271.operation_mode = "rom",
		ram_block1a_271.port_a_address_clear = "none",
		ram_block1a_271.port_a_address_width = 13,
		ram_block1a_271.port_a_data_out_clear = "none",
		ram_block1a_271.port_a_data_out_clock = "clock0",
		ram_block1a_271.port_a_data_width = 1,
		ram_block1a_271.port_a_first_address = 270336,
		ram_block1a_271.port_a_first_bit_number = 7,
		ram_block1a_271.port_a_last_address = 278527,
		ram_block1a_271.port_a_logical_ram_depth = 307200,
		ram_block1a_271.port_a_logical_ram_width = 8,
		ram_block1a_271.ram_block_type = "AUTO",
		ram_block1a_271.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_272
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_272portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_272.clk0_core_clock_enable = "ena0",
		ram_block1a_272.clk0_input_clock_enable = "none",
		ram_block1a_272.clk0_output_clock_enable = "none",
		ram_block1a_272.connectivity_checking = "OFF",
		ram_block1a_272.init_file = "../background.mif",
		ram_block1a_272.init_file_layout = "port_a",
		ram_block1a_272.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_272.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_272.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_272.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_272.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_272.operation_mode = "rom",
		ram_block1a_272.port_a_address_clear = "none",
		ram_block1a_272.port_a_address_width = 13,
		ram_block1a_272.port_a_data_out_clear = "none",
		ram_block1a_272.port_a_data_out_clock = "clock0",
		ram_block1a_272.port_a_data_width = 1,
		ram_block1a_272.port_a_first_address = 278528,
		ram_block1a_272.port_a_first_bit_number = 0,
		ram_block1a_272.port_a_last_address = 286719,
		ram_block1a_272.port_a_logical_ram_depth = 307200,
		ram_block1a_272.port_a_logical_ram_width = 8,
		ram_block1a_272.ram_block_type = "AUTO",
		ram_block1a_272.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_273
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_273portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_273.clk0_core_clock_enable = "ena0",
		ram_block1a_273.clk0_input_clock_enable = "none",
		ram_block1a_273.clk0_output_clock_enable = "none",
		ram_block1a_273.connectivity_checking = "OFF",
		ram_block1a_273.init_file = "../background.mif",
		ram_block1a_273.init_file_layout = "port_a",
		ram_block1a_273.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_273.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_273.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_273.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_273.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_273.operation_mode = "rom",
		ram_block1a_273.port_a_address_clear = "none",
		ram_block1a_273.port_a_address_width = 13,
		ram_block1a_273.port_a_data_out_clear = "none",
		ram_block1a_273.port_a_data_out_clock = "clock0",
		ram_block1a_273.port_a_data_width = 1,
		ram_block1a_273.port_a_first_address = 278528,
		ram_block1a_273.port_a_first_bit_number = 1,
		ram_block1a_273.port_a_last_address = 286719,
		ram_block1a_273.port_a_logical_ram_depth = 307200,
		ram_block1a_273.port_a_logical_ram_width = 8,
		ram_block1a_273.ram_block_type = "AUTO",
		ram_block1a_273.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_274
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_274portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_274.clk0_core_clock_enable = "ena0",
		ram_block1a_274.clk0_input_clock_enable = "none",
		ram_block1a_274.clk0_output_clock_enable = "none",
		ram_block1a_274.connectivity_checking = "OFF",
		ram_block1a_274.init_file = "../background.mif",
		ram_block1a_274.init_file_layout = "port_a",
		ram_block1a_274.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_274.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_274.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_274.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_274.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_274.operation_mode = "rom",
		ram_block1a_274.port_a_address_clear = "none",
		ram_block1a_274.port_a_address_width = 13,
		ram_block1a_274.port_a_data_out_clear = "none",
		ram_block1a_274.port_a_data_out_clock = "clock0",
		ram_block1a_274.port_a_data_width = 1,
		ram_block1a_274.port_a_first_address = 278528,
		ram_block1a_274.port_a_first_bit_number = 2,
		ram_block1a_274.port_a_last_address = 286719,
		ram_block1a_274.port_a_logical_ram_depth = 307200,
		ram_block1a_274.port_a_logical_ram_width = 8,
		ram_block1a_274.ram_block_type = "AUTO",
		ram_block1a_274.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_275
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_275portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_275.clk0_core_clock_enable = "ena0",
		ram_block1a_275.clk0_input_clock_enable = "none",
		ram_block1a_275.clk0_output_clock_enable = "none",
		ram_block1a_275.connectivity_checking = "OFF",
		ram_block1a_275.init_file = "../background.mif",
		ram_block1a_275.init_file_layout = "port_a",
		ram_block1a_275.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_275.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_275.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_275.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_275.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_275.operation_mode = "rom",
		ram_block1a_275.port_a_address_clear = "none",
		ram_block1a_275.port_a_address_width = 13,
		ram_block1a_275.port_a_data_out_clear = "none",
		ram_block1a_275.port_a_data_out_clock = "clock0",
		ram_block1a_275.port_a_data_width = 1,
		ram_block1a_275.port_a_first_address = 278528,
		ram_block1a_275.port_a_first_bit_number = 3,
		ram_block1a_275.port_a_last_address = 286719,
		ram_block1a_275.port_a_logical_ram_depth = 307200,
		ram_block1a_275.port_a_logical_ram_width = 8,
		ram_block1a_275.ram_block_type = "AUTO",
		ram_block1a_275.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_276
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_276portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_276.clk0_core_clock_enable = "ena0",
		ram_block1a_276.clk0_input_clock_enable = "none",
		ram_block1a_276.clk0_output_clock_enable = "none",
		ram_block1a_276.connectivity_checking = "OFF",
		ram_block1a_276.init_file = "../background.mif",
		ram_block1a_276.init_file_layout = "port_a",
		ram_block1a_276.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_276.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_276.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_276.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_276.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_276.operation_mode = "rom",
		ram_block1a_276.port_a_address_clear = "none",
		ram_block1a_276.port_a_address_width = 13,
		ram_block1a_276.port_a_data_out_clear = "none",
		ram_block1a_276.port_a_data_out_clock = "clock0",
		ram_block1a_276.port_a_data_width = 1,
		ram_block1a_276.port_a_first_address = 278528,
		ram_block1a_276.port_a_first_bit_number = 4,
		ram_block1a_276.port_a_last_address = 286719,
		ram_block1a_276.port_a_logical_ram_depth = 307200,
		ram_block1a_276.port_a_logical_ram_width = 8,
		ram_block1a_276.ram_block_type = "AUTO",
		ram_block1a_276.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_277
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_277portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_277.clk0_core_clock_enable = "ena0",
		ram_block1a_277.clk0_input_clock_enable = "none",
		ram_block1a_277.clk0_output_clock_enable = "none",
		ram_block1a_277.connectivity_checking = "OFF",
		ram_block1a_277.init_file = "../background.mif",
		ram_block1a_277.init_file_layout = "port_a",
		ram_block1a_277.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_277.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_277.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_277.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_277.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_277.operation_mode = "rom",
		ram_block1a_277.port_a_address_clear = "none",
		ram_block1a_277.port_a_address_width = 13,
		ram_block1a_277.port_a_data_out_clear = "none",
		ram_block1a_277.port_a_data_out_clock = "clock0",
		ram_block1a_277.port_a_data_width = 1,
		ram_block1a_277.port_a_first_address = 278528,
		ram_block1a_277.port_a_first_bit_number = 5,
		ram_block1a_277.port_a_last_address = 286719,
		ram_block1a_277.port_a_logical_ram_depth = 307200,
		ram_block1a_277.port_a_logical_ram_width = 8,
		ram_block1a_277.ram_block_type = "AUTO",
		ram_block1a_277.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_278
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_278portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_278.clk0_core_clock_enable = "ena0",
		ram_block1a_278.clk0_input_clock_enable = "none",
		ram_block1a_278.clk0_output_clock_enable = "none",
		ram_block1a_278.connectivity_checking = "OFF",
		ram_block1a_278.init_file = "../background.mif",
		ram_block1a_278.init_file_layout = "port_a",
		ram_block1a_278.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_278.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_278.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_278.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_278.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_278.operation_mode = "rom",
		ram_block1a_278.port_a_address_clear = "none",
		ram_block1a_278.port_a_address_width = 13,
		ram_block1a_278.port_a_data_out_clear = "none",
		ram_block1a_278.port_a_data_out_clock = "clock0",
		ram_block1a_278.port_a_data_width = 1,
		ram_block1a_278.port_a_first_address = 278528,
		ram_block1a_278.port_a_first_bit_number = 6,
		ram_block1a_278.port_a_last_address = 286719,
		ram_block1a_278.port_a_logical_ram_depth = 307200,
		ram_block1a_278.port_a_logical_ram_width = 8,
		ram_block1a_278.ram_block_type = "AUTO",
		ram_block1a_278.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_279
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_279portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_279.clk0_core_clock_enable = "ena0",
		ram_block1a_279.clk0_input_clock_enable = "none",
		ram_block1a_279.clk0_output_clock_enable = "none",
		ram_block1a_279.connectivity_checking = "OFF",
		ram_block1a_279.init_file = "../background.mif",
		ram_block1a_279.init_file_layout = "port_a",
		ram_block1a_279.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_279.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_279.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_279.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_279.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_279.operation_mode = "rom",
		ram_block1a_279.port_a_address_clear = "none",
		ram_block1a_279.port_a_address_width = 13,
		ram_block1a_279.port_a_data_out_clear = "none",
		ram_block1a_279.port_a_data_out_clock = "clock0",
		ram_block1a_279.port_a_data_width = 1,
		ram_block1a_279.port_a_first_address = 278528,
		ram_block1a_279.port_a_first_bit_number = 7,
		ram_block1a_279.port_a_last_address = 286719,
		ram_block1a_279.port_a_logical_ram_depth = 307200,
		ram_block1a_279.port_a_logical_ram_width = 8,
		ram_block1a_279.ram_block_type = "AUTO",
		ram_block1a_279.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_280
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_280portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_280.clk0_core_clock_enable = "ena0",
		ram_block1a_280.clk0_input_clock_enable = "none",
		ram_block1a_280.clk0_output_clock_enable = "none",
		ram_block1a_280.connectivity_checking = "OFF",
		ram_block1a_280.init_file = "../background.mif",
		ram_block1a_280.init_file_layout = "port_a",
		ram_block1a_280.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_280.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_280.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_280.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_280.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_280.operation_mode = "rom",
		ram_block1a_280.port_a_address_clear = "none",
		ram_block1a_280.port_a_address_width = 13,
		ram_block1a_280.port_a_data_out_clear = "none",
		ram_block1a_280.port_a_data_out_clock = "clock0",
		ram_block1a_280.port_a_data_width = 1,
		ram_block1a_280.port_a_first_address = 286720,
		ram_block1a_280.port_a_first_bit_number = 0,
		ram_block1a_280.port_a_last_address = 294911,
		ram_block1a_280.port_a_logical_ram_depth = 307200,
		ram_block1a_280.port_a_logical_ram_width = 8,
		ram_block1a_280.ram_block_type = "AUTO",
		ram_block1a_280.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_281
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_281portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_281.clk0_core_clock_enable = "ena0",
		ram_block1a_281.clk0_input_clock_enable = "none",
		ram_block1a_281.clk0_output_clock_enable = "none",
		ram_block1a_281.connectivity_checking = "OFF",
		ram_block1a_281.init_file = "../background.mif",
		ram_block1a_281.init_file_layout = "port_a",
		ram_block1a_281.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_281.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_281.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_281.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_281.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_281.operation_mode = "rom",
		ram_block1a_281.port_a_address_clear = "none",
		ram_block1a_281.port_a_address_width = 13,
		ram_block1a_281.port_a_data_out_clear = "none",
		ram_block1a_281.port_a_data_out_clock = "clock0",
		ram_block1a_281.port_a_data_width = 1,
		ram_block1a_281.port_a_first_address = 286720,
		ram_block1a_281.port_a_first_bit_number = 1,
		ram_block1a_281.port_a_last_address = 294911,
		ram_block1a_281.port_a_logical_ram_depth = 307200,
		ram_block1a_281.port_a_logical_ram_width = 8,
		ram_block1a_281.ram_block_type = "AUTO",
		ram_block1a_281.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_282
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_282portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_282.clk0_core_clock_enable = "ena0",
		ram_block1a_282.clk0_input_clock_enable = "none",
		ram_block1a_282.clk0_output_clock_enable = "none",
		ram_block1a_282.connectivity_checking = "OFF",
		ram_block1a_282.init_file = "../background.mif",
		ram_block1a_282.init_file_layout = "port_a",
		ram_block1a_282.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_282.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_282.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_282.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_282.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_282.operation_mode = "rom",
		ram_block1a_282.port_a_address_clear = "none",
		ram_block1a_282.port_a_address_width = 13,
		ram_block1a_282.port_a_data_out_clear = "none",
		ram_block1a_282.port_a_data_out_clock = "clock0",
		ram_block1a_282.port_a_data_width = 1,
		ram_block1a_282.port_a_first_address = 286720,
		ram_block1a_282.port_a_first_bit_number = 2,
		ram_block1a_282.port_a_last_address = 294911,
		ram_block1a_282.port_a_logical_ram_depth = 307200,
		ram_block1a_282.port_a_logical_ram_width = 8,
		ram_block1a_282.ram_block_type = "AUTO",
		ram_block1a_282.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_283
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_283portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_283.clk0_core_clock_enable = "ena0",
		ram_block1a_283.clk0_input_clock_enable = "none",
		ram_block1a_283.clk0_output_clock_enable = "none",
		ram_block1a_283.connectivity_checking = "OFF",
		ram_block1a_283.init_file = "../background.mif",
		ram_block1a_283.init_file_layout = "port_a",
		ram_block1a_283.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_283.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_283.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_283.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_283.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_283.operation_mode = "rom",
		ram_block1a_283.port_a_address_clear = "none",
		ram_block1a_283.port_a_address_width = 13,
		ram_block1a_283.port_a_data_out_clear = "none",
		ram_block1a_283.port_a_data_out_clock = "clock0",
		ram_block1a_283.port_a_data_width = 1,
		ram_block1a_283.port_a_first_address = 286720,
		ram_block1a_283.port_a_first_bit_number = 3,
		ram_block1a_283.port_a_last_address = 294911,
		ram_block1a_283.port_a_logical_ram_depth = 307200,
		ram_block1a_283.port_a_logical_ram_width = 8,
		ram_block1a_283.ram_block_type = "AUTO",
		ram_block1a_283.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_284
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_284portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_284.clk0_core_clock_enable = "ena0",
		ram_block1a_284.clk0_input_clock_enable = "none",
		ram_block1a_284.clk0_output_clock_enable = "none",
		ram_block1a_284.connectivity_checking = "OFF",
		ram_block1a_284.init_file = "../background.mif",
		ram_block1a_284.init_file_layout = "port_a",
		ram_block1a_284.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_284.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_284.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_284.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_284.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_284.operation_mode = "rom",
		ram_block1a_284.port_a_address_clear = "none",
		ram_block1a_284.port_a_address_width = 13,
		ram_block1a_284.port_a_data_out_clear = "none",
		ram_block1a_284.port_a_data_out_clock = "clock0",
		ram_block1a_284.port_a_data_width = 1,
		ram_block1a_284.port_a_first_address = 286720,
		ram_block1a_284.port_a_first_bit_number = 4,
		ram_block1a_284.port_a_last_address = 294911,
		ram_block1a_284.port_a_logical_ram_depth = 307200,
		ram_block1a_284.port_a_logical_ram_width = 8,
		ram_block1a_284.ram_block_type = "AUTO",
		ram_block1a_284.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_285
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_285portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_285.clk0_core_clock_enable = "ena0",
		ram_block1a_285.clk0_input_clock_enable = "none",
		ram_block1a_285.clk0_output_clock_enable = "none",
		ram_block1a_285.connectivity_checking = "OFF",
		ram_block1a_285.init_file = "../background.mif",
		ram_block1a_285.init_file_layout = "port_a",
		ram_block1a_285.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_285.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_285.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_285.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_285.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_285.operation_mode = "rom",
		ram_block1a_285.port_a_address_clear = "none",
		ram_block1a_285.port_a_address_width = 13,
		ram_block1a_285.port_a_data_out_clear = "none",
		ram_block1a_285.port_a_data_out_clock = "clock0",
		ram_block1a_285.port_a_data_width = 1,
		ram_block1a_285.port_a_first_address = 286720,
		ram_block1a_285.port_a_first_bit_number = 5,
		ram_block1a_285.port_a_last_address = 294911,
		ram_block1a_285.port_a_logical_ram_depth = 307200,
		ram_block1a_285.port_a_logical_ram_width = 8,
		ram_block1a_285.ram_block_type = "AUTO",
		ram_block1a_285.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_286
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_286portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_286.clk0_core_clock_enable = "ena0",
		ram_block1a_286.clk0_input_clock_enable = "none",
		ram_block1a_286.clk0_output_clock_enable = "none",
		ram_block1a_286.connectivity_checking = "OFF",
		ram_block1a_286.init_file = "../background.mif",
		ram_block1a_286.init_file_layout = "port_a",
		ram_block1a_286.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_286.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_286.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_286.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_286.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_286.operation_mode = "rom",
		ram_block1a_286.port_a_address_clear = "none",
		ram_block1a_286.port_a_address_width = 13,
		ram_block1a_286.port_a_data_out_clear = "none",
		ram_block1a_286.port_a_data_out_clock = "clock0",
		ram_block1a_286.port_a_data_width = 1,
		ram_block1a_286.port_a_first_address = 286720,
		ram_block1a_286.port_a_first_bit_number = 6,
		ram_block1a_286.port_a_last_address = 294911,
		ram_block1a_286.port_a_logical_ram_depth = 307200,
		ram_block1a_286.port_a_logical_ram_width = 8,
		ram_block1a_286.ram_block_type = "AUTO",
		ram_block1a_286.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_287
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_287portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_287.clk0_core_clock_enable = "ena0",
		ram_block1a_287.clk0_input_clock_enable = "none",
		ram_block1a_287.clk0_output_clock_enable = "none",
		ram_block1a_287.connectivity_checking = "OFF",
		ram_block1a_287.init_file = "../background.mif",
		ram_block1a_287.init_file_layout = "port_a",
		ram_block1a_287.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_287.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_287.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_287.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_287.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_287.operation_mode = "rom",
		ram_block1a_287.port_a_address_clear = "none",
		ram_block1a_287.port_a_address_width = 13,
		ram_block1a_287.port_a_data_out_clear = "none",
		ram_block1a_287.port_a_data_out_clock = "clock0",
		ram_block1a_287.port_a_data_width = 1,
		ram_block1a_287.port_a_first_address = 286720,
		ram_block1a_287.port_a_first_bit_number = 7,
		ram_block1a_287.port_a_last_address = 294911,
		ram_block1a_287.port_a_logical_ram_depth = 307200,
		ram_block1a_287.port_a_logical_ram_width = 8,
		ram_block1a_287.ram_block_type = "AUTO",
		ram_block1a_287.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_288
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_288portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_288.clk0_core_clock_enable = "ena0",
		ram_block1a_288.clk0_input_clock_enable = "none",
		ram_block1a_288.clk0_output_clock_enable = "none",
		ram_block1a_288.connectivity_checking = "OFF",
		ram_block1a_288.init_file = "../background.mif",
		ram_block1a_288.init_file_layout = "port_a",
		ram_block1a_288.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_288.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_288.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_288.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_288.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_288.operation_mode = "rom",
		ram_block1a_288.port_a_address_clear = "none",
		ram_block1a_288.port_a_address_width = 13,
		ram_block1a_288.port_a_data_out_clear = "none",
		ram_block1a_288.port_a_data_out_clock = "clock0",
		ram_block1a_288.port_a_data_width = 1,
		ram_block1a_288.port_a_first_address = 294912,
		ram_block1a_288.port_a_first_bit_number = 0,
		ram_block1a_288.port_a_last_address = 303103,
		ram_block1a_288.port_a_logical_ram_depth = 307200,
		ram_block1a_288.port_a_logical_ram_width = 8,
		ram_block1a_288.ram_block_type = "AUTO",
		ram_block1a_288.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_289
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_289portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_289.clk0_core_clock_enable = "ena0",
		ram_block1a_289.clk0_input_clock_enable = "none",
		ram_block1a_289.clk0_output_clock_enable = "none",
		ram_block1a_289.connectivity_checking = "OFF",
		ram_block1a_289.init_file = "../background.mif",
		ram_block1a_289.init_file_layout = "port_a",
		ram_block1a_289.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_289.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_289.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_289.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_289.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_289.operation_mode = "rom",
		ram_block1a_289.port_a_address_clear = "none",
		ram_block1a_289.port_a_address_width = 13,
		ram_block1a_289.port_a_data_out_clear = "none",
		ram_block1a_289.port_a_data_out_clock = "clock0",
		ram_block1a_289.port_a_data_width = 1,
		ram_block1a_289.port_a_first_address = 294912,
		ram_block1a_289.port_a_first_bit_number = 1,
		ram_block1a_289.port_a_last_address = 303103,
		ram_block1a_289.port_a_logical_ram_depth = 307200,
		ram_block1a_289.port_a_logical_ram_width = 8,
		ram_block1a_289.ram_block_type = "AUTO",
		ram_block1a_289.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_290
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_290portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_290.clk0_core_clock_enable = "ena0",
		ram_block1a_290.clk0_input_clock_enable = "none",
		ram_block1a_290.clk0_output_clock_enable = "none",
		ram_block1a_290.connectivity_checking = "OFF",
		ram_block1a_290.init_file = "../background.mif",
		ram_block1a_290.init_file_layout = "port_a",
		ram_block1a_290.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_290.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_290.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_290.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_290.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_290.operation_mode = "rom",
		ram_block1a_290.port_a_address_clear = "none",
		ram_block1a_290.port_a_address_width = 13,
		ram_block1a_290.port_a_data_out_clear = "none",
		ram_block1a_290.port_a_data_out_clock = "clock0",
		ram_block1a_290.port_a_data_width = 1,
		ram_block1a_290.port_a_first_address = 294912,
		ram_block1a_290.port_a_first_bit_number = 2,
		ram_block1a_290.port_a_last_address = 303103,
		ram_block1a_290.port_a_logical_ram_depth = 307200,
		ram_block1a_290.port_a_logical_ram_width = 8,
		ram_block1a_290.ram_block_type = "AUTO",
		ram_block1a_290.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_291
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_291portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_291.clk0_core_clock_enable = "ena0",
		ram_block1a_291.clk0_input_clock_enable = "none",
		ram_block1a_291.clk0_output_clock_enable = "none",
		ram_block1a_291.connectivity_checking = "OFF",
		ram_block1a_291.init_file = "../background.mif",
		ram_block1a_291.init_file_layout = "port_a",
		ram_block1a_291.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_291.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_291.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_291.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_291.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_291.operation_mode = "rom",
		ram_block1a_291.port_a_address_clear = "none",
		ram_block1a_291.port_a_address_width = 13,
		ram_block1a_291.port_a_data_out_clear = "none",
		ram_block1a_291.port_a_data_out_clock = "clock0",
		ram_block1a_291.port_a_data_width = 1,
		ram_block1a_291.port_a_first_address = 294912,
		ram_block1a_291.port_a_first_bit_number = 3,
		ram_block1a_291.port_a_last_address = 303103,
		ram_block1a_291.port_a_logical_ram_depth = 307200,
		ram_block1a_291.port_a_logical_ram_width = 8,
		ram_block1a_291.ram_block_type = "AUTO",
		ram_block1a_291.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_292
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_292portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_292.clk0_core_clock_enable = "ena0",
		ram_block1a_292.clk0_input_clock_enable = "none",
		ram_block1a_292.clk0_output_clock_enable = "none",
		ram_block1a_292.connectivity_checking = "OFF",
		ram_block1a_292.init_file = "../background.mif",
		ram_block1a_292.init_file_layout = "port_a",
		ram_block1a_292.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_292.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_292.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_292.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_292.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_292.operation_mode = "rom",
		ram_block1a_292.port_a_address_clear = "none",
		ram_block1a_292.port_a_address_width = 13,
		ram_block1a_292.port_a_data_out_clear = "none",
		ram_block1a_292.port_a_data_out_clock = "clock0",
		ram_block1a_292.port_a_data_width = 1,
		ram_block1a_292.port_a_first_address = 294912,
		ram_block1a_292.port_a_first_bit_number = 4,
		ram_block1a_292.port_a_last_address = 303103,
		ram_block1a_292.port_a_logical_ram_depth = 307200,
		ram_block1a_292.port_a_logical_ram_width = 8,
		ram_block1a_292.ram_block_type = "AUTO",
		ram_block1a_292.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_293
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_293portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_293.clk0_core_clock_enable = "ena0",
		ram_block1a_293.clk0_input_clock_enable = "none",
		ram_block1a_293.clk0_output_clock_enable = "none",
		ram_block1a_293.connectivity_checking = "OFF",
		ram_block1a_293.init_file = "../background.mif",
		ram_block1a_293.init_file_layout = "port_a",
		ram_block1a_293.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_293.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_293.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_293.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_293.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_293.operation_mode = "rom",
		ram_block1a_293.port_a_address_clear = "none",
		ram_block1a_293.port_a_address_width = 13,
		ram_block1a_293.port_a_data_out_clear = "none",
		ram_block1a_293.port_a_data_out_clock = "clock0",
		ram_block1a_293.port_a_data_width = 1,
		ram_block1a_293.port_a_first_address = 294912,
		ram_block1a_293.port_a_first_bit_number = 5,
		ram_block1a_293.port_a_last_address = 303103,
		ram_block1a_293.port_a_logical_ram_depth = 307200,
		ram_block1a_293.port_a_logical_ram_width = 8,
		ram_block1a_293.ram_block_type = "AUTO",
		ram_block1a_293.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_294
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_294portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_294.clk0_core_clock_enable = "ena0",
		ram_block1a_294.clk0_input_clock_enable = "none",
		ram_block1a_294.clk0_output_clock_enable = "none",
		ram_block1a_294.connectivity_checking = "OFF",
		ram_block1a_294.init_file = "../background.mif",
		ram_block1a_294.init_file_layout = "port_a",
		ram_block1a_294.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_294.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_294.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_294.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_294.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_294.operation_mode = "rom",
		ram_block1a_294.port_a_address_clear = "none",
		ram_block1a_294.port_a_address_width = 13,
		ram_block1a_294.port_a_data_out_clear = "none",
		ram_block1a_294.port_a_data_out_clock = "clock0",
		ram_block1a_294.port_a_data_width = 1,
		ram_block1a_294.port_a_first_address = 294912,
		ram_block1a_294.port_a_first_bit_number = 6,
		ram_block1a_294.port_a_last_address = 303103,
		ram_block1a_294.port_a_logical_ram_depth = 307200,
		ram_block1a_294.port_a_logical_ram_width = 8,
		ram_block1a_294.ram_block_type = "AUTO",
		ram_block1a_294.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_295
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_295portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_295.clk0_core_clock_enable = "ena0",
		ram_block1a_295.clk0_input_clock_enable = "none",
		ram_block1a_295.clk0_output_clock_enable = "none",
		ram_block1a_295.connectivity_checking = "OFF",
		ram_block1a_295.init_file = "../background.mif",
		ram_block1a_295.init_file_layout = "port_a",
		ram_block1a_295.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_295.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_295.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_295.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_295.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_295.operation_mode = "rom",
		ram_block1a_295.port_a_address_clear = "none",
		ram_block1a_295.port_a_address_width = 13,
		ram_block1a_295.port_a_data_out_clear = "none",
		ram_block1a_295.port_a_data_out_clock = "clock0",
		ram_block1a_295.port_a_data_width = 1,
		ram_block1a_295.port_a_first_address = 294912,
		ram_block1a_295.port_a_first_bit_number = 7,
		ram_block1a_295.port_a_last_address = 303103,
		ram_block1a_295.port_a_logical_ram_depth = 307200,
		ram_block1a_295.port_a_logical_ram_width = 8,
		ram_block1a_295.ram_block_type = "AUTO",
		ram_block1a_295.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_296
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_296portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_296.clk0_core_clock_enable = "ena0",
		ram_block1a_296.clk0_input_clock_enable = "none",
		ram_block1a_296.clk0_output_clock_enable = "none",
		ram_block1a_296.connectivity_checking = "OFF",
		ram_block1a_296.init_file = "../background.mif",
		ram_block1a_296.init_file_layout = "port_a",
		ram_block1a_296.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_296.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_296.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_296.operation_mode = "rom",
		ram_block1a_296.port_a_address_clear = "none",
		ram_block1a_296.port_a_address_width = 12,
		ram_block1a_296.port_a_data_out_clear = "none",
		ram_block1a_296.port_a_data_out_clock = "clock0",
		ram_block1a_296.port_a_data_width = 1,
		ram_block1a_296.port_a_first_address = 303104,
		ram_block1a_296.port_a_first_bit_number = 0,
		ram_block1a_296.port_a_last_address = 307199,
		ram_block1a_296.port_a_logical_ram_depth = 307200,
		ram_block1a_296.port_a_logical_ram_width = 8,
		ram_block1a_296.ram_block_type = "AUTO",
		ram_block1a_296.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_297
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_297portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_297.clk0_core_clock_enable = "ena0",
		ram_block1a_297.clk0_input_clock_enable = "none",
		ram_block1a_297.clk0_output_clock_enable = "none",
		ram_block1a_297.connectivity_checking = "OFF",
		ram_block1a_297.init_file = "../background.mif",
		ram_block1a_297.init_file_layout = "port_a",
		ram_block1a_297.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_297.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_297.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_297.operation_mode = "rom",
		ram_block1a_297.port_a_address_clear = "none",
		ram_block1a_297.port_a_address_width = 12,
		ram_block1a_297.port_a_data_out_clear = "none",
		ram_block1a_297.port_a_data_out_clock = "clock0",
		ram_block1a_297.port_a_data_width = 1,
		ram_block1a_297.port_a_first_address = 303104,
		ram_block1a_297.port_a_first_bit_number = 1,
		ram_block1a_297.port_a_last_address = 307199,
		ram_block1a_297.port_a_logical_ram_depth = 307200,
		ram_block1a_297.port_a_logical_ram_width = 8,
		ram_block1a_297.ram_block_type = "AUTO",
		ram_block1a_297.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_298
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_298portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_298.clk0_core_clock_enable = "ena0",
		ram_block1a_298.clk0_input_clock_enable = "none",
		ram_block1a_298.clk0_output_clock_enable = "none",
		ram_block1a_298.connectivity_checking = "OFF",
		ram_block1a_298.init_file = "../background.mif",
		ram_block1a_298.init_file_layout = "port_a",
		ram_block1a_298.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_298.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_298.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_298.operation_mode = "rom",
		ram_block1a_298.port_a_address_clear = "none",
		ram_block1a_298.port_a_address_width = 12,
		ram_block1a_298.port_a_data_out_clear = "none",
		ram_block1a_298.port_a_data_out_clock = "clock0",
		ram_block1a_298.port_a_data_width = 1,
		ram_block1a_298.port_a_first_address = 303104,
		ram_block1a_298.port_a_first_bit_number = 2,
		ram_block1a_298.port_a_last_address = 307199,
		ram_block1a_298.port_a_logical_ram_depth = 307200,
		ram_block1a_298.port_a_logical_ram_width = 8,
		ram_block1a_298.ram_block_type = "AUTO",
		ram_block1a_298.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_299
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_299portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_299.clk0_core_clock_enable = "ena0",
		ram_block1a_299.clk0_input_clock_enable = "none",
		ram_block1a_299.clk0_output_clock_enable = "none",
		ram_block1a_299.connectivity_checking = "OFF",
		ram_block1a_299.init_file = "../background.mif",
		ram_block1a_299.init_file_layout = "port_a",
		ram_block1a_299.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_299.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_299.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_299.operation_mode = "rom",
		ram_block1a_299.port_a_address_clear = "none",
		ram_block1a_299.port_a_address_width = 12,
		ram_block1a_299.port_a_data_out_clear = "none",
		ram_block1a_299.port_a_data_out_clock = "clock0",
		ram_block1a_299.port_a_data_width = 1,
		ram_block1a_299.port_a_first_address = 303104,
		ram_block1a_299.port_a_first_bit_number = 3,
		ram_block1a_299.port_a_last_address = 307199,
		ram_block1a_299.port_a_logical_ram_depth = 307200,
		ram_block1a_299.port_a_logical_ram_width = 8,
		ram_block1a_299.ram_block_type = "AUTO",
		ram_block1a_299.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_300
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_300portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_300.clk0_core_clock_enable = "ena0",
		ram_block1a_300.clk0_input_clock_enable = "none",
		ram_block1a_300.clk0_output_clock_enable = "none",
		ram_block1a_300.connectivity_checking = "OFF",
		ram_block1a_300.init_file = "../background.mif",
		ram_block1a_300.init_file_layout = "port_a",
		ram_block1a_300.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_300.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_300.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_300.operation_mode = "rom",
		ram_block1a_300.port_a_address_clear = "none",
		ram_block1a_300.port_a_address_width = 12,
		ram_block1a_300.port_a_data_out_clear = "none",
		ram_block1a_300.port_a_data_out_clock = "clock0",
		ram_block1a_300.port_a_data_width = 1,
		ram_block1a_300.port_a_first_address = 303104,
		ram_block1a_300.port_a_first_bit_number = 4,
		ram_block1a_300.port_a_last_address = 307199,
		ram_block1a_300.port_a_logical_ram_depth = 307200,
		ram_block1a_300.port_a_logical_ram_width = 8,
		ram_block1a_300.ram_block_type = "AUTO",
		ram_block1a_300.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_301
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_301portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_301.clk0_core_clock_enable = "ena0",
		ram_block1a_301.clk0_input_clock_enable = "none",
		ram_block1a_301.clk0_output_clock_enable = "none",
		ram_block1a_301.connectivity_checking = "OFF",
		ram_block1a_301.init_file = "../background.mif",
		ram_block1a_301.init_file_layout = "port_a",
		ram_block1a_301.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_301.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_301.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_301.operation_mode = "rom",
		ram_block1a_301.port_a_address_clear = "none",
		ram_block1a_301.port_a_address_width = 12,
		ram_block1a_301.port_a_data_out_clear = "none",
		ram_block1a_301.port_a_data_out_clock = "clock0",
		ram_block1a_301.port_a_data_width = 1,
		ram_block1a_301.port_a_first_address = 303104,
		ram_block1a_301.port_a_first_bit_number = 5,
		ram_block1a_301.port_a_last_address = 307199,
		ram_block1a_301.port_a_logical_ram_depth = 307200,
		ram_block1a_301.port_a_logical_ram_width = 8,
		ram_block1a_301.ram_block_type = "AUTO",
		ram_block1a_301.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_302
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_302portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_302.clk0_core_clock_enable = "ena0",
		ram_block1a_302.clk0_input_clock_enable = "none",
		ram_block1a_302.clk0_output_clock_enable = "none",
		ram_block1a_302.connectivity_checking = "OFF",
		ram_block1a_302.init_file = "../background.mif",
		ram_block1a_302.init_file_layout = "port_a",
		ram_block1a_302.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_302.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_302.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_302.operation_mode = "rom",
		ram_block1a_302.port_a_address_clear = "none",
		ram_block1a_302.port_a_address_width = 12,
		ram_block1a_302.port_a_data_out_clear = "none",
		ram_block1a_302.port_a_data_out_clock = "clock0",
		ram_block1a_302.port_a_data_width = 1,
		ram_block1a_302.port_a_first_address = 303104,
		ram_block1a_302.port_a_first_bit_number = 6,
		ram_block1a_302.port_a_last_address = 307199,
		ram_block1a_302.port_a_logical_ram_depth = 307200,
		ram_block1a_302.port_a_logical_ram_width = 8,
		ram_block1a_302.ram_block_type = "AUTO",
		ram_block1a_302.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_303
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_303portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_303.clk0_core_clock_enable = "ena0",
		ram_block1a_303.clk0_input_clock_enable = "none",
		ram_block1a_303.clk0_output_clock_enable = "none",
		ram_block1a_303.connectivity_checking = "OFF",
		ram_block1a_303.init_file = "../background.mif",
		ram_block1a_303.init_file_layout = "port_a",
		ram_block1a_303.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_303.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_303.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_303.operation_mode = "rom",
		ram_block1a_303.port_a_address_clear = "none",
		ram_block1a_303.port_a_address_width = 12,
		ram_block1a_303.port_a_data_out_clear = "none",
		ram_block1a_303.port_a_data_out_clock = "clock0",
		ram_block1a_303.port_a_data_width = 1,
		ram_block1a_303.port_a_first_address = 303104,
		ram_block1a_303.port_a_first_bit_number = 7,
		ram_block1a_303.port_a_last_address = 307199,
		ram_block1a_303.port_a_logical_ram_depth = 307200,
		ram_block1a_303.port_a_logical_ram_width = 8,
		ram_block1a_303.ram_block_type = "AUTO",
		ram_block1a_303.lpm_type = "cycloneive_ram_block";
	assign
		address_a_sel = address_a[18:13],
		address_a_wire = address_a,
		q_a = wire_mux2_result,
		rden_decode_addr_sel_a = address_a_wire[18:13];
endmodule //background_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module background (
	address,
	clock,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[18:0]  address;
	input	  clock;
	output	[7:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [7:0] sub_wire0;
	wire [7:0] q = sub_wire0[7:0];

	background_altsyncram	background_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "../background.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "307200"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "19"
// Retrieval info: PRIVATE: WidthData NUMERIC "8"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "../background.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "307200"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "19"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 19 0 INPUT NODEFVAL "address[18..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
// Retrieval info: CONNECT: @address_a 0 0 19 0 address 0 0 19 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0
// Retrieval info: GEN_FILE: TYPE_NORMAL background.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL background.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL background.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL background.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL background_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL background_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL background_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
