{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612695481405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612695481405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 16:28:01 2021 " "Processing started: Sun Feb 07 16:28:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612695481405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612695481405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ThreebyEightDecode -c ThreebyEightDecode " "Command: quartus_map --read_settings_files=on --write_settings_files=off ThreebyEightDecode -c ThreebyEightDecode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612695481405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612695481953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612695481953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/lab2/threebyeightdecodetest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /iitb/dld-vhdl/lab2/threebyeightdecodetest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODEtest-behavior " "Found design unit 1: DECODEtest-behavior" {  } { { "../ThreebyEightDecodeTest.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/ThreebyEightDecodeTest.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494803 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODEtest " "Found entity 1: DECODEtest" {  } { { "../ThreebyEightDecodeTest.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/ThreebyEightDecodeTest.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612695494803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/lab2/threebyeightdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /iitb/dld-vhdl/lab2/threebyeightdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ThreebyEightDecode-threebyeight_behaviour " "Found design unit 1: ThreebyEightDecode-threebyeight_behaviour" {  } { { "../ThreebyEightDecode.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/ThreebyEightDecode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494805 ""} { "Info" "ISGN_ENTITY_NAME" "1 ThreebyEightDecode " "Found entity 1: ThreebyEightDecode" {  } { { "../ThreebyEightDecode.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/ThreebyEightDecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612695494805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/lab2/basic_gates.vhd 10 5 " "Found 10 design units, including 5 entities, in source file /iitb/dld-vhdl/lab2/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-and_behaviour " "Found design unit 1: and_gate-and_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or_gate-or_behaviour " "Found design unit 2: or_gate-or_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 not_gate-not_behaviour " "Found design unit 3: not_gate-not_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fourOrGate-fourOr_behaviour " "Found design unit 4: fourOrGate-fourOr_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fourAndGate-fourAnd_behaviour " "Found design unit 5: fourAndGate-fourAnd_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494806 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494806 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate " "Found entity 2: or_gate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494806 ""} { "Info" "ISGN_ENTITY_NAME" "3 not_gate " "Found entity 3: not_gate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494806 ""} { "Info" "ISGN_ENTITY_NAME" "4 fourOrGate " "Found entity 4: fourOrGate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494806 ""} { "Info" "ISGN_ENTITY_NAME" "5 fourAndGate " "Found entity 5: fourAndGate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612695494806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612695494806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ThreebyEightDecode " "Elaborating entity \"ThreebyEightDecode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612695494837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate not_gate:not0 " "Elaborating entity \"not_gate\" for hierarchy \"not_gate:not0\"" {  } { { "../ThreebyEightDecode.vhd" "not0" { Text "C:/iitb/dld-vhdl/lab2/ThreebyEightDecode.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612695494837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourAndGate fourAndGate:and0 " "Elaborating entity \"fourAndGate\" for hierarchy \"fourAndGate:and0\"" {  } { { "../ThreebyEightDecode.vhd" "and0" { Text "C:/iitb/dld-vhdl/lab2/ThreebyEightDecode.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612695494853 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612695495484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612695495854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612695495854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612695495901 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612695495901 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612695495901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612695495901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612695495942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 07 16:28:15 2021 " "Processing ended: Sun Feb 07 16:28:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612695495942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612695495942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612695495942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612695495942 ""}
