

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Fri Oct 14 17:51:58 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        dct_prj
    * Solution:       solution3 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                 Modules                 | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                 & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ dct                                    |     -|  4.15|      160|  1.600e+03|         -|      161|     -|        no|     -|  112 (1%)|  5899 (~0%)|  7226 (~0%)|    -|
    | + dct_Pipeline_RD_Loop_Row_RD_Loop_Col  |     -|  5.01|       66|    660.000|         -|       66|     -|        no|     -|         -|    25 (~0%)|   140 (~0%)|    -|
    |  o RD_Loop_Row_RD_Loop_Col              |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|     -|         -|           -|           -|    -|
    | + dct_2d                                |     -|  4.15|       22|    220.000|         -|        4|     -|       yes|     -|  112 (1%)|  5302 (~0%)|  5922 (~0%)|    -|
    |  + dct_1d                               |     -|  4.15|        5|     50.000|         -|        1|     -|       yes|     -|  28 (~0%)|   779 (~0%)|   957 (~0%)|    -|
    |  + dct_1d                               |     -|  4.15|        5|     50.000|         -|        1|     -|       yes|     -|  28 (~0%)|   779 (~0%)|   957 (~0%)|    -|
    |  + dct_1d                               |     -|  4.15|        5|     50.000|         -|        1|     -|       yes|     -|  28 (~0%)|   779 (~0%)|   957 (~0%)|    -|
    |  + dct_1d                               |     -|  4.15|        5|     50.000|         -|        1|     -|       yes|     -|  28 (~0%)|   779 (~0%)|   957 (~0%)|    -|
    | + dct_Pipeline_WR_Loop_Row_WR_Loop_Col  |     -|  4.56|       66|    660.000|         -|       66|     -|        no|     -|         -|    28 (~0%)|   186 (~0%)|    -|
    |  o WR_Loop_Row_WR_Loop_Col              |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|     -|         -|           -|           -|    -|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| input_r_address0  | 6        |
| input_r_q0        | 16       |
| output_r_address0 | 6        |
| output_r_d0       | 16       |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | short*   |
| output   | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_q0        | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_d0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                           | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + dct                                          | 112 |        |             |     |        |         |
|  + dct_Pipeline_RD_Loop_Row_RD_Loop_Col        | 0   |        |             |     |        |         |
|    add_ln103_fu_235_p2                         | -   |        | add_ln103   | add | fabric | 0       |
|    add_ln103_1_fu_261_p2                       | -   |        | add_ln103_1 | add | fabric | 0       |
|    add_ln105_fu_296_p2                         | -   |        | add_ln105   | add | fabric | 0       |
|  + dct_2d                                      | 112 |        |             |     |        |         |
|   + dct_1d (grp_dct_1d_fu_1354)                | 28  |        |             |     |        |         |
|     empty_fu_152_p2                            | -   |        | empty       | add | fabric | 0       |
|     tmp6517_fu_180_p2                          | -   |        | tmp6517     | add | fabric | 0       |
|     add_ln63_fu_204_p2                         | -   |        | add_ln63    | add | fabric | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U24        | 1   |        | mul_ln51    | mul | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U10                | 1   |        | mul_ln61    | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U25          | 1   |        | mul_ln61_1  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U26         | 1   |        | mul_ln61_2  | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U14  | 1   |        | tmp12       | sub | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U14  | 1   |        | tmp13       | mul | dsp48  | 3       |
|     tmp15_fu_220_p2                            | -   |        | tmp15       | sub | fabric | 0       |
|     mul_mul_17s_13ns_29_4_0_U15                | 1   |        | mul_ln63    | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U14  | 1   |        | add_ln63_8  | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U24        | 1   |        | add_ln63_9  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U25          | 1   |        | add_ln63_10 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U26         | 1   |        | add_ln63_11 | add | dsp48  | 3       |
|     tmp19_fu_230_p2                            | -   |        | tmp19       | sub | fabric | 0       |
|     tmp20_fu_240_p2                            | -   |        | tmp20       | sub | fabric | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 | 1   |        | tmp21       | add | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 | 1   |        | tmp22       | mul | dsp48  | 3       |
|     tmp25_fu_246_p2                            | -   |        | tmp25       | sub | fabric | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U16        | 1   |        | mul_ln63_1  | mul | dsp48  | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U16        | 1   |        | add_ln63_13 | add | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 | 1   |        | add_ln63_2  | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U28        | 1   |        | mul_ln51_1  | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U11                 | 1   |        | mul_ln61_3  | mul | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U17                | 1   |        | mul_ln61_4  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U29         | 1   |        | mul_ln61_5  | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U18  | 1   |        | tmp30       | sub | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U18  | 1   |        | tmp31       | mul | dsp48  | 3       |
|     tmp33_fu_275_p2                            | -   |        | tmp33       | sub | fabric | 0       |
|     mac_muladd_17s_12ns_29s_29_4_0_U30         | 1   |        | mul_ln63_2  | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U18  | 1   |        | add_ln63_14 | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U28        | 1   |        | add_ln63_15 | add | dsp48  | 3       |
|     mac_muladd_17s_12ns_29s_29_4_0_U30         | 1   |        | add_ln63_16 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U29         | 1   |        | add_ln63_17 | add | dsp48  | 3       |
|     tmp35_fu_281_p2                            | -   |        | tmp35       | add | fabric | 0       |
|     tmp36_fu_303_p2                            | -   |        | tmp36       | sub | fabric | 0       |
|     mac_muladd_16s_15s_29ns_29_4_0_U31         | 1   |        | mul_ln61_6  | mul | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U12                | 1   |        | mul_ln61_7  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U19          | 1   |        | mul_ln61_8  | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U32         | 1   |        | mul_ln61_9  | mul | dsp48  | 3       |
|     mul_mul_17s_12ns_29_4_0_U20                | 1   |        | tmp41       | mul | dsp48  | 3       |
|     tmp43_fu_376_p2                            | -   |        | tmp43       | sub | fabric | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U33        | 1   |        | mul_ln63_3  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U19          | 1   |        | add_ln63_19 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_0_U31         | 1   |        | add_ln63_20 | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U32         | 1   |        | add_ln63_21 | add | dsp48  | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U33        | 1   |        | add_ln63_22 | add | dsp48  | 3       |
|     tmp47_fu_342_p2                            | -   |        | tmp47       | sub | fabric | 0       |
|     tmp48_fu_352_p2                            | -   |        | tmp48       | add | fabric | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 | 1   |        | tmp49       | sub | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 | 1   |        | tmp50       | mul | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U21        | 1   |        | mul_ln63_4  | mul | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U21        | 1   |        | add_ln63_24 | add | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 | 1   |        | add_ln63_6  | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U35        | 1   |        | mul_ln61_10 | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U13                 | 1   |        | mul_ln61_11 | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U22         | 1   |        | mul_ln61_12 | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U23                 | 1   |        | mul_ln61_13 | mul | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U36         | 1   |        | tmp59       | mul | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U37        | 1   |        | mul_ln63_5  | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U22         | 1   |        | add_ln63_25 | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U35        | 1   |        | add_ln63_26 | add | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U36         | 1   |        | add_ln63_27 | add | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U37        | 1   |        | add_ln63_28 | add | dsp48  | 3       |
|   + dct_1d (grp_dct_1d_fu_1374)                | 28  |        |             |     |        |         |
|     empty_fu_152_p2                            | -   |        | empty       | add | fabric | 0       |
|     tmp6517_fu_180_p2                          | -   |        | tmp6517     | add | fabric | 0       |
|     add_ln63_fu_204_p2                         | -   |        | add_ln63    | add | fabric | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U24        | 1   |        | mul_ln51    | mul | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U10                | 1   |        | mul_ln61    | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U25          | 1   |        | mul_ln61_1  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U26         | 1   |        | mul_ln61_2  | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U14  | 1   |        | tmp12       | sub | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U14  | 1   |        | tmp13       | mul | dsp48  | 3       |
|     tmp15_fu_220_p2                            | -   |        | tmp15       | sub | fabric | 0       |
|     mul_mul_17s_13ns_29_4_0_U15                | 1   |        | mul_ln63    | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U14  | 1   |        | add_ln63_8  | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U24        | 1   |        | add_ln63_9  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U25          | 1   |        | add_ln63_10 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U26         | 1   |        | add_ln63_11 | add | dsp48  | 3       |
|     tmp19_fu_230_p2                            | -   |        | tmp19       | sub | fabric | 0       |
|     tmp20_fu_240_p2                            | -   |        | tmp20       | sub | fabric | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 | 1   |        | tmp21       | add | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 | 1   |        | tmp22       | mul | dsp48  | 3       |
|     tmp25_fu_246_p2                            | -   |        | tmp25       | sub | fabric | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U16        | 1   |        | mul_ln63_1  | mul | dsp48  | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U16        | 1   |        | add_ln63_13 | add | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 | 1   |        | add_ln63_2  | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U28        | 1   |        | mul_ln51_1  | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U11                 | 1   |        | mul_ln61_3  | mul | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U17                | 1   |        | mul_ln61_4  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U29         | 1   |        | mul_ln61_5  | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U18  | 1   |        | tmp30       | sub | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U18  | 1   |        | tmp31       | mul | dsp48  | 3       |
|     tmp33_fu_275_p2                            | -   |        | tmp33       | sub | fabric | 0       |
|     mac_muladd_17s_12ns_29s_29_4_0_U30         | 1   |        | mul_ln63_2  | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U18  | 1   |        | add_ln63_14 | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U28        | 1   |        | add_ln63_15 | add | dsp48  | 3       |
|     mac_muladd_17s_12ns_29s_29_4_0_U30         | 1   |        | add_ln63_16 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U29         | 1   |        | add_ln63_17 | add | dsp48  | 3       |
|     tmp35_fu_281_p2                            | -   |        | tmp35       | add | fabric | 0       |
|     tmp36_fu_303_p2                            | -   |        | tmp36       | sub | fabric | 0       |
|     mac_muladd_16s_15s_29ns_29_4_0_U31         | 1   |        | mul_ln61_6  | mul | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U12                | 1   |        | mul_ln61_7  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U19          | 1   |        | mul_ln61_8  | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U32         | 1   |        | mul_ln61_9  | mul | dsp48  | 3       |
|     mul_mul_17s_12ns_29_4_0_U20                | 1   |        | tmp41       | mul | dsp48  | 3       |
|     tmp43_fu_376_p2                            | -   |        | tmp43       | sub | fabric | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U33        | 1   |        | mul_ln63_3  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U19          | 1   |        | add_ln63_19 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_0_U31         | 1   |        | add_ln63_20 | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U32         | 1   |        | add_ln63_21 | add | dsp48  | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U33        | 1   |        | add_ln63_22 | add | dsp48  | 3       |
|     tmp47_fu_342_p2                            | -   |        | tmp47       | sub | fabric | 0       |
|     tmp48_fu_352_p2                            | -   |        | tmp48       | add | fabric | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 | 1   |        | tmp49       | sub | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 | 1   |        | tmp50       | mul | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U21        | 1   |        | mul_ln63_4  | mul | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U21        | 1   |        | add_ln63_24 | add | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 | 1   |        | add_ln63_6  | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U35        | 1   |        | mul_ln61_10 | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U13                 | 1   |        | mul_ln61_11 | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U22         | 1   |        | mul_ln61_12 | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U23                 | 1   |        | mul_ln61_13 | mul | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U36         | 1   |        | tmp59       | mul | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U37        | 1   |        | mul_ln63_5  | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U22         | 1   |        | add_ln63_25 | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U35        | 1   |        | add_ln63_26 | add | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U36         | 1   |        | add_ln63_27 | add | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U37        | 1   |        | add_ln63_28 | add | dsp48  | 3       |
|   + dct_1d (grp_dct_1d_fu_1394)                | 28  |        |             |     |        |         |
|     empty_fu_152_p2                            | -   |        | empty       | add | fabric | 0       |
|     tmp6517_fu_180_p2                          | -   |        | tmp6517     | add | fabric | 0       |
|     add_ln63_fu_204_p2                         | -   |        | add_ln63    | add | fabric | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U24        | 1   |        | mul_ln51    | mul | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U10                | 1   |        | mul_ln61    | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U25          | 1   |        | mul_ln61_1  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U26         | 1   |        | mul_ln61_2  | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U14  | 1   |        | tmp12       | sub | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U14  | 1   |        | tmp13       | mul | dsp48  | 3       |
|     tmp15_fu_220_p2                            | -   |        | tmp15       | sub | fabric | 0       |
|     mul_mul_17s_13ns_29_4_0_U15                | 1   |        | mul_ln63    | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U14  | 1   |        | add_ln63_8  | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U24        | 1   |        | add_ln63_9  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U25          | 1   |        | add_ln63_10 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U26         | 1   |        | add_ln63_11 | add | dsp48  | 3       |
|     tmp19_fu_230_p2                            | -   |        | tmp19       | sub | fabric | 0       |
|     tmp20_fu_240_p2                            | -   |        | tmp20       | sub | fabric | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 | 1   |        | tmp21       | add | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 | 1   |        | tmp22       | mul | dsp48  | 3       |
|     tmp25_fu_246_p2                            | -   |        | tmp25       | sub | fabric | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U16        | 1   |        | mul_ln63_1  | mul | dsp48  | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U16        | 1   |        | add_ln63_13 | add | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 | 1   |        | add_ln63_2  | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U28        | 1   |        | mul_ln51_1  | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U11                 | 1   |        | mul_ln61_3  | mul | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U17                | 1   |        | mul_ln61_4  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U29         | 1   |        | mul_ln61_5  | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U18  | 1   |        | tmp30       | sub | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U18  | 1   |        | tmp31       | mul | dsp48  | 3       |
|     tmp33_fu_275_p2                            | -   |        | tmp33       | sub | fabric | 0       |
|     mac_muladd_17s_12ns_29s_29_4_0_U30         | 1   |        | mul_ln63_2  | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U18  | 1   |        | add_ln63_14 | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U28        | 1   |        | add_ln63_15 | add | dsp48  | 3       |
|     mac_muladd_17s_12ns_29s_29_4_0_U30         | 1   |        | add_ln63_16 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U29         | 1   |        | add_ln63_17 | add | dsp48  | 3       |
|     tmp35_fu_281_p2                            | -   |        | tmp35       | add | fabric | 0       |
|     tmp36_fu_303_p2                            | -   |        | tmp36       | sub | fabric | 0       |
|     mac_muladd_16s_15s_29ns_29_4_0_U31         | 1   |        | mul_ln61_6  | mul | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U12                | 1   |        | mul_ln61_7  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U19          | 1   |        | mul_ln61_8  | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U32         | 1   |        | mul_ln61_9  | mul | dsp48  | 3       |
|     mul_mul_17s_12ns_29_4_0_U20                | 1   |        | tmp41       | mul | dsp48  | 3       |
|     tmp43_fu_376_p2                            | -   |        | tmp43       | sub | fabric | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U33        | 1   |        | mul_ln63_3  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U19          | 1   |        | add_ln63_19 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_0_U31         | 1   |        | add_ln63_20 | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U32         | 1   |        | add_ln63_21 | add | dsp48  | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U33        | 1   |        | add_ln63_22 | add | dsp48  | 3       |
|     tmp47_fu_342_p2                            | -   |        | tmp47       | sub | fabric | 0       |
|     tmp48_fu_352_p2                            | -   |        | tmp48       | add | fabric | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 | 1   |        | tmp49       | sub | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 | 1   |        | tmp50       | mul | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U21        | 1   |        | mul_ln63_4  | mul | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U21        | 1   |        | add_ln63_24 | add | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 | 1   |        | add_ln63_6  | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U35        | 1   |        | mul_ln61_10 | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U13                 | 1   |        | mul_ln61_11 | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U22         | 1   |        | mul_ln61_12 | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U23                 | 1   |        | mul_ln61_13 | mul | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U36         | 1   |        | tmp59       | mul | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U37        | 1   |        | mul_ln63_5  | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U22         | 1   |        | add_ln63_25 | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U35        | 1   |        | add_ln63_26 | add | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U36         | 1   |        | add_ln63_27 | add | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U37        | 1   |        | add_ln63_28 | add | dsp48  | 3       |
|   + dct_1d (grp_dct_1d_fu_1406)                | 28  |        |             |     |        |         |
|     empty_fu_152_p2                            | -   |        | empty       | add | fabric | 0       |
|     tmp6517_fu_180_p2                          | -   |        | tmp6517     | add | fabric | 0       |
|     add_ln63_fu_204_p2                         | -   |        | add_ln63    | add | fabric | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U24        | 1   |        | mul_ln51    | mul | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U10                | 1   |        | mul_ln61    | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U25          | 1   |        | mul_ln61_1  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U26         | 1   |        | mul_ln61_2  | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U14  | 1   |        | tmp12       | sub | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U14  | 1   |        | tmp13       | mul | dsp48  | 3       |
|     tmp15_fu_220_p2                            | -   |        | tmp15       | sub | fabric | 0       |
|     mul_mul_17s_13ns_29_4_0_U15                | 1   |        | mul_ln63    | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U14  | 1   |        | add_ln63_8  | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U24        | 1   |        | add_ln63_9  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U25          | 1   |        | add_ln63_10 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U26         | 1   |        | add_ln63_11 | add | dsp48  | 3       |
|     tmp19_fu_230_p2                            | -   |        | tmp19       | sub | fabric | 0       |
|     tmp20_fu_240_p2                            | -   |        | tmp20       | sub | fabric | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 | 1   |        | tmp21       | add | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 | 1   |        | tmp22       | mul | dsp48  | 3       |
|     tmp25_fu_246_p2                            | -   |        | tmp25       | sub | fabric | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U16        | 1   |        | mul_ln63_1  | mul | dsp48  | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U16        | 1   |        | add_ln63_13 | add | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 | 1   |        | add_ln63_2  | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U28        | 1   |        | mul_ln51_1  | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U11                 | 1   |        | mul_ln61_3  | mul | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U17                | 1   |        | mul_ln61_4  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U29         | 1   |        | mul_ln61_5  | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U18  | 1   |        | tmp30       | sub | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U18  | 1   |        | tmp31       | mul | dsp48  | 3       |
|     tmp33_fu_275_p2                            | -   |        | tmp33       | sub | fabric | 0       |
|     mac_muladd_17s_12ns_29s_29_4_0_U30         | 1   |        | mul_ln63_2  | mul | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U18  | 1   |        | add_ln63_14 | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U28        | 1   |        | add_ln63_15 | add | dsp48  | 3       |
|     mac_muladd_17s_12ns_29s_29_4_0_U30         | 1   |        | add_ln63_16 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U29         | 1   |        | add_ln63_17 | add | dsp48  | 3       |
|     tmp35_fu_281_p2                            | -   |        | tmp35       | add | fabric | 0       |
|     tmp36_fu_303_p2                            | -   |        | tmp36       | sub | fabric | 0       |
|     mac_muladd_16s_15s_29ns_29_4_0_U31         | 1   |        | mul_ln61_6  | mul | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U12                | 1   |        | mul_ln61_7  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U19          | 1   |        | mul_ln61_8  | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U32         | 1   |        | mul_ln61_9  | mul | dsp48  | 3       |
|     mul_mul_17s_12ns_29_4_0_U20                | 1   |        | tmp41       | mul | dsp48  | 3       |
|     tmp43_fu_376_p2                            | -   |        | tmp43       | sub | fabric | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U33        | 1   |        | mul_ln63_3  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U19          | 1   |        | add_ln63_19 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_0_U31         | 1   |        | add_ln63_20 | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U32         | 1   |        | add_ln63_21 | add | dsp48  | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U33        | 1   |        | add_ln63_22 | add | dsp48  | 3       |
|     tmp47_fu_342_p2                            | -   |        | tmp47       | sub | fabric | 0       |
|     tmp48_fu_352_p2                            | -   |        | tmp48       | add | fabric | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 | 1   |        | tmp49       | sub | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 | 1   |        | tmp50       | mul | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U21        | 1   |        | mul_ln63_4  | mul | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U21        | 1   |        | add_ln63_24 | add | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 | 1   |        | add_ln63_6  | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U35        | 1   |        | mul_ln61_10 | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U13                 | 1   |        | mul_ln61_11 | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U22         | 1   |        | mul_ln61_12 | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U23                 | 1   |        | mul_ln61_13 | mul | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U36         | 1   |        | tmp59       | mul | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U37        | 1   |        | mul_ln63_5  | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U22         | 1   |        | add_ln63_25 | add | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U35        | 1   |        | add_ln63_26 | add | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U36         | 1   |        | add_ln63_27 | add | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U37        | 1   |        | add_ln63_28 | add | dsp48  | 3       |
|  + dct_Pipeline_WR_Loop_Row_WR_Loop_Col        | 0   |        |             |     |        |         |
|    add_ln115_fu_215_p2                         | -   |        | add_ln115   | add | fabric | 0       |
|    add_ln115_1_fu_241_p2                       | -   |        | add_ln115_1 | add | fabric | 0       |
|    add_ln117_fu_291_p2                         | -   |        | add_ln117   | add | fabric | 0       |
+------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+--------------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable     | Storage | Impl | Latency |
+------------------+------+------+--------+--------------+---------+------+---------+
| + dct            | 0    | 0    |        |              |         |      |         |
|   buf_2d_in_U    | -    | -    |        | buf_2d_in    | ram_s2p | auto | 1       |
|   buf_2d_in_1_U  | -    | -    |        | buf_2d_in_1  | ram_s2p | auto | 1       |
|   buf_2d_in_2_U  | -    | -    |        | buf_2d_in_2  | ram_s2p | auto | 1       |
|   buf_2d_in_3_U  | -    | -    |        | buf_2d_in_3  | ram_s2p | auto | 1       |
|   buf_2d_in_4_U  | -    | -    |        | buf_2d_in_4  | ram_s2p | auto | 1       |
|   buf_2d_in_5_U  | -    | -    |        | buf_2d_in_5  | ram_s2p | auto | 1       |
|   buf_2d_in_6_U  | -    | -    |        | buf_2d_in_6  | ram_s2p | auto | 1       |
|   buf_2d_in_7_U  | -    | -    |        | buf_2d_in_7  | ram_s2p | auto | 1       |
|   buf_2d_out_0_U | -    | -    |        | buf_2d_out_0 | ram_t2p | auto | 1       |
|   buf_2d_out_1_U | -    | -    |        | buf_2d_out_1 | ram_t2p | auto | 1       |
|   buf_2d_out_2_U | -    | -    |        | buf_2d_out_2 | ram_t2p | auto | 1       |
|   buf_2d_out_3_U | -    | -    |        | buf_2d_out_3 | ram_t2p | auto | 1       |
|   buf_2d_out_4_U | -    | -    |        | buf_2d_out_4 | ram_t2p | auto | 1       |
|   buf_2d_out_5_U | -    | -    |        | buf_2d_out_5 | ram_t2p | auto | 1       |
|   buf_2d_out_6_U | -    | -    |        | buf_2d_out_6 | ram_t2p | auto | 1       |
|   buf_2d_out_7_U | -    | -    |        | buf_2d_out_7 | ram_t2p | auto | 1       |
+------------------+------+------+--------+--------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+----------------------------------------------+
| Type     | Options | Location                                     |
+----------+---------+----------------------------------------------+
| pipeline | II=4    | dct_prj/solution3/directives.tcl:7 in dct_2d |
+----------+---------+----------------------------------------------+

* Inferred Pragmas
+---------------------------------------------+-----------------+------------------------------------------------+-------------------------------+
| Source Pragma                               | Inferred Pragma | Options                                        | Location                      |
+---------------------------------------------+-----------------+------------------------------------------------+-------------------------------+
| pipeline dct_prj/solution3/directives.tcl:7 | array_partition | dim=1 type=cyclic factor=2 variable=row_outbuf | variable row_outbuf in dct_2d |
| pipeline dct_prj/solution3/directives.tcl:7 | array_partition | dim=2 type=complete  variable=row_outbuf       | variable row_outbuf in dct_2d |
| pipeline dct_prj/solution3/directives.tcl:7 | array_partition | dim=1 type=cyclic factor=2 variable=col_inbuf  | variable col_inbuf in dct_2d  |
| pipeline dct_prj/solution3/directives.tcl:7 | array_partition | dim=2 type=complete  variable=col_inbuf        | variable col_inbuf in dct_2d  |
| pipeline dct_prj/solution3/directives.tcl:7 | array_partition | dim=1 type=cyclic factor=2 variable=col_outbuf | variable col_outbuf in dct_2d |
| pipeline dct_prj/solution3/directives.tcl:7 | array_partition | dim=2 type=complete  variable=col_outbuf       | variable col_outbuf in dct_2d |
| pipeline dct_prj/solution3/directives.tcl:7 | array_partition | dim=2 type=complete  variable=buf_2d_in        | variable buf_2d_in in dct     |
| pipeline dct_prj/solution3/directives.tcl:7 | array_partition | dim=2 type=complete  variable=buf_2d_out       | variable buf_2d_out in dct    |
+---------------------------------------------+-----------------+------------------------------------------------+-------------------------------+


