TimeQuest Timing Analyzer report for vga_uart_term
Tue Jan 28 02:09:08 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK_50'
 24. Fast Model Hold: 'CLOCK_50'
 25. Fast Model Minimum Pulse Width: 'CLOCK_50'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vga_uart_term                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 147.8 MHz ; 147.8 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -5.766 ; -1086.096     ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.445 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.064 ; -1265.643          ;
+----------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.677      ;
; -5.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.677      ;
; -5.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.677      ;
; -5.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.677      ;
; -5.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.677      ;
; -5.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.677      ;
; -5.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.677      ;
; -5.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.677      ;
; -5.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.677      ;
; -5.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.677      ;
; -5.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.677      ;
; -5.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.677      ;
; -5.757 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.671      ;
; -5.757 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.671      ;
; -5.757 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.671      ;
; -5.757 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.671      ;
; -5.757 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.671      ;
; -5.757 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.671      ;
; -5.757 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.671      ;
; -5.757 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.671      ;
; -5.757 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.671      ;
; -5.757 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.671      ;
; -5.757 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.671      ;
; -5.757 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.671      ;
; -5.732 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.648      ;
; -5.732 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.648      ;
; -5.732 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.648      ;
; -5.732 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.648      ;
; -5.732 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.648      ;
; -5.732 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.648      ;
; -5.732 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.648      ;
; -5.732 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.648      ;
; -5.732 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.648      ;
; -5.732 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.648      ;
; -5.732 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.648      ;
; -5.732 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.648      ;
; -5.715 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.633      ;
; -5.715 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.633      ;
; -5.715 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.633      ;
; -5.715 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.633      ;
; -5.715 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.633      ;
; -5.715 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.633      ;
; -5.715 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.633      ;
; -5.715 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.633      ;
; -5.715 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.633      ;
; -5.715 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.633      ;
; -5.715 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.633      ;
; -5.715 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.633      ;
; -5.710 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 6.632      ;
; -5.710 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 6.632      ;
; -5.710 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 6.632      ;
; -5.710 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 6.632      ;
; -5.710 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 6.632      ;
; -5.710 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 6.632      ;
; -5.710 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 6.632      ;
; -5.710 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 6.632      ;
; -5.710 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 6.632      ;
; -5.710 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 6.632      ;
; -5.710 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 6.632      ;
; -5.710 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 6.632      ;
; -5.701 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 6.614      ;
; -5.701 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 6.614      ;
; -5.701 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 6.614      ;
; -5.701 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 6.614      ;
; -5.701 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 6.614      ;
; -5.701 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 6.614      ;
; -5.701 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 6.614      ;
; -5.701 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 6.614      ;
; -5.701 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 6.614      ;
; -5.701 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 6.614      ;
; -5.701 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 6.614      ;
; -5.701 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 6.614      ;
; -5.699 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 6.619      ;
; -5.699 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 6.619      ;
; -5.699 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 6.619      ;
; -5.699 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 6.619      ;
; -5.699 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 6.619      ;
; -5.699 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 6.619      ;
; -5.699 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 6.619      ;
; -5.699 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 6.619      ;
; -5.699 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 6.619      ;
; -5.699 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 6.619      ;
; -5.699 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 6.619      ;
; -5.699 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 6.619      ;
; -5.687 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.602      ;
; -5.687 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.602      ;
; -5.687 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.602      ;
; -5.687 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.602      ;
; -5.687 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.602      ;
; -5.687 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.602      ;
; -5.687 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.602      ;
; -5.687 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.602      ;
; -5.687 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.602      ;
; -5.687 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.602      ;
; -5.687 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.602      ;
; -5.687 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.602      ;
; -5.686 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.602      ;
; -5.686 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.602      ;
; -5.686 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.602      ;
; -5.686 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 6.602      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.idle                               ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.idle                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.idle                               ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.idle                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.data                               ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.data                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[1]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[2]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.start                              ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.start                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[0]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.stop                               ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.stop                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[0]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[1]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[2]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[3]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|fifo:fifo_rx_unit|r_ptr_reg[0]                                    ; uartcore:uart_unit|fifo:fifo_rx_unit|r_ptr_reg[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|fifo:fifo_rx_unit|r_ptr_reg[1]                                    ; uartcore:uart_unit|fifo:fifo_rx_unit|r_ptr_reg[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|fifo:fifo_rx_unit|w_ptr_reg[1]                                    ; uartcore:uart_unit|fifo:fifo_rx_unit|w_ptr_reg[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|fifo:fifo_rx_unit|full_reg                                        ; uartcore:uart_unit|fifo:fifo_rx_unit|full_reg                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|fifo:fifo_rx_unit|empty_reg                                       ; uartcore:uart_unit|fifo:fifo_rx_unit|empty_reg                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|fifo:fifo_tx_unit|r_ptr_reg[0]                                    ; uartcore:uart_unit|fifo:fifo_tx_unit|r_ptr_reg[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|fifo:fifo_tx_unit|r_ptr_reg[1]                                    ; uartcore:uart_unit|fifo:fifo_tx_unit|r_ptr_reg[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|fifo:fifo_tx_unit|w_ptr_reg[0]                                    ; uartcore:uart_unit|fifo:fifo_tx_unit|w_ptr_reg[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|fifo:fifo_tx_unit|w_ptr_reg[1]                                    ; uartcore:uart_unit|fifo:fifo_tx_unit|w_ptr_reg[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|fifo:fifo_tx_unit|full_reg                                        ; uartcore:uart_unit|fifo:fifo_tx_unit|full_reg                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|fifo:fifo_tx_unit|empty_reg                                       ; uartcore:uart_unit|fifo:fifo_tx_unit|empty_reg                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.data                               ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.data                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[1]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.start                              ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.start                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[0]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[2]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.stop                               ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.stop                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[0]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[1]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[2]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[3]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_sync:vga_sync_unit|mod2_reg                                                      ; vga_sync:vga_sync_unit|mod2_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_uart_term:text_gen_unit|cur_x_reg[5]                                             ; vga_uart_term:text_gen_unit|cur_x_reg[5]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_uart_term:text_gen_unit|cur_x_reg[4]                                             ; vga_uart_term:text_gen_unit|cur_x_reg[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_uart_term:text_gen_unit|cur_y_reg[1]                                             ; vga_uart_term:text_gen_unit|cur_y_reg[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_uart_term:text_gen_unit|cur_y_reg[2]                                             ; vga_uart_term:text_gen_unit|cur_y_reg[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_uart_term:text_gen_unit|cur_y_reg[3]                                             ; vga_uart_term:text_gen_unit|cur_y_reg[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_uart_term:text_gen_unit|cur_y_reg[4]                                             ; vga_uart_term:text_gen_unit|cur_y_reg[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_uart_term:text_gen_unit|cur_y_reg[0]                                             ; vga_uart_term:text_gen_unit|cur_y_reg[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.620 ; uartcore:uart_unit|fifo:fifo_tx_unit|r_ptr_reg[0]                                    ; uartcore:uart_unit|fifo:fifo_tx_unit|r_ptr_reg[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; vga_uart_term:text_gen_unit|pix_y1_reg[2]                                            ; vga_uart_term:text_gen_unit|pix_y2_reg[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.624 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[24] ; vga_uart_term:text_gen_unit|pix_y2_reg[8]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.629 ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[5]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[4]  ; vga_uart_term:text_gen_unit|pix_x2_reg[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[20] ; vga_uart_term:text_gen_unit|pix_y2_reg[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.631 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[16] ; vga_uart_term:text_gen_unit|pix_y2_reg[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.634 ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[6]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[8]  ; vga_uart_term:text_gen_unit|pix_x2_reg[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.639 ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[4]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.646 ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[0]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.651 ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[0]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.662 ; uartcore:uart_unit|fifo:fifo_tx_unit|w_ptr_reg[0]                                    ; uartcore:uart_unit|fifo:fifo_tx_unit|w_ptr_reg[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.948      ;
; 0.762 ; vga_uart_term:text_gen_unit|pix_x1_reg[2]                                            ; vga_uart_term:text_gen_unit|pix_x2_reg[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.048      ;
; 0.763 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[6]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.049      ;
; 0.764 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[4]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[2]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[1]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; vga_uart_term:text_gen_unit|pix_y1_reg[3]                                            ; vga_uart_term:text_gen_unit|pix_y2_reg[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.766 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[10] ; vga_uart_term:text_gen_unit|pix_x2_reg[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.052      ;
; 0.774 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[18] ; vga_uart_term:text_gen_unit|pix_y2_reg[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.774 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[14] ; vga_uart_term:text_gen_unit|pix_x2_reg[9]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.776 ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[7]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.778 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[22] ; vga_uart_term:text_gen_unit|pix_y2_reg[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.779 ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[1]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.779 ; vga_sync:vga_sync_unit|h_count_reg[3]                                                ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 1.148      ;
; 0.779 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[6]  ; vga_uart_term:text_gen_unit|pix_x2_reg[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.787 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 1.156      ;
; 0.790 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 1.159      ;
; 0.794 ; vga_sync:vga_sync_unit|h_count_reg[4]                                                ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 1.163      ;
; 0.796 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 1.165      ;
; 0.814 ; vga_uart_term:text_gen_unit|cur_x_reg[0]                                             ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.147      ;
; 0.818 ; vga_uart_term:text_gen_unit|cur_x_reg[2]                                             ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.151      ;
; 0.819 ; vga_uart_term:text_gen_unit|cur_y_reg[3]                                             ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~porta_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.146      ;
; 0.830 ; vga_uart_term:text_gen_unit|cur_y_reg[2]                                             ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.157      ;
; 0.848 ; uartcore:uart_unit|fifo:fifo_tx_unit|full_reg                                        ; uartcore:uart_unit|fifo:fifo_tx_unit|empty_reg                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.134      ;
; 0.856 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[0]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|tx_reg                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.141      ;
; 0.880 ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.idle                               ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.165      ;
; 0.887 ; vga_sync:vga_sync_unit|h_count_reg[0]                                                ; vga_uart_term:text_gen_unit|pix_x1_reg[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.172      ;
; 0.899 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.184      ;
; 0.920 ; uartcore:uart_unit|fifo:fifo_rx_unit|array_reg[2][7]                                 ; uartcore:uart_unit|fifo:fifo_tx_unit|array_reg[2][7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.206      ;
; 0.928 ; vga_uart_term:text_gen_unit|pix_y2_reg[3]                                            ; rgb_reg[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.214      ;
; 0.929 ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.stop                               ; uartcore:uart_unit|uart_tx:uart_tx_unit|tx_reg                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.215      ;
; 0.976 ; uartcore:uart_unit|mod_m_counter:baud_gen_unit|r_reg[2]                              ; uartcore:uart_unit|mod_m_counter:baud_gen_unit|r_reg[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; vga_sync:vga_sync_unit|h_count_reg[1]                                                ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.980 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.983 ; vga_sync:vga_sync_unit|v_count_reg[8]                                                ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.269      ;
; 0.985 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[5]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[3]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; vga_sync:vga_sync_unit|h_count_reg[4]                                                ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.272      ;
; 0.991 ; vga_sync:vga_sync_unit|v_count_reg[6]                                                ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.277      ;
; 0.994 ; vga_sync:vga_sync_unit|v_count_reg[4]                                                ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.280      ;
; 1.005 ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[0]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.291      ;
; 1.006 ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[0]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.292      ;
; 1.013 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[7]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.299      ;
; 1.016 ; vga_sync:vga_sync_unit|h_count_reg[2]                                                ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.019 ; uartcore:uart_unit|mod_m_counter:baud_gen_unit|r_reg[3]                              ; uartcore:uart_unit|mod_m_counter:baud_gen_unit|r_reg[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019 ; uartcore:uart_unit|mod_m_counter:baud_gen_unit|r_reg[4]                              ; uartcore:uart_unit|mod_m_counter:baud_gen_unit|r_reg[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019 ; vga_sync:vga_sync_unit|h_count_reg[0]                                                ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg3  ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; 6.378 ; 6.378 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; -3.956 ; -3.956 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_TXD  ; CLOCK_50   ; 7.921 ; 7.921 ; Rise       ; CLOCK_50        ;
; VGA_B[*]  ; CLOCK_50   ; 8.000 ; 8.000 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 8.000 ; 8.000 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 7.908 ; 7.908 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 7.965 ; 7.965 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 8.298 ; 8.298 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 8.798 ; 8.798 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 8.300 ; 8.300 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 8.045 ; 8.045 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 8.282 ; 8.282 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 8.300 ; 8.300 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 8.764 ; 8.764 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_TXD  ; CLOCK_50   ; 7.921 ; 7.921 ; Rise       ; CLOCK_50        ;
; VGA_B[*]  ; CLOCK_50   ; 7.908 ; 7.908 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 8.000 ; 8.000 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 7.908 ; 7.908 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 7.965 ; 7.965 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 7.965 ; 7.965 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 8.298 ; 8.298 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 8.798 ; 8.798 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 8.045 ; 8.045 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 8.045 ; 8.045 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 8.282 ; 8.282 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 8.300 ; 8.300 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 8.764 ; 8.764 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -2.292 ; -231.510      ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.000 ; -1156.604          ;
+----------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.292 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.276      ;
; -2.292 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.276      ;
; -2.292 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.276      ;
; -2.292 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.276      ;
; -2.292 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.276      ;
; -2.292 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.276      ;
; -2.292 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.276      ;
; -2.292 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.276      ;
; -2.292 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.276      ;
; -2.292 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.276      ;
; -2.292 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.276      ;
; -2.292 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.276      ;
; -2.284 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 3.271      ;
; -2.284 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 3.271      ;
; -2.284 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 3.271      ;
; -2.284 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 3.271      ;
; -2.284 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 3.271      ;
; -2.284 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 3.271      ;
; -2.284 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 3.271      ;
; -2.284 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 3.271      ;
; -2.284 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 3.271      ;
; -2.284 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 3.271      ;
; -2.284 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 3.271      ;
; -2.284 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 3.271      ;
; -2.268 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.256      ;
; -2.268 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.256      ;
; -2.268 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.256      ;
; -2.268 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.256      ;
; -2.268 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.256      ;
; -2.268 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.256      ;
; -2.268 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.256      ;
; -2.268 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.256      ;
; -2.268 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.256      ;
; -2.268 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.256      ;
; -2.268 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.256      ;
; -2.268 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.256      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.241      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.245      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.241      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.241      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.241      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.241      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.241      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.241      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.241      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.241      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.241      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.241      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.241      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.245      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.245      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.245      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.245      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.245      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.245      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.245      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.245      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.245      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.245      ;
; -2.251 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.245      ;
; -2.249 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.235      ;
; -2.249 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.235      ;
; -2.249 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.235      ;
; -2.249 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.235      ;
; -2.249 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.235      ;
; -2.249 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.235      ;
; -2.249 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.235      ;
; -2.249 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.235      ;
; -2.249 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.235      ;
; -2.249 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.235      ;
; -2.249 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.235      ;
; -2.249 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 3.235      ;
; -2.239 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.231      ;
; -2.239 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.231      ;
; -2.239 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.231      ;
; -2.239 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.231      ;
; -2.239 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.231      ;
; -2.239 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.231      ;
; -2.239 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.231      ;
; -2.239 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.231      ;
; -2.239 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.231      ;
; -2.239 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.231      ;
; -2.239 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.231      ;
; -2.239 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 3.231      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.223      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.222      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.223      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.223      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.223      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg4  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.223      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg5  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.223      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg6  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.223      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg7  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.223      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg8  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.223      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg9  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.223      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg10 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.223      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~portb_address_reg11 ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a5~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 3.223      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.222      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.222      ;
; -2.234 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ; vga_uart_term:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_i711:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.222      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.idle                               ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.idle                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.idle                               ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.idle                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.data                               ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.data                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[1]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[2]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.start                              ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.start                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[0]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.stop                               ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.stop                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[0]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[1]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[2]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[3]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|fifo:fifo_rx_unit|r_ptr_reg[0]                                    ; uartcore:uart_unit|fifo:fifo_rx_unit|r_ptr_reg[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|fifo:fifo_rx_unit|r_ptr_reg[1]                                    ; uartcore:uart_unit|fifo:fifo_rx_unit|r_ptr_reg[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|fifo:fifo_rx_unit|w_ptr_reg[1]                                    ; uartcore:uart_unit|fifo:fifo_rx_unit|w_ptr_reg[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|fifo:fifo_rx_unit|full_reg                                        ; uartcore:uart_unit|fifo:fifo_rx_unit|full_reg                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|fifo:fifo_rx_unit|empty_reg                                       ; uartcore:uart_unit|fifo:fifo_rx_unit|empty_reg                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|fifo:fifo_tx_unit|r_ptr_reg[0]                                    ; uartcore:uart_unit|fifo:fifo_tx_unit|r_ptr_reg[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|fifo:fifo_tx_unit|r_ptr_reg[1]                                    ; uartcore:uart_unit|fifo:fifo_tx_unit|r_ptr_reg[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|fifo:fifo_tx_unit|w_ptr_reg[0]                                    ; uartcore:uart_unit|fifo:fifo_tx_unit|w_ptr_reg[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|fifo:fifo_tx_unit|w_ptr_reg[1]                                    ; uartcore:uart_unit|fifo:fifo_tx_unit|w_ptr_reg[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|fifo:fifo_tx_unit|full_reg                                        ; uartcore:uart_unit|fifo:fifo_tx_unit|full_reg                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|fifo:fifo_tx_unit|empty_reg                                       ; uartcore:uart_unit|fifo:fifo_tx_unit|empty_reg                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.data                               ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.data                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[1]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.start                              ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.start                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[0]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[2]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.stop                               ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.stop                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[0]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[1]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[2]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[3]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_sync:vga_sync_unit|mod2_reg                                                      ; vga_sync:vga_sync_unit|mod2_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_uart_term:text_gen_unit|cur_x_reg[5]                                             ; vga_uart_term:text_gen_unit|cur_x_reg[5]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_uart_term:text_gen_unit|cur_x_reg[4]                                             ; vga_uart_term:text_gen_unit|cur_x_reg[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_uart_term:text_gen_unit|cur_y_reg[1]                                             ; vga_uart_term:text_gen_unit|cur_y_reg[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_uart_term:text_gen_unit|cur_y_reg[2]                                             ; vga_uart_term:text_gen_unit|cur_y_reg[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_uart_term:text_gen_unit|cur_y_reg[3]                                             ; vga_uart_term:text_gen_unit|cur_y_reg[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_uart_term:text_gen_unit|cur_y_reg[4]                                             ; vga_uart_term:text_gen_unit|cur_y_reg[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_uart_term:text_gen_unit|cur_y_reg[0]                                             ; vga_uart_term:text_gen_unit|cur_y_reg[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; uartcore:uart_unit|fifo:fifo_tx_unit|r_ptr_reg[0]                                    ; uartcore:uart_unit|fifo:fifo_tx_unit|r_ptr_reg[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; vga_uart_term:text_gen_unit|pix_y1_reg[2]                                            ; vga_uart_term:text_gen_unit|pix_y2_reg[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[24] ; vga_uart_term:text_gen_unit|pix_y2_reg[8]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[5]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[4]  ; vga_uart_term:text_gen_unit|pix_x2_reg[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[20] ; vga_uart_term:text_gen_unit|pix_y2_reg[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[6]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[4]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[16] ; vga_uart_term:text_gen_unit|pix_y2_reg[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[8]  ; vga_uart_term:text_gen_unit|pix_x2_reg[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.255 ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[0]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.259 ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[0]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|n_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.264 ; uartcore:uart_unit|fifo:fifo_tx_unit|w_ptr_reg[0]                                    ; uartcore:uart_unit|fifo:fifo_tx_unit|w_ptr_reg[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.277 ; vga_sync:vga_sync_unit|h_count_reg[3]                                                ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.490      ;
; 0.279 ; vga_uart_term:text_gen_unit|cur_x_reg[0]                                             ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.489      ;
; 0.281 ; vga_uart_term:text_gen_unit|cur_x_reg[2]                                             ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.491      ;
; 0.281 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.494      ;
; 0.282 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.495      ;
; 0.284 ; vga_sync:vga_sync_unit|h_count_reg[4]                                                ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.497      ;
; 0.285 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.498      ;
; 0.286 ; vga_uart_term:text_gen_unit|cur_y_reg[3]                                             ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~porta_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.490      ;
; 0.290 ; vga_uart_term:text_gen_unit|cur_y_reg[2]                                             ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.494      ;
; 0.319 ; uartcore:uart_unit|fifo:fifo_tx_unit|full_reg                                        ; uartcore:uart_unit|fifo:fifo_tx_unit|empty_reg                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.323 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[0]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|tx_reg                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; vga_uart_term:text_gen_unit|pix_x1_reg[2]                                            ; vga_uart_term:text_gen_unit|pix_x2_reg[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[6]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[4]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[2]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[1]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|b_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; vga_uart_term:text_gen_unit|pix_y1_reg[3]                                            ; vga_uart_term:text_gen_unit|pix_y2_reg[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[10] ; vga_uart_term:text_gen_unit|pix_x2_reg[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.329 ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[7]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[18] ; vga_uart_term:text_gen_unit|pix_y2_reg[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[14] ; vga_uart_term:text_gen_unit|pix_x2_reg[9]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.334 ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[1]                                     ; uartcore:uart_unit|uart_rx:uart_rx_unit|b_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[22] ; vga_uart_term:text_gen_unit|pix_y2_reg[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[6]  ; vga_uart_term:text_gen_unit|pix_x2_reg[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.337 ; uartcore:uart_unit|uart_rx:uart_rx_unit|state_reg.idle                               ; uartcore:uart_unit|uart_rx:uart_rx_unit|s_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.488      ;
; 0.340 ; vga_sync:vga_sync_unit|h_count_reg[0]                                                ; vga_uart_term:text_gen_unit|pix_x1_reg[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.491      ;
; 0.347 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.498      ;
; 0.356 ; vga_uart_term:text_gen_unit|pix_y2_reg[3]                                            ; rgb_reg[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.360 ; vga_sync:vga_sync_unit|h_count_reg[1]                                                ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; uartcore:uart_unit|mod_m_counter:baud_gen_unit|r_reg[2]                              ; uartcore:uart_unit|mod_m_counter:baud_gen_unit|r_reg[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; vga_sync:vga_sync_unit|h_count_reg[4]                                                ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; vga_sync:vga_sync_unit|v_count_reg[8]                                                ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; vga_sync:vga_sync_unit|v_count_reg[4]                                                ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; vga_sync:vga_sync_unit|v_count_reg[6]                                                ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; uartcore:uart_unit|uart_tx:uart_tx_unit|state_reg.stop                               ; uartcore:uart_unit|uart_tx:uart_tx_unit|tx_reg                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; vga_sync:vga_sync_unit|h_count_reg[0]                                                ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_sync:vga_sync_unit|h_count_reg[2]                                                ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; uartcore:uart_unit|mod_m_counter:baud_gen_unit|r_reg[3]                              ; uartcore:uart_unit|mod_m_counter:baud_gen_unit|r_reg[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; vga_sync:vga_sync_unit|h_count_reg[3]                                                ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; uartcore:uart_unit|mod_m_counter:baud_gen_unit|r_reg[4]                              ; uartcore:uart_unit|mod_m_counter:baud_gen_unit|r_reg[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[0]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|s_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; uartcore:uart_unit|fifo:fifo_rx_unit|array_reg[2][7]                                 ; uartcore:uart_unit|fifo:fifo_tx_unit|array_reg[2][7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[0]                                     ; uartcore:uart_unit|uart_tx:uart_tx_unit|n_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_uart_term:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg3  ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; 2.671 ; 2.671 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; -1.820 ; -1.820 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_TXD  ; CLOCK_50   ; 4.189 ; 4.189 ; Rise       ; CLOCK_50        ;
; VGA_B[*]  ; CLOCK_50   ; 4.247 ; 4.247 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 4.247 ; 4.247 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 4.181 ; 4.181 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 4.205 ; 4.205 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 4.454 ; 4.454 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 4.454 ; 4.454 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 4.360 ; 4.360 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 4.532 ; 4.532 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 4.364 ; 4.364 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 4.345 ; 4.345 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 4.364 ; 4.364 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 4.499 ; 4.499 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_TXD  ; CLOCK_50   ; 4.189 ; 4.189 ; Rise       ; CLOCK_50        ;
; VGA_B[*]  ; CLOCK_50   ; 4.181 ; 4.181 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 4.247 ; 4.247 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 4.181 ; 4.181 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 4.205 ; 4.205 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 4.454 ; 4.454 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 4.360 ; 4.360 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 4.532 ; 4.532 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 4.345 ; 4.345 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 4.364 ; 4.364 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 4.499 ; 4.499 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.766    ; 0.215 ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_50        ; -5.766    ; 0.215 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -1086.096 ; 0.0   ; 0.0      ; 0.0     ; -1265.643           ;
;  CLOCK_50        ; -1086.096 ; 0.000 ; N/A      ; N/A     ; -1265.643           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; 6.378 ; 6.378 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; -1.820 ; -1.820 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_TXD  ; CLOCK_50   ; 7.921 ; 7.921 ; Rise       ; CLOCK_50        ;
; VGA_B[*]  ; CLOCK_50   ; 8.000 ; 8.000 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 8.000 ; 8.000 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 7.908 ; 7.908 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 7.965 ; 7.965 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 8.298 ; 8.298 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 8.798 ; 8.798 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 8.300 ; 8.300 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 8.045 ; 8.045 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 8.282 ; 8.282 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 8.300 ; 8.300 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 8.764 ; 8.764 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_TXD  ; CLOCK_50   ; 4.189 ; 4.189 ; Rise       ; CLOCK_50        ;
; VGA_B[*]  ; CLOCK_50   ; 4.181 ; 4.181 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 4.247 ; 4.247 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 4.181 ; 4.181 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 4.205 ; 4.205 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 4.454 ; 4.454 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 4.360 ; 4.360 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 4.532 ; 4.532 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 4.345 ; 4.345 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 4.364 ; 4.364 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 4.499 ; 4.499 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 5772     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 5772     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 155   ; 155  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 28 02:09:06 2020
Info: Command: quartus_sta vga_uart_term -c vga_uart_term
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_uart_term.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.766
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.766     -1086.096 CLOCK_50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1265.643 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.292
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.292      -231.510 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1156.604 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4547 megabytes
    Info: Processing ended: Tue Jan 28 02:09:08 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


