# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TestBench.srcs/sources_1/new/AndGate.v" \
"../../../../TestBench.srcs/sources_1/new/OrGate.v" \
"../../../../TestBench.srcs/sim_1/new/TB_OrGate.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
