#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun  6 17:28:34 2018
# Process ID: 138608
# Current directory: C:/Users/Sofs/Documents/CR/tp7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent143392 C:\Users\Sofs\Documents\CR\tp7\tp7.xpr
# Log file: C:/Users/Sofs/Documents/CR/tp7/vivado.log
# Journal file: C:/Users/Sofs/Documents/CR/tp7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Sofs/Documents/CR/tp7/tp7.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Sofs/Documents/CR/tp7/tp7.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace C:/Users/Sofs/Documents/CR/tp7/tp7.sdk -hwspec C:/Users/Sofs/Documents/CR/tp7/tp7.sdk/design_1_wrapper.hdf
close_project
create_project outputs C:/Users/Sofs/Documents/Projeto/outputs -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
add_files -fileset constrs_1 -norecurse C:/Users/Sofs/Documents/Projeto/Nexys4_Master.xdc
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {preset "None" local_mem "32KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "1" clk "New Clocking Wizard (100 MHz)" }  [get_bd_cells microblaze_0]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets microblaze_0_intr] [get_bd_cells microblaze_0_xlconcat]
set_property location {4 1217 525} [get_bd_cells microblaze_0_axi_intc]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {3 979 559} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins microblaze_0_axi_intc/intr]
set_property location {3 947 528} [get_bd_cells xlconstant_0]
set_property location {3 975 523} [get_bd_cells xlconstant_0]
set_property location {3 965 517} [get_bd_cells xlconstant_0]
save_bd_design
close_project
open_project C:/Users/Sofs/Documents/CR/tp7/tp7.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Sofs/Documents/CR/tp7/tp7.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project C:/Users/Sofs/Documents/Projeto/outputs/outputs.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Sofs/Documents/Projeto/outputs/outputs.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.NUM_MI {6}] [get_bd_cells microblaze_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {5.5 1601 100} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_sw [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name axi_gpio_led [get_bd_cells axi_gpio_0]
set_property location {5 1599 73} [get_bd_cells axi_gpio_sw]
set_property location {5 1595 197} [get_bd_cells axi_gpio_led]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name axi_gpio_btn [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {5 1573 469} [get_bd_cells axi_uartlite_0]
startgroup
set_property location {5 1524 358} [get_bd_cells axi_gpio_btn]
set_property location {5 1524 218} [get_bd_cells axi_gpio_led]
set_property location {5 1524 88} [get_bd_cells axi_gpio_sw]
endgroup
startgroup
set_property location {5.5 1605 54} [get_bd_cells axi_gpio_btn]
set_property location {6 1605 54} [get_bd_cells axi_gpio_led]
set_property location {6 1605 54} [get_bd_cells axi_uartlite_0]
set_property location {6 1605 54} [get_bd_cells axi_gpio_sw]
endgroup
startgroup
set_property location {5 1565 288} [get_bd_cells axi_gpio_sw]
set_property location {5 1565 398} [get_bd_cells axi_gpio_btn]
set_property location {5 1565 158} [get_bd_cells axi_uartlite_0]
set_property location {5 1565 28} [get_bd_cells axi_gpio_led]
endgroup
regenerate_bd_layout
regenerate_bd_layout
undo
undo
set_property location {3 817 622} [get_bd_cells microblaze_0_axi_intc]
set_property location {2.5 461 719} [get_bd_cells xlconstant_0]
set_property location {5 1215 665} [get_bd_cells microblaze_0_axi_intc]
set_property location {4 832 617} [get_bd_cells xlconstant_0]
set_property location {2.5 412 326} [get_bd_cells mdm_1]
set_property location {3 421 561} [get_bd_cells rst_clk_wiz_1_100M]
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
set_property location {4 1119 574} [get_bd_cells microblaze_0_axi_intc]
set_property location {3 790 617} [get_bd_cells microblaze_0_axi_intc]
set_property location {3.5 981 615} [get_bd_cells xlconstant_0]
set_property location {3 707 500} [get_bd_cells xlconstant_0]
set_property location {3.5 1009 634} [get_bd_cells microblaze_0_axi_intc]
set_property location {3 591 611} [get_bd_cells xlconstant_0]
set_property location {4 996 582} [get_bd_cells microblaze_0_axi_intc]
set_property location {4 990 378} [get_bd_cells microblaze_0_local_memory]
set_property location {4 1000 14} [get_bd_cells microblaze_0_axi_periph]
regenerate_bd_layout -routing
set_property location {5 1534 444} [get_bd_cells axi_uartlite_0]
set_property location {6 1714 457} [get_bd_cells axi_uartlite_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_sw/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_sw/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_led/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_led/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_btn/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_btn/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
delete_bd_objs [get_bd_nets reset_rtl_0_1]
delete_bd_objs [get_bd_ports reset_rtl_0]
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins clk_wiz_1/reset]
set_property name reset [get_bd_ports reset_rtl_0_0]
set_property name sys_clock [get_bd_intf_ports diff_clock_rtl_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {16}] [get_bd_cells axi_gpio_sw]
endgroup
set_property name switches_16bit [get_bd_intf_ports gpio_rtl_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {16}] [get_bd_cells axi_gpio_led]
endgroup
set_property name leds_16bit [get_bd_intf_ports gpio_rtl_1]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5}] [get_bd_cells axi_gpio_btn]
endgroup
set_property name buttons_5bits [get_bd_intf_ports gpio_rtl_2]
set_property name usb_uart [get_bd_intf_ports uart_rtl_0]
save_bd_design
startgroup
set_property location {5 1684 456} [get_bd_cells axi_gpio_btn]
set_property location {5 1684 326} [get_bd_cells axi_gpio_led]
set_property location {5 1684 716} [get_bd_cells axi_uartlite_0]
set_property location {5 1684 196} [get_bd_cells axi_gpio_sw]
endgroup
set_property location {5 1677 579} [get_bd_cells axi_uartlite_0]
set_property location {1850 555} [get_bd_intf_ports usb_uart]
set_property location {1831 569} [get_bd_intf_ports usb_uart]
set_property location {1831 188} [get_bd_intf_ports switches_16bit]
set_property location {1835 324} [get_bd_intf_ports leds_16bit]
set_property location {1833 457} [get_bd_intf_ports buttons_5bits]
set_property location {1833 451} [get_bd_intf_ports buttons_5bits]
save_bd_design
