// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Mon May  5 13:58:22 2025
// Host        : Osher running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_axis_gaussian_0_0_sim_netlist.v
// Design      : base_axis_gaussian_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_gaussian
   (m_axis_tlast,
    m_axis_tvalid,
    m_axis_tdata,
    s_axis_tready,
    m_axis_tready,
    s_axi_aclk,
    s_axis_tlast,
    s_axis_tdata,
    s_axi_aresetn,
    s_axis_tvalid);
  output m_axis_tlast;
  output m_axis_tvalid;
  output [7:0]m_axis_tdata;
  output s_axis_tready;
  input m_axis_tready;
  input s_axi_aclk;
  input s_axis_tlast;
  input [23:0]s_axis_tdata;
  input s_axi_aresetn;
  input s_axis_tvalid;

  wire [7:0]A;
  wire [7:0]B;
  wire [7:0]C;
  wire F_n_1;
  wire F_n_13;
  wire F_n_14;
  wire F_n_15;
  wire F_n_16;
  wire F_n_17;
  wire F_n_18;
  wire F_n_19;
  wire F_n_2;
  wire F_n_20;
  wire F_n_21;
  wire F_n_22;
  wire F_n_23;
  wire F_n_24;
  wire F_n_25;
  wire F_n_26;
  wire F_n_27;
  wire F_n_28;
  wire F_n_29;
  wire F_n_3;
  wire F_n_30;
  wire F_n_31;
  wire F_n_32;
  wire F_n_33;
  wire F_n_34;
  wire F_n_35;
  wire F_n_36;
  wire F_n_37;
  wire F_n_38;
  wire F_n_39;
  wire F_n_4;
  wire F_n_40;
  wire F_n_41;
  wire F_n_42;
  wire F_n_43;
  wire F_n_44;
  wire F_n_45;
  wire F_n_46;
  wire F_n_47;
  wire F_n_48;
  wire F_n_49;
  wire F_n_50;
  wire F_n_51;
  wire F_n_52;
  wire F_n_53;
  wire F_n_54;
  wire F_n_55;
  wire F_n_56;
  wire F_n_57;
  wire F_n_58;
  wire F_n_59;
  wire F_n_60;
  wire F_n_61;
  wire F_n_62;
  wire F_n_63;
  wire F_n_64;
  wire F_n_65;
  wire F_n_66;
  wire F_n_67;
  wire F_n_68;
  wire F_n_69;
  wire F_n_70;
  wire F_n_71;
  wire F_n_72;
  wire F_n_73;
  wire F_n_74;
  wire F_n_75;
  wire F_n_76;
  wire F_n_77;
  wire F_n_78;
  wire F_n_79;
  wire F_n_80;
  wire F_n_81;
  wire F_n_82;
  wire F_n_83;
  wire F_n_84;
  wire F_n_85;
  wire F_n_86;
  wire F_n_87;
  wire F_n_88;
  wire F_n_89;
  wire F_n_90;
  wire RTG_n_1;
  wire RTG_n_10;
  wire RTG_n_11;
  wire RTG_n_12;
  wire RTG_n_13;
  wire RTG_n_14;
  wire RTG_n_15;
  wire RTG_n_16;
  wire RTG_n_17;
  wire RTG_n_18;
  wire RTG_n_19;
  wire RTG_n_2;
  wire RTG_n_3;
  wire RTG_n_4;
  wire RTG_n_5;
  wire RTG_n_6;
  wire RTG_n_7;
  wire RTG_n_8;
  wire RTG_n_9;
  wire SC_n_0;
  wire SC_n_10;
  wire SC_n_11;
  wire SC_n_12;
  wire SC_n_13;
  wire SC_n_14;
  wire SC_n_15;
  wire SC_n_16;
  wire SC_n_17;
  wire SC_n_2;
  wire SC_n_26;
  wire SC_n_27;
  wire SC_n_28;
  wire SC_n_29;
  wire SC_n_3;
  wire SC_n_30;
  wire SC_n_31;
  wire SC_n_32;
  wire SC_n_33;
  wire SC_n_34;
  wire SC_n_35;
  wire SC_n_36;
  wire SC_n_37;
  wire SC_n_38;
  wire SC_n_39;
  wire SC_n_4;
  wire SC_n_40;
  wire SC_n_41;
  wire SC_n_42;
  wire SC_n_43;
  wire SC_n_44;
  wire SC_n_45;
  wire SC_n_46;
  wire SC_n_47;
  wire SC_n_48;
  wire SC_n_49;
  wire SC_n_5;
  wire SC_n_50;
  wire SC_n_51;
  wire SC_n_52;
  wire SC_n_53;
  wire SC_n_54;
  wire SC_n_55;
  wire SC_n_56;
  wire SC_n_57;
  wire SC_n_58;
  wire SC_n_59;
  wire SC_n_6;
  wire SC_n_60;
  wire SC_n_61;
  wire SC_n_62;
  wire SC_n_63;
  wire SC_n_64;
  wire SC_n_65;
  wire SC_n_7;
  wire SC_n_8;
  wire SC_n_9;
  wire fifo_tvalid;
  wire gauss_tvalid;
  wire [7:0]grayPixel;
  wire [7:0]m_axis_tdata;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire out_tvalid;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [23:0]s_axis_tdata;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo F
       (.CO(RTG_n_13),
        .DI({F_n_42,F_n_43,F_n_44,F_n_45}),
        .O({RTG_n_7,RTG_n_8}),
        .Q({A,F_n_13,F_n_14,F_n_15,F_n_16,F_n_17,F_n_18,F_n_19,F_n_20,F_n_21,F_n_22,F_n_23,F_n_24,F_n_25,F_n_26,F_n_27,F_n_28}),
        .S({F_n_1,F_n_2,F_n_3,F_n_4}),
        .fifo_tvalid(fifo_tvalid),
        .grayPixel0_carry__2(RTG_n_6),
        .\m_axis_tdata_reg[0]_0 (F_n_81),
        .\m_axis_tdata_reg[13]_0 ({F_n_38,F_n_39,F_n_40,F_n_41}),
        .\m_axis_tdata_reg[13]_1 ({F_n_74,F_n_75,F_n_76}),
        .\m_axis_tdata_reg[14]_0 ({F_n_70,F_n_71,F_n_72,F_n_73}),
        .\m_axis_tdata_reg[14]_1 ({F_n_77,F_n_78,F_n_79,F_n_80}),
        .\m_axis_tdata_reg[15]_0 (F_n_46),
        .\m_axis_tdata_reg[15]_1 ({F_n_89,F_n_90}),
        .\m_axis_tdata_reg[20]_0 ({F_n_48,F_n_49,F_n_50}),
        .\m_axis_tdata_reg[20]_1 ({F_n_61,F_n_62}),
        .\m_axis_tdata_reg[21]_0 (F_n_47),
        .\m_axis_tdata_reg[21]_1 ({F_n_58,F_n_59,F_n_60}),
        .\m_axis_tdata_reg[22]_0 ({F_n_54,F_n_55,F_n_56,F_n_57}),
        .\m_axis_tdata_reg[22]_1 (F_n_63),
        .\m_axis_tdata_reg[23]_0 ({F_n_51,F_n_52,F_n_53}),
        .\m_axis_tdata_reg[2]_0 ({F_n_82,F_n_83}),
        .\m_axis_tdata_reg[4]_0 ({F_n_29,F_n_30,F_n_31,F_n_32}),
        .\m_axis_tdata_reg[4]_1 ({F_n_64,F_n_65,F_n_66}),
        .\m_axis_tdata_reg[6]_0 ({F_n_33,F_n_34}),
        .\m_axis_tdata_reg[6]_1 ({F_n_84,F_n_85,F_n_86,F_n_87}),
        .\m_axis_tdata_reg[7]_0 ({F_n_67,F_n_68,F_n_69}),
        .\m_axis_tdata_reg[7]_1 (F_n_88),
        .\m_axis_tdata_reg[9]_0 ({F_n_35,F_n_36,F_n_37}),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .multOp__25_carry__0({RTG_n_1,RTG_n_2,RTG_n_3}),
        .multOp__25_carry__0_0(RTG_n_5),
        .multOp__25_carry__1(RTG_n_4),
        .\multOp_inferred__0/i___24_carry__0 ({RTG_n_9,RTG_n_10,RTG_n_11,RTG_n_12}),
        .\multOp_inferred__0/i___24_carry__0_0 (RTG_n_14),
        .\multOp_inferred__1/i___27_carry__0 ({RTG_n_15,RTG_n_16}),
        .\multOp_inferred__1/i___27_carry__0_0 ({RTG_n_18,RTG_n_19}),
        .\multOp_inferred__1/i___27_carry__2 (RTG_n_17),
        .read_while_write_p1_reg_0(SC_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian G
       (.D({SC_n_50,SC_n_51,SC_n_52,SC_n_53,SC_n_54,SC_n_55,SC_n_56,SC_n_57}),
        .gauss_tvalid(gauss_tvalid),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tvalid(m_axis_tvalid),
        .\mulData_reg[1][8]_0 ({SC_n_26,SC_n_27,SC_n_28,SC_n_29,SC_n_30,SC_n_31,SC_n_32,SC_n_33}),
        .\mulData_reg[2][7]_0 ({SC_n_2,SC_n_3,SC_n_4,SC_n_5,SC_n_6,SC_n_7,SC_n_8,SC_n_9}),
        .\mulData_reg[3][8]_0 ({SC_n_58,SC_n_59,SC_n_60,SC_n_61,SC_n_62,SC_n_63,SC_n_64,SC_n_65}),
        .\mulData_reg[4][9]_0 ({SC_n_34,SC_n_35,SC_n_36,SC_n_37,SC_n_38,SC_n_39,SC_n_40,SC_n_41}),
        .\mulData_reg[5][8]_0 ({SC_n_10,SC_n_11,SC_n_12,SC_n_13,SC_n_14,SC_n_15,SC_n_16,SC_n_17}),
        .\mulData_reg[6][7]_0 (C),
        .\mulData_reg[7][8]_0 ({SC_n_42,SC_n_43,SC_n_44,SC_n_45,SC_n_46,SC_n_47,SC_n_48,SC_n_49}),
        .\mulData_reg[8][7]_0 (B),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2gray RTG
       (.CO(RTG_n_13),
        .DI({F_n_42,F_n_43,F_n_44,F_n_45}),
        .E(fifo_tvalid),
        .O({RTG_n_7,RTG_n_8}),
        .Q({A,F_n_13,F_n_14,F_n_15,F_n_16,F_n_17,F_n_18,F_n_19,F_n_20,F_n_21,F_n_22,F_n_23,F_n_24,F_n_25,F_n_26,F_n_27,F_n_28}),
        .S({F_n_1,F_n_2,F_n_3,F_n_4}),
        .grayPixel0__41_carry_0({F_n_35,F_n_36,F_n_37}),
        .grayPixel0__41_carry__1_i_1_0(F_n_47),
        .grayPixel0__41_carry__2_i_1_0(F_n_46),
        .grayPixel0__41_carry_i_4_0(F_n_81),
        .grayPixel0_carry_0({F_n_64,F_n_65,F_n_66}),
        .grayPixel0_carry_1({F_n_82,F_n_83}),
        .grayPixel0_carry__0_0({F_n_84,F_n_85,F_n_86,F_n_87}),
        .grayPixel0_carry__0_1({F_n_29,F_n_30,F_n_31,F_n_32}),
        .grayPixel0_carry__0_i_2_0({F_n_58,F_n_59,F_n_60}),
        .grayPixel0_carry__0_i_2_1({F_n_54,F_n_55,F_n_56,F_n_57}),
        .grayPixel0_carry__1_0(F_n_88),
        .grayPixel0_carry__1_1({F_n_33,F_n_34}),
        .grayPixel0_carry__1_i_2_0(F_n_63),
        .grayPixel0_carry__1_i_2_1({F_n_61,F_n_62}),
        .grayPixel0_carry_i_3_0({F_n_48,F_n_49,F_n_50}),
        .\grayPixel_reg[4]_0 ({F_n_74,F_n_75,F_n_76}),
        .\grayPixel_reg[4]_1 ({F_n_70,F_n_71,F_n_72,F_n_73}),
        .\grayPixel_reg[7]_0 (grayPixel),
        .\grayPixel_reg[7]_1 ({F_n_77,F_n_78,F_n_79,F_n_80}),
        .i___24_carry_i_1({F_n_67,F_n_68,F_n_69}),
        .i___27_carry__0_i_5({F_n_89,F_n_90}),
        .\m_axis_tdata_reg[13] ({RTG_n_15,RTG_n_16}),
        .\m_axis_tdata_reg[15] (RTG_n_17),
        .\m_axis_tdata_reg[15]_0 ({RTG_n_18,RTG_n_19}),
        .\m_axis_tdata_reg[21] (RTG_n_6),
        .\m_axis_tdata_reg[23] ({RTG_n_1,RTG_n_2,RTG_n_3}),
        .\m_axis_tdata_reg[23]_0 (RTG_n_4),
        .\m_axis_tdata_reg[23]_1 (RTG_n_5),
        .\m_axis_tdata_reg[7] ({RTG_n_9,RTG_n_10,RTG_n_11,RTG_n_12}),
        .\m_axis_tdata_reg[7]_0 (RTG_n_14),
        .multOp__25_carry_0({F_n_51,F_n_52,F_n_53}),
        .\multOp_inferred__1/i___27_carry_0 ({F_n_38,F_n_39,F_n_40,F_n_41}),
        .out_tvalid(out_tvalid),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian_control SC
       (.D({SC_n_50,SC_n_51,SC_n_52,SC_n_53,SC_n_54,SC_n_55,SC_n_56,SC_n_57}),
        .\currentRdLineBuffer_reg[1]_0 ({SC_n_2,SC_n_3,SC_n_4,SC_n_5,SC_n_6,SC_n_7,SC_n_8,SC_n_9}),
        .\currentRdLineBuffer_reg[1]_1 ({SC_n_10,SC_n_11,SC_n_12,SC_n_13,SC_n_14,SC_n_15,SC_n_16,SC_n_17}),
        .\currentRdLineBuffer_reg[1]_2 (B),
        .\currentRdLineBuffer_reg[1]_3 ({SC_n_26,SC_n_27,SC_n_28,SC_n_29,SC_n_30,SC_n_31,SC_n_32,SC_n_33}),
        .\currentRdLineBuffer_reg[1]_4 ({SC_n_34,SC_n_35,SC_n_36,SC_n_37,SC_n_38,SC_n_39,SC_n_40,SC_n_41}),
        .\currentRdLineBuffer_reg[1]_5 ({SC_n_42,SC_n_43,SC_n_44,SC_n_45,SC_n_46,SC_n_47,SC_n_48,SC_n_49}),
        .\currentRdLineBuffer_reg[1]_6 ({SC_n_58,SC_n_59,SC_n_60,SC_n_61,SC_n_62,SC_n_63,SC_n_64,SC_n_65}),
        .\currentRdLineBuffer_reg[1]_7 (C),
        .gauss_tvalid(gauss_tvalid),
        .\mulData[0][7]_i_11 (grayPixel),
        .out_tvalid(out_tvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(SC_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "base_axis_gaussian_0_0,axis_gaussian,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "axis_gaussian,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_aclk,
    s_axi_aresetn,
    s_axis_tdata,
    s_axis_tvalid,
    s_axis_tlast,
    s_axis_tready,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tlast,
    m_axis_tdata);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s_axi_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_RESET s_axi_aresetn, ASSOCIATED_BUSIF m_axis:s_axis, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s_axis TLAST" *) input s_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 m_axis TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 m_axis TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 m_axis TLAST" *) output m_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 m_axis TDATA" *) output [7:0]m_axis_tdata;

  wire [7:0]m_axis_tdata;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [31:0]s_axis_tdata;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_gaussian U0
       (.m_axis_tdata(m_axis_tdata),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axis_tdata(s_axis_tdata[23:0]),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo
   (fifo_tvalid,
    S,
    Q,
    \m_axis_tdata_reg[4]_0 ,
    \m_axis_tdata_reg[6]_0 ,
    \m_axis_tdata_reg[9]_0 ,
    \m_axis_tdata_reg[13]_0 ,
    DI,
    \m_axis_tdata_reg[15]_0 ,
    \m_axis_tdata_reg[21]_0 ,
    \m_axis_tdata_reg[20]_0 ,
    \m_axis_tdata_reg[23]_0 ,
    \m_axis_tdata_reg[22]_0 ,
    \m_axis_tdata_reg[21]_1 ,
    \m_axis_tdata_reg[20]_1 ,
    \m_axis_tdata_reg[22]_1 ,
    \m_axis_tdata_reg[4]_1 ,
    \m_axis_tdata_reg[7]_0 ,
    \m_axis_tdata_reg[14]_0 ,
    \m_axis_tdata_reg[13]_1 ,
    \m_axis_tdata_reg[14]_1 ,
    \m_axis_tdata_reg[0]_0 ,
    \m_axis_tdata_reg[2]_0 ,
    \m_axis_tdata_reg[6]_1 ,
    \m_axis_tdata_reg[7]_1 ,
    \m_axis_tdata_reg[15]_1 ,
    m_axis_tlast,
    s_axis_tready,
    read_while_write_p1_reg_0,
    s_axi_aclk,
    m_axis_tready,
    O,
    \multOp_inferred__0/i___24_carry__0 ,
    \multOp_inferred__0/i___24_carry__0_0 ,
    CO,
    \multOp_inferred__1/i___27_carry__2 ,
    grayPixel0_carry__2,
    multOp__25_carry__0,
    multOp__25_carry__1,
    \multOp_inferred__1/i___27_carry__0 ,
    multOp__25_carry__0_0,
    \multOp_inferred__1/i___27_carry__0_0 ,
    s_axis_tlast,
    s_axis_tdata,
    s_axis_tvalid);
  output fifo_tvalid;
  output [3:0]S;
  output [23:0]Q;
  output [3:0]\m_axis_tdata_reg[4]_0 ;
  output [1:0]\m_axis_tdata_reg[6]_0 ;
  output [2:0]\m_axis_tdata_reg[9]_0 ;
  output [3:0]\m_axis_tdata_reg[13]_0 ;
  output [3:0]DI;
  output [0:0]\m_axis_tdata_reg[15]_0 ;
  output [0:0]\m_axis_tdata_reg[21]_0 ;
  output [2:0]\m_axis_tdata_reg[20]_0 ;
  output [2:0]\m_axis_tdata_reg[23]_0 ;
  output [3:0]\m_axis_tdata_reg[22]_0 ;
  output [2:0]\m_axis_tdata_reg[21]_1 ;
  output [1:0]\m_axis_tdata_reg[20]_1 ;
  output [0:0]\m_axis_tdata_reg[22]_1 ;
  output [2:0]\m_axis_tdata_reg[4]_1 ;
  output [2:0]\m_axis_tdata_reg[7]_0 ;
  output [3:0]\m_axis_tdata_reg[14]_0 ;
  output [2:0]\m_axis_tdata_reg[13]_1 ;
  output [3:0]\m_axis_tdata_reg[14]_1 ;
  output [0:0]\m_axis_tdata_reg[0]_0 ;
  output [1:0]\m_axis_tdata_reg[2]_0 ;
  output [3:0]\m_axis_tdata_reg[6]_1 ;
  output [0:0]\m_axis_tdata_reg[7]_1 ;
  output [1:0]\m_axis_tdata_reg[15]_1 ;
  output m_axis_tlast;
  output s_axis_tready;
  input read_while_write_p1_reg_0;
  input s_axi_aclk;
  input m_axis_tready;
  input [1:0]O;
  input [3:0]\multOp_inferred__0/i___24_carry__0 ;
  input [0:0]\multOp_inferred__0/i___24_carry__0_0 ;
  input [0:0]CO;
  input [0:0]\multOp_inferred__1/i___27_carry__2 ;
  input [0:0]grayPixel0_carry__2;
  input [2:0]multOp__25_carry__0;
  input [0:0]multOp__25_carry__1;
  input [1:0]\multOp_inferred__1/i___27_carry__0 ;
  input [0:0]multOp__25_carry__0_0;
  input [1:0]\multOp_inferred__1/i___27_carry__0_0 ;
  input s_axis_tlast;
  input [23:0]s_axis_tdata;
  input s_axis_tvalid;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [1:0]O;
  wire [23:0]Q;
  wire [3:0]S;
  wire [3:0]count;
  wire [3:0]count_p1;
  wire fifo_tvalid;
  wire [0:0]grayPixel0_carry__2;
  wire grayValid_i_2_n_0;
  wire [3:0]index;
  wire \index[0]__0_i_1_n_0 ;
  wire \index[0]_i_1_n_0 ;
  wire \index[1]__0_i_1_n_0 ;
  wire \index[1]_i_1_n_0 ;
  wire \index[2]__0_i_1_n_0 ;
  wire \index[2]_i_1_n_0 ;
  wire \index[3]__0_i_2_n_0 ;
  wire \index[3]_i_3_n_0 ;
  wire [3:0]index__0;
  wire [23:0]m_axis_tdata0;
  wire [0:0]\m_axis_tdata_reg[0]_0 ;
  wire [3:0]\m_axis_tdata_reg[13]_0 ;
  wire [2:0]\m_axis_tdata_reg[13]_1 ;
  wire [3:0]\m_axis_tdata_reg[14]_0 ;
  wire [3:0]\m_axis_tdata_reg[14]_1 ;
  wire [0:0]\m_axis_tdata_reg[15]_0 ;
  wire [1:0]\m_axis_tdata_reg[15]_1 ;
  wire [2:0]\m_axis_tdata_reg[20]_0 ;
  wire [1:0]\m_axis_tdata_reg[20]_1 ;
  wire [0:0]\m_axis_tdata_reg[21]_0 ;
  wire [2:0]\m_axis_tdata_reg[21]_1 ;
  wire [3:0]\m_axis_tdata_reg[22]_0 ;
  wire [0:0]\m_axis_tdata_reg[22]_1 ;
  wire [2:0]\m_axis_tdata_reg[23]_0 ;
  wire [1:0]\m_axis_tdata_reg[2]_0 ;
  wire [3:0]\m_axis_tdata_reg[4]_0 ;
  wire [2:0]\m_axis_tdata_reg[4]_1 ;
  wire [1:0]\m_axis_tdata_reg[6]_0 ;
  wire [3:0]\m_axis_tdata_reg[6]_1 ;
  wire [2:0]\m_axis_tdata_reg[7]_0 ;
  wire [0:0]\m_axis_tdata_reg[7]_1 ;
  wire [2:0]\m_axis_tdata_reg[9]_0 ;
  wire m_axis_tlast;
  wire m_axis_tlast0;
  wire m_axis_tready;
  wire [2:0]multOp__25_carry__0;
  wire [0:0]multOp__25_carry__0_0;
  wire [0:0]multOp__25_carry__1;
  wire [3:0]\multOp_inferred__0/i___24_carry__0 ;
  wire [0:0]\multOp_inferred__0/i___24_carry__0_0 ;
  wire [1:0]\multOp_inferred__1/i___27_carry__0 ;
  wire [1:0]\multOp_inferred__1/i___27_carry__0_0 ;
  wire [0:0]\multOp_inferred__1/i___27_carry__2 ;
  wire p_1_in;
  wire p_4_in;
  wire read_while_write_p1;
  wire read_while_write_p10;
  wire read_while_write_p1_reg_0;
  wire s_axi_aclk;
  wire [23:0]s_axis_tdata;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tready_INST_0_i_1_n_0;
  wire s_axis_tready_INST_0_i_3_n_0;
  wire s_axis_tvalid;
  wire tlast_reg_0_15_0_0_i_1_n_0;
  wire tlast_reg_0_15_0_0_i_2_n_0;
  wire tlast_reg_0_15_0_0_i_3_n_0;
  wire tlast_reg_0_15_0_0_i_4_n_0;
  wire [3:1]NLW_grayPixel0_carry__2_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_grayPixel0_carry__2_i_1_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_15_6_11_DOD_UNCONNECTED;
  wire NLW_tlast_reg_0_15_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \count_p1[0]_i_1 
       (.I0(index__0[0]),
        .I1(index[0]),
        .O(count[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \count_p1[1]_i_1 
       (.I0(index[0]),
        .I1(index__0[0]),
        .I2(index[1]),
        .I3(index__0[1]),
        .O(count[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h96669996)) 
    \count_p1[3]_i_1 
       (.I0(index__0[3]),
        .I1(index[3]),
        .I2(index__0[2]),
        .I3(s_axis_tready_INST_0_i_3_n_0),
        .I4(index[2]),
        .O(count[3]));
  FDRE \count_p1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(count[0]),
        .Q(count_p1[0]),
        .R(read_while_write_p1_reg_0));
  FDRE \count_p1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(count[1]),
        .Q(count_p1[1]),
        .R(read_while_write_p1_reg_0));
  FDRE \count_p1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(count[2]),
        .Q(count_p1[2]),
        .R(read_while_write_p1_reg_0));
  FDRE \count_p1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(count[3]),
        .Q(count_p1[3]),
        .R(read_while_write_p1_reg_0));
  CARRY4 grayPixel0_carry__2_i_1
       (.CI(grayPixel0_carry__2),
        .CO({NLW_grayPixel0_carry__2_i_1_CO_UNCONNECTED[3:1],\m_axis_tdata_reg[21]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_grayPixel0_carry__2_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry_i_4
       (.I0(Q[0]),
        .I1(Q[16]),
        .O(\m_axis_tdata_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFEFFFE)) 
    grayValid_i_1
       (.I0(count_p1[0]),
        .I1(count_p1[2]),
        .I2(count_p1[1]),
        .I3(count_p1[3]),
        .I4(grayValid_i_2_n_0),
        .I5(s_axis_tready_INST_0_i_1_n_0),
        .O(fifo_tvalid));
  LUT6 #(
    .INIT(64'hBABEEFFFEFFFBABE)) 
    grayValid_i_2
       (.I0(count[2]),
        .I1(index[0]),
        .I2(index__0[0]),
        .I3(read_while_write_p1),
        .I4(index[1]),
        .I5(index__0[1]),
        .O(grayValid_i_2_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    i___24_carry__0_i_1
       (.I0(Q[6]),
        .I1(\multOp_inferred__0/i___24_carry__0_0 ),
        .I2(Q[4]),
        .O(\m_axis_tdata_reg[6]_1 [3]));
  LUT3 #(
    .INIT(8'hD4)) 
    i___24_carry__0_i_2
       (.I0(Q[5]),
        .I1(\multOp_inferred__0/i___24_carry__0 [3]),
        .I2(Q[3]),
        .O(\m_axis_tdata_reg[6]_1 [2]));
  LUT3 #(
    .INIT(8'hD4)) 
    i___24_carry__0_i_3
       (.I0(Q[4]),
        .I1(\multOp_inferred__0/i___24_carry__0 [2]),
        .I2(Q[2]),
        .O(\m_axis_tdata_reg[6]_1 [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    i___24_carry__0_i_4
       (.I0(Q[3]),
        .I1(\multOp_inferred__0/i___24_carry__0 [1]),
        .I2(Q[1]),
        .O(\m_axis_tdata_reg[6]_1 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    i___24_carry__0_i_5
       (.I0(Q[4]),
        .I1(\multOp_inferred__0/i___24_carry__0_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(CO),
        .I5(Q[5]),
        .O(\m_axis_tdata_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    i___24_carry__0_i_6
       (.I0(Q[3]),
        .I1(\multOp_inferred__0/i___24_carry__0 [3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\multOp_inferred__0/i___24_carry__0_0 ),
        .I5(Q[4]),
        .O(\m_axis_tdata_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    i___24_carry__0_i_7
       (.I0(Q[2]),
        .I1(\multOp_inferred__0/i___24_carry__0 [2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\multOp_inferred__0/i___24_carry__0 [3]),
        .I5(Q[3]),
        .O(\m_axis_tdata_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    i___24_carry__0_i_8
       (.I0(Q[1]),
        .I1(\multOp_inferred__0/i___24_carry__0 [1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\multOp_inferred__0/i___24_carry__0 [2]),
        .I5(Q[2]),
        .O(\m_axis_tdata_reg[4]_0 [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    i___24_carry__1_i_1
       (.I0(Q[7]),
        .I1(CO),
        .I2(Q[5]),
        .O(\m_axis_tdata_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    i___24_carry__1_i_2
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\m_axis_tdata_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h8E71)) 
    i___24_carry__1_i_3
       (.I0(Q[5]),
        .I1(CO),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\m_axis_tdata_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    i___24_carry_i_1
       (.I0(Q[2]),
        .I1(\multOp_inferred__0/i___24_carry__0 [0]),
        .I2(Q[0]),
        .O(\m_axis_tdata_reg[2]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i___24_carry_i_2
       (.I0(Q[2]),
        .I1(\multOp_inferred__0/i___24_carry__0 [0]),
        .I2(Q[0]),
        .O(\m_axis_tdata_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    i___24_carry_i_4
       (.I0(Q[0]),
        .I1(\multOp_inferred__0/i___24_carry__0 [0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\multOp_inferred__0/i___24_carry__0 [1]),
        .I5(Q[1]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h69966969)) 
    i___24_carry_i_5
       (.I0(Q[2]),
        .I1(\multOp_inferred__0/i___24_carry__0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(O[1]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h2DD2)) 
    i___24_carry_i_6
       (.I0(Q[0]),
        .I1(O[0]),
        .I2(O[1]),
        .I3(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___24_carry_i_7
       (.I0(Q[0]),
        .I1(O[0]),
        .O(S[0]));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___27_carry__0_i_1
       (.I0(Q[13]),
        .I1(\multOp_inferred__1/i___27_carry__0_0 [0]),
        .I2(Q[10]),
        .O(\m_axis_tdata_reg[13]_1 [2]));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___27_carry__0_i_2
       (.I0(Q[12]),
        .I1(\multOp_inferred__1/i___27_carry__0 [1]),
        .I2(Q[9]),
        .O(\m_axis_tdata_reg[13]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i___27_carry__0_i_3
       (.I0(Q[9]),
        .I1(Q[12]),
        .I2(\multOp_inferred__1/i___27_carry__0 [1]),
        .O(\m_axis_tdata_reg[13]_1 [0]));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___27_carry__0_i_4
       (.I0(Q[14]),
        .I1(\multOp_inferred__1/i___27_carry__0_0 [1]),
        .I2(Q[11]),
        .I3(\m_axis_tdata_reg[13]_1 [2]),
        .O(\m_axis_tdata_reg[14]_0 [3]));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___27_carry__0_i_5
       (.I0(Q[13]),
        .I1(\multOp_inferred__1/i___27_carry__0_0 [0]),
        .I2(Q[10]),
        .I3(\m_axis_tdata_reg[13]_1 [1]),
        .O(\m_axis_tdata_reg[14]_0 [2]));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    i___27_carry__0_i_6
       (.I0(Q[12]),
        .I1(\multOp_inferred__1/i___27_carry__0 [1]),
        .I2(Q[9]),
        .I3(\multOp_inferred__1/i___27_carry__0 [0]),
        .I4(Q[11]),
        .O(\m_axis_tdata_reg[14]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i___27_carry__0_i_7
       (.I0(Q[11]),
        .I1(\multOp_inferred__1/i___27_carry__0 [0]),
        .I2(Q[8]),
        .O(\m_axis_tdata_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    i___27_carry__1_i_1
       (.I0(Q[14]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    i___27_carry__1_i_2
       (.I0(Q[13]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'hB2)) 
    i___27_carry__1_i_3
       (.I0(Q[15]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .I2(Q[12]),
        .O(DI[1]));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___27_carry__1_i_4
       (.I0(Q[14]),
        .I1(\multOp_inferred__1/i___27_carry__0_0 [1]),
        .I2(Q[11]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'hE1)) 
    i___27_carry__1_i_5
       (.I0(Q[14]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .I2(Q[15]),
        .O(\m_axis_tdata_reg[14]_1 [3]));
  LUT3 #(
    .INIT(8'hE1)) 
    i___27_carry__1_i_6
       (.I0(Q[13]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .I2(Q[14]),
        .O(\m_axis_tdata_reg[14]_1 [2]));
  LUT4 #(
    .INIT(16'h7E81)) 
    i___27_carry__1_i_7
       (.I0(Q[12]),
        .I1(Q[15]),
        .I2(\multOp_inferred__1/i___27_carry__2 ),
        .I3(Q[13]),
        .O(\m_axis_tdata_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h9669)) 
    i___27_carry__1_i_8
       (.I0(DI[0]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .I2(Q[15]),
        .I3(Q[12]),
        .O(\m_axis_tdata_reg[14]_1 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    i___27_carry__2_i_1
       (.I0(Q[15]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .O(\m_axis_tdata_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[5]),
        .O(\m_axis_tdata_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__0
       (.I0(Q[13]),
        .I1(Q[15]),
        .O(\m_axis_tdata_reg[13]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[4]),
        .O(\m_axis_tdata_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__0
       (.I0(Q[12]),
        .I1(Q[14]),
        .O(\m_axis_tdata_reg[13]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[3]),
        .O(\m_axis_tdata_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__0
       (.I0(Q[11]),
        .I1(Q[13]),
        .O(\m_axis_tdata_reg[13]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4
       (.I0(Q[10]),
        .I1(Q[12]),
        .O(\m_axis_tdata_reg[13]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(Q[15]),
        .O(\m_axis_tdata_reg[15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(Q[14]),
        .O(\m_axis_tdata_reg[15]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1
       (.I0(Q[4]),
        .I1(Q[2]),
        .O(\m_axis_tdata_reg[4]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__0
       (.I0(Q[9]),
        .I1(Q[11]),
        .O(\m_axis_tdata_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(Q[3]),
        .I1(Q[1]),
        .O(\m_axis_tdata_reg[4]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__0
       (.I0(Q[8]),
        .I1(Q[10]),
        .O(\m_axis_tdata_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\m_axis_tdata_reg[4]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__0
       (.I0(Q[9]),
        .O(\m_axis_tdata_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \index[0]__0_i_1 
       (.I0(index__0[0]),
        .O(\index[0]__0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \index[0]_i_1 
       (.I0(index[0]),
        .O(\index[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \index[1]__0_i_1 
       (.I0(index__0[0]),
        .I1(index__0[1]),
        .O(\index[1]__0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \index[1]_i_1 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\index[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \index[2]__0_i_1 
       (.I0(index__0[2]),
        .I1(index__0[1]),
        .I2(index__0[0]),
        .O(\index[2]__0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \index[2]_i_1 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .O(\index[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \index[3]__0_i_1 
       (.I0(fifo_tvalid),
        .I1(m_axis_tready),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \index[3]__0_i_2 
       (.I0(index__0[3]),
        .I1(index__0[0]),
        .I2(index__0[1]),
        .I3(index__0[2]),
        .O(\index[3]__0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA2A2AAA)) 
    \index[3]_i_2 
       (.I0(s_axis_tvalid),
        .I1(count[2]),
        .I2(count[1]),
        .I3(index__0[0]),
        .I4(index[0]),
        .I5(s_axis_tready_INST_0_i_1_n_0),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \index[3]_i_3 
       (.I0(index[3]),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .O(\index[3]_i_3_n_0 ));
  FDRE \index_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_4_in),
        .D(\index[0]_i_1_n_0 ),
        .Q(index[0]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(\index[0]__0_i_1_n_0 ),
        .Q(index__0[0]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_4_in),
        .D(\index[1]_i_1_n_0 ),
        .Q(index[1]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(\index[1]__0_i_1_n_0 ),
        .Q(index__0[1]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_4_in),
        .D(\index[2]_i_1_n_0 ),
        .Q(index[2]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(\index[2]__0_i_1_n_0 ),
        .Q(index__0[2]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_4_in),
        .D(\index[3]_i_3_n_0 ),
        .Q(index[3]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(\index[3]__0_i_2_n_0 ),
        .Q(index__0[3]),
        .R(read_while_write_p1_reg_0));
  FDRE \m_axis_tdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tdata0[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE m_axis_tlast_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(m_axis_tlast0),
        .Q(m_axis_tlast),
        .R(1'b0));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    multOp__25_carry__0_i_1
       (.I0(Q[21]),
        .I1(multOp__25_carry__0[2]),
        .I2(Q[18]),
        .O(\m_axis_tdata_reg[21]_1 [2]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    multOp__25_carry__0_i_2
       (.I0(Q[20]),
        .I1(multOp__25_carry__0[1]),
        .I2(Q[17]),
        .O(\m_axis_tdata_reg[21]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    multOp__25_carry__0_i_3
       (.I0(Q[17]),
        .I1(Q[20]),
        .I2(multOp__25_carry__0[1]),
        .O(\m_axis_tdata_reg[21]_1 [0]));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    multOp__25_carry__0_i_4
       (.I0(Q[22]),
        .I1(multOp__25_carry__0_0),
        .I2(Q[19]),
        .I3(\m_axis_tdata_reg[21]_1 [2]),
        .O(\m_axis_tdata_reg[22]_0 [3]));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    multOp__25_carry__0_i_5
       (.I0(Q[21]),
        .I1(multOp__25_carry__0[2]),
        .I2(Q[18]),
        .I3(\m_axis_tdata_reg[21]_1 [1]),
        .O(\m_axis_tdata_reg[22]_0 [2]));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    multOp__25_carry__0_i_6
       (.I0(Q[20]),
        .I1(multOp__25_carry__0[1]),
        .I2(Q[17]),
        .I3(multOp__25_carry__0[0]),
        .I4(Q[19]),
        .O(\m_axis_tdata_reg[22]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    multOp__25_carry__0_i_7
       (.I0(Q[19]),
        .I1(multOp__25_carry__0[0]),
        .I2(Q[16]),
        .O(\m_axis_tdata_reg[22]_0 [0]));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    multOp__25_carry__1_i_1
       (.I0(Q[22]),
        .I1(multOp__25_carry__0_0),
        .I2(Q[19]),
        .O(\m_axis_tdata_reg[22]_1 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    multOp__25_carry__1_i_2
       (.I0(Q[20]),
        .I1(multOp__25_carry__1),
        .I2(Q[23]),
        .I3(Q[21]),
        .O(\m_axis_tdata_reg[20]_1 [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    multOp__25_carry__1_i_3
       (.I0(\m_axis_tdata_reg[22]_1 ),
        .I1(multOp__25_carry__1),
        .I2(Q[23]),
        .I3(Q[20]),
        .O(\m_axis_tdata_reg[20]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    multOp_carry__0_i_1
       (.I0(Q[23]),
        .I1(Q[21]),
        .O(\m_axis_tdata_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    multOp_carry__0_i_2
       (.I0(Q[22]),
        .I1(Q[20]),
        .O(\m_axis_tdata_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    multOp_carry__0_i_3
       (.I0(Q[21]),
        .I1(Q[19]),
        .O(\m_axis_tdata_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    multOp_carry_i_1
       (.I0(Q[20]),
        .I1(Q[18]),
        .O(\m_axis_tdata_reg[20]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    multOp_carry_i_2
       (.I0(Q[19]),
        .I1(Q[17]),
        .O(\m_axis_tdata_reg[20]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    multOp_carry_i_3
       (.I0(Q[18]),
        .I1(Q[16]),
        .O(\m_axis_tdata_reg[20]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "U0/F/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_15_0_5
       (.ADDRA({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRB({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRC({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRD({1'b0,index}),
        .DIA(s_axis_tdata[1:0]),
        .DIB(s_axis_tdata[3:2]),
        .DIC(s_axis_tdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(m_axis_tdata0[1:0]),
        .DOB(m_axis_tdata0[3:2]),
        .DOC(m_axis_tdata0[5:4]),
        .DOD(NLW_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axi_aclk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "U0/F/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_15_12_17
       (.ADDRA({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRB({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRC({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRD({1'b0,index}),
        .DIA(s_axis_tdata[13:12]),
        .DIB(s_axis_tdata[15:14]),
        .DIC(s_axis_tdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(m_axis_tdata0[13:12]),
        .DOB(m_axis_tdata0[15:14]),
        .DOC(m_axis_tdata0[17:16]),
        .DOD(NLW_ram_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axi_aclk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "U0/F/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_15_18_23
       (.ADDRA({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRB({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRC({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRD({1'b0,index}),
        .DIA(s_axis_tdata[19:18]),
        .DIB(s_axis_tdata[21:20]),
        .DIC(s_axis_tdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(m_axis_tdata0[19:18]),
        .DOB(m_axis_tdata0[21:20]),
        .DOC(m_axis_tdata0[23:22]),
        .DOD(NLW_ram_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axi_aclk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "U0/F/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_15_6_11
       (.ADDRA({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRB({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRC({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRD({1'b0,index}),
        .DIA(s_axis_tdata[7:6]),
        .DIB(s_axis_tdata[9:8]),
        .DIC(s_axis_tdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(m_axis_tdata0[7:6]),
        .DOB(m_axis_tdata0[9:8]),
        .DOC(m_axis_tdata0[11:10]),
        .DOD(NLW_ram_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axi_aclk),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'h80)) 
    read_while_write_p1_i_1
       (.I0(p_4_in),
        .I1(fifo_tvalid),
        .I2(m_axis_tready),
        .O(read_while_write_p10));
  FDRE read_while_write_p1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_while_write_p10),
        .Q(read_while_write_p1),
        .R(read_while_write_p1_reg_0));
  LUT6 #(
    .INIT(64'hFFEBBEFFFFFFFFFF)) 
    s_axis_tready_INST_0
       (.I0(s_axis_tready_INST_0_i_1_n_0),
        .I1(index__0[1]),
        .I2(index[1]),
        .I3(index__0[0]),
        .I4(index[0]),
        .I5(count[2]),
        .O(s_axis_tready));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    s_axis_tready_INST_0_i_1
       (.I0(index[2]),
        .I1(s_axis_tready_INST_0_i_3_n_0),
        .I2(index__0[2]),
        .I3(index[3]),
        .I4(index__0[3]),
        .O(s_axis_tready_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h75108AEF8AEF7510)) 
    s_axis_tready_INST_0_i_2
       (.I0(index[1]),
        .I1(index[0]),
        .I2(index__0[0]),
        .I3(index__0[1]),
        .I4(index[2]),
        .I5(index__0[2]),
        .O(count[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    s_axis_tready_INST_0_i_3
       (.I0(index__0[1]),
        .I1(index__0[0]),
        .I2(index[0]),
        .I3(index[1]),
        .O(s_axis_tready_INST_0_i_3_n_0));
  (* RTL_RAM_BITS = "16" *) 
  (* RTL_RAM_NAME = "U0/F/tlast" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    tlast_reg_0_15_0_0
       (.A0(index[0]),
        .A1(index[1]),
        .A2(index[2]),
        .A3(index[3]),
        .A4(1'b0),
        .D(s_axis_tlast),
        .DPO(m_axis_tlast0),
        .DPRA0(tlast_reg_0_15_0_0_i_1_n_0),
        .DPRA1(tlast_reg_0_15_0_0_i_2_n_0),
        .DPRA2(tlast_reg_0_15_0_0_i_3_n_0),
        .DPRA3(tlast_reg_0_15_0_0_i_4_n_0),
        .DPRA4(1'b0),
        .SPO(NLW_tlast_reg_0_15_0_0_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'h6A)) 
    tlast_reg_0_15_0_0_i_1
       (.I0(index__0[0]),
        .I1(fifo_tvalid),
        .I2(m_axis_tready),
        .O(tlast_reg_0_15_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    tlast_reg_0_15_0_0_i_2
       (.I0(m_axis_tready),
        .I1(fifo_tvalid),
        .I2(index__0[0]),
        .I3(index__0[1]),
        .O(tlast_reg_0_15_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'h78F0F0F0)) 
    tlast_reg_0_15_0_0_i_3
       (.I0(m_axis_tready),
        .I1(fifo_tvalid),
        .I2(index__0[2]),
        .I3(index__0[1]),
        .I4(index__0[0]),
        .O(tlast_reg_0_15_0_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0F0)) 
    tlast_reg_0_15_0_0_i_4
       (.I0(m_axis_tready),
        .I1(fifo_tvalid),
        .I2(index__0[3]),
        .I3(index__0[0]),
        .I4(index__0[1]),
        .I5(index__0[2]),
        .O(tlast_reg_0_15_0_0_i_4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian
   (m_axis_tvalid,
    m_axis_tdata,
    gauss_tvalid,
    s_axi_aclk,
    D,
    \mulData_reg[2][7]_0 ,
    \mulData_reg[8][7]_0 ,
    \mulData_reg[7][8]_0 ,
    \mulData_reg[5][8]_0 ,
    \mulData_reg[4][9]_0 ,
    \mulData_reg[3][8]_0 ,
    \mulData_reg[1][8]_0 ,
    \mulData_reg[6][7]_0 );
  output m_axis_tvalid;
  output [7:0]m_axis_tdata;
  input gauss_tvalid;
  input s_axi_aclk;
  input [7:0]D;
  input [7:0]\mulData_reg[2][7]_0 ;
  input [7:0]\mulData_reg[8][7]_0 ;
  input [7:0]\mulData_reg[7][8]_0 ;
  input [7:0]\mulData_reg[5][8]_0 ;
  input [7:0]\mulData_reg[4][9]_0 ;
  input [7:0]\mulData_reg[3][8]_0 ;
  input [7:0]\mulData_reg[1][8]_0 ;
  input [7:0]\mulData_reg[6][7]_0 ;

  wire \ARG_inferred__0/i___0_carry__0_n_0 ;
  wire \ARG_inferred__0/i___0_carry__0_n_1 ;
  wire \ARG_inferred__0/i___0_carry__0_n_2 ;
  wire \ARG_inferred__0/i___0_carry__0_n_3 ;
  wire \ARG_inferred__0/i___0_carry__0_n_4 ;
  wire \ARG_inferred__0/i___0_carry__0_n_5 ;
  wire \ARG_inferred__0/i___0_carry__0_n_6 ;
  wire \ARG_inferred__0/i___0_carry__0_n_7 ;
  wire \ARG_inferred__0/i___0_carry__1_n_1 ;
  wire \ARG_inferred__0/i___0_carry__1_n_2 ;
  wire \ARG_inferred__0/i___0_carry__1_n_3 ;
  wire \ARG_inferred__0/i___0_carry__1_n_4 ;
  wire \ARG_inferred__0/i___0_carry__1_n_5 ;
  wire \ARG_inferred__0/i___0_carry__1_n_6 ;
  wire \ARG_inferred__0/i___0_carry__1_n_7 ;
  wire \ARG_inferred__0/i___0_carry_n_0 ;
  wire \ARG_inferred__0/i___0_carry_n_1 ;
  wire \ARG_inferred__0/i___0_carry_n_2 ;
  wire \ARG_inferred__0/i___0_carry_n_3 ;
  wire \ARG_inferred__0/i___0_carry_n_4 ;
  wire \ARG_inferred__0/i___0_carry_n_5 ;
  wire \ARG_inferred__0/i___0_carry_n_6 ;
  wire \ARG_inferred__0/i___0_carry_n_7 ;
  wire \ARG_inferred__1/i___0_carry__0_n_0 ;
  wire \ARG_inferred__1/i___0_carry__0_n_1 ;
  wire \ARG_inferred__1/i___0_carry__0_n_2 ;
  wire \ARG_inferred__1/i___0_carry__0_n_3 ;
  wire \ARG_inferred__1/i___0_carry__1_n_1 ;
  wire \ARG_inferred__1/i___0_carry__1_n_2 ;
  wire \ARG_inferred__1/i___0_carry__1_n_3 ;
  wire \ARG_inferred__1/i___0_carry_n_0 ;
  wire \ARG_inferred__1/i___0_carry_n_1 ;
  wire \ARG_inferred__1/i___0_carry_n_2 ;
  wire \ARG_inferred__1/i___0_carry_n_3 ;
  wire [10:2]C__1;
  wire [7:0]D;
  wire [7:0]SHIFT_RIGHT;
  wire gauss_tvalid;
  wire i___0_carry__0_i_1__0_n_0;
  wire i___0_carry__0_i_1_n_0;
  wire i___0_carry__0_i_2__0_n_0;
  wire i___0_carry__0_i_2_n_0;
  wire i___0_carry__0_i_3__0_n_0;
  wire i___0_carry__0_i_3_n_0;
  wire i___0_carry__0_i_4__0_n_0;
  wire i___0_carry__0_i_4_n_0;
  wire i___0_carry__0_i_5__0_n_0;
  wire i___0_carry__0_i_5_n_0;
  wire i___0_carry__0_i_6__0_n_0;
  wire i___0_carry__0_i_6_n_0;
  wire i___0_carry__0_i_7__0_n_0;
  wire i___0_carry__0_i_7_n_0;
  wire i___0_carry__0_i_8__0_n_0;
  wire i___0_carry__0_i_8_n_0;
  wire i___0_carry__1_i_10_n_3;
  wire i___0_carry__1_i_11_n_0;
  wire i___0_carry__1_i_11_n_1;
  wire i___0_carry__1_i_11_n_2;
  wire i___0_carry__1_i_11_n_3;
  wire i___0_carry__1_i_11_n_4;
  wire i___0_carry__1_i_11_n_5;
  wire i___0_carry__1_i_11_n_6;
  wire i___0_carry__1_i_11_n_7;
  wire i___0_carry__1_i_12_n_0;
  wire i___0_carry__1_i_13_n_0;
  wire i___0_carry__1_i_14_n_0;
  wire i___0_carry__1_i_15_n_0;
  wire i___0_carry__1_i_16_n_0;
  wire i___0_carry__1_i_16_n_1;
  wire i___0_carry__1_i_16_n_2;
  wire i___0_carry__1_i_16_n_3;
  wire i___0_carry__1_i_16_n_4;
  wire i___0_carry__1_i_16_n_5;
  wire i___0_carry__1_i_16_n_6;
  wire i___0_carry__1_i_17_n_0;
  wire i___0_carry__1_i_18_n_0;
  wire i___0_carry__1_i_19_n_0;
  wire i___0_carry__1_i_1__0_n_0;
  wire i___0_carry__1_i_1_n_0;
  wire i___0_carry__1_i_1_n_1;
  wire i___0_carry__1_i_1_n_2;
  wire i___0_carry__1_i_1_n_3;
  wire i___0_carry__1_i_1_n_4;
  wire i___0_carry__1_i_1_n_5;
  wire i___0_carry__1_i_1_n_6;
  wire i___0_carry__1_i_1_n_7;
  wire i___0_carry__1_i_20_n_0;
  wire i___0_carry__1_i_21_n_0;
  wire i___0_carry__1_i_22_n_0;
  wire i___0_carry__1_i_23_n_0;
  wire i___0_carry__1_i_24_n_0;
  wire i___0_carry__1_i_25_n_3;
  wire i___0_carry__1_i_26_n_0;
  wire i___0_carry__1_i_26_n_1;
  wire i___0_carry__1_i_26_n_2;
  wire i___0_carry__1_i_26_n_3;
  wire i___0_carry__1_i_26_n_4;
  wire i___0_carry__1_i_26_n_5;
  wire i___0_carry__1_i_26_n_6;
  wire i___0_carry__1_i_26_n_7;
  wire i___0_carry__1_i_27_n_0;
  wire i___0_carry__1_i_28_n_0;
  wire i___0_carry__1_i_29_n_0;
  wire i___0_carry__1_i_2_n_2;
  wire i___0_carry__1_i_2_n_3;
  wire i___0_carry__1_i_2_n_5;
  wire i___0_carry__1_i_2_n_6;
  wire i___0_carry__1_i_2_n_7;
  wire i___0_carry__1_i_30_n_0;
  wire i___0_carry__1_i_3_n_0;
  wire i___0_carry__1_i_4_n_0;
  wire i___0_carry__1_i_5_n_0;
  wire i___0_carry__1_i_6_n_0;
  wire i___0_carry__1_i_7_n_0;
  wire i___0_carry__1_i_8_n_1;
  wire i___0_carry__1_i_8_n_3;
  wire i___0_carry__1_i_9_n_0;
  wire i___0_carry__1_i_9_n_1;
  wire i___0_carry__1_i_9_n_2;
  wire i___0_carry__1_i_9_n_3;
  wire i___0_carry_i_10_n_0;
  wire i___0_carry_i_11_n_0;
  wire i___0_carry_i_12_n_0;
  wire i___0_carry_i_13_n_0;
  wire i___0_carry_i_14_n_0;
  wire i___0_carry_i_14_n_1;
  wire i___0_carry_i_14_n_2;
  wire i___0_carry_i_14_n_3;
  wire i___0_carry_i_15_n_0;
  wire i___0_carry_i_16_n_0;
  wire i___0_carry_i_17_n_0;
  wire i___0_carry_i_18_n_0;
  wire i___0_carry_i_19_n_0;
  wire i___0_carry_i_19_n_1;
  wire i___0_carry_i_19_n_2;
  wire i___0_carry_i_19_n_3;
  wire i___0_carry_i_19_n_4;
  wire i___0_carry_i_19_n_5;
  wire i___0_carry_i_19_n_6;
  wire i___0_carry_i_1__0_n_0;
  wire i___0_carry_i_1_n_0;
  wire i___0_carry_i_20_n_0;
  wire i___0_carry_i_21_n_0;
  wire i___0_carry_i_22_n_0;
  wire i___0_carry_i_23_n_0;
  wire i___0_carry_i_2__0_n_0;
  wire i___0_carry_i_2_n_0;
  wire i___0_carry_i_3__0_n_0;
  wire i___0_carry_i_3_n_0;
  wire i___0_carry_i_4__0_n_0;
  wire i___0_carry_i_4_n_0;
  wire i___0_carry_i_5__0_n_0;
  wire i___0_carry_i_5_n_0;
  wire i___0_carry_i_6__0_n_0;
  wire i___0_carry_i_6_n_0;
  wire i___0_carry_i_7__0_n_0;
  wire i___0_carry_i_7_n_0;
  wire i___0_carry_i_8_n_0;
  wire i___0_carry_i_8_n_1;
  wire i___0_carry_i_8_n_2;
  wire i___0_carry_i_8_n_3;
  wire i___0_carry_i_8_n_4;
  wire i___0_carry_i_8_n_5;
  wire i___0_carry_i_8_n_6;
  wire i___0_carry_i_9_n_0;
  wire [7:0]m_axis_tdata;
  wire m_axis_tvalid;
  wire mulDataValid;
  wire [7:0]\mulData_reg[1][8]_0 ;
  wire [7:0]\mulData_reg[2][7]_0 ;
  wire [7:0]\mulData_reg[3][8]_0 ;
  wire [7:0]\mulData_reg[4][9]_0 ;
  wire [7:0]\mulData_reg[5][8]_0 ;
  wire [7:0]\mulData_reg[6][7]_0 ;
  wire [7:0]\mulData_reg[7][8]_0 ;
  wire [7:0]\mulData_reg[8][7]_0 ;
  wire \mulData_reg_n_0_[0][0] ;
  wire \mulData_reg_n_0_[0][1] ;
  wire \mulData_reg_n_0_[0][2] ;
  wire \mulData_reg_n_0_[0][3] ;
  wire \mulData_reg_n_0_[0][4] ;
  wire \mulData_reg_n_0_[0][5] ;
  wire \mulData_reg_n_0_[0][6] ;
  wire \mulData_reg_n_0_[0][7] ;
  wire \mulData_reg_n_0_[1][1] ;
  wire \mulData_reg_n_0_[1][2] ;
  wire \mulData_reg_n_0_[1][3] ;
  wire \mulData_reg_n_0_[1][4] ;
  wire \mulData_reg_n_0_[1][5] ;
  wire \mulData_reg_n_0_[1][6] ;
  wire \mulData_reg_n_0_[1][7] ;
  wire \mulData_reg_n_0_[1][8] ;
  wire \mulData_reg_n_0_[2][0] ;
  wire \mulData_reg_n_0_[2][1] ;
  wire \mulData_reg_n_0_[2][2] ;
  wire \mulData_reg_n_0_[2][3] ;
  wire \mulData_reg_n_0_[2][4] ;
  wire \mulData_reg_n_0_[2][5] ;
  wire \mulData_reg_n_0_[2][6] ;
  wire \mulData_reg_n_0_[2][7] ;
  wire \mulData_reg_n_0_[3][1] ;
  wire \mulData_reg_n_0_[3][2] ;
  wire \mulData_reg_n_0_[3][3] ;
  wire \mulData_reg_n_0_[3][4] ;
  wire \mulData_reg_n_0_[3][5] ;
  wire \mulData_reg_n_0_[3][6] ;
  wire \mulData_reg_n_0_[3][7] ;
  wire \mulData_reg_n_0_[3][8] ;
  wire \mulData_reg_n_0_[4][2] ;
  wire \mulData_reg_n_0_[4][3] ;
  wire \mulData_reg_n_0_[4][4] ;
  wire \mulData_reg_n_0_[4][5] ;
  wire \mulData_reg_n_0_[4][6] ;
  wire \mulData_reg_n_0_[4][7] ;
  wire \mulData_reg_n_0_[4][8] ;
  wire \mulData_reg_n_0_[4][9] ;
  wire \mulData_reg_n_0_[5][1] ;
  wire \mulData_reg_n_0_[5][2] ;
  wire \mulData_reg_n_0_[5][3] ;
  wire \mulData_reg_n_0_[5][4] ;
  wire \mulData_reg_n_0_[5][5] ;
  wire \mulData_reg_n_0_[5][6] ;
  wire \mulData_reg_n_0_[5][7] ;
  wire \mulData_reg_n_0_[5][8] ;
  wire \mulData_reg_n_0_[6][0] ;
  wire \mulData_reg_n_0_[6][1] ;
  wire \mulData_reg_n_0_[6][2] ;
  wire \mulData_reg_n_0_[6][3] ;
  wire \mulData_reg_n_0_[6][4] ;
  wire \mulData_reg_n_0_[6][5] ;
  wire \mulData_reg_n_0_[6][6] ;
  wire \mulData_reg_n_0_[6][7] ;
  wire \mulData_reg_n_0_[7][1] ;
  wire \mulData_reg_n_0_[7][2] ;
  wire \mulData_reg_n_0_[7][3] ;
  wire \mulData_reg_n_0_[7][4] ;
  wire \mulData_reg_n_0_[7][5] ;
  wire \mulData_reg_n_0_[7][6] ;
  wire \mulData_reg_n_0_[7][7] ;
  wire \mulData_reg_n_0_[7][8] ;
  wire \mulData_reg_n_0_[8][0] ;
  wire \mulData_reg_n_0_[8][1] ;
  wire \mulData_reg_n_0_[8][2] ;
  wire \mulData_reg_n_0_[8][3] ;
  wire \mulData_reg_n_0_[8][4] ;
  wire \mulData_reg_n_0_[8][5] ;
  wire \mulData_reg_n_0_[8][6] ;
  wire \mulData_reg_n_0_[8][7] ;
  wire s_axi_aclk;
  wire [3:3]\NLW_ARG_inferred__0/i___0_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ARG_inferred__1/i___0_carry_O_UNCONNECTED ;
  wire [3:3]\NLW_ARG_inferred__1/i___0_carry__1_CO_UNCONNECTED ;
  wire [3:1]NLW_i___0_carry__1_i_10_CO_UNCONNECTED;
  wire [3:0]NLW_i___0_carry__1_i_10_O_UNCONNECTED;
  wire [0:0]NLW_i___0_carry__1_i_16_O_UNCONNECTED;
  wire [3:2]NLW_i___0_carry__1_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_i___0_carry__1_i_2_O_UNCONNECTED;
  wire [3:1]NLW_i___0_carry__1_i_25_CO_UNCONNECTED;
  wire [3:0]NLW_i___0_carry__1_i_25_O_UNCONNECTED;
  wire [3:1]NLW_i___0_carry__1_i_8_CO_UNCONNECTED;
  wire [3:2]NLW_i___0_carry__1_i_8_O_UNCONNECTED;
  wire [0:0]NLW_i___0_carry_i_14_O_UNCONNECTED;
  wire [0:0]NLW_i___0_carry_i_19_O_UNCONNECTED;
  wire [0:0]NLW_i___0_carry_i_8_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ARG_inferred__0/i___0_carry 
       (.CI(1'b0),
        .CO({\ARG_inferred__0/i___0_carry_n_0 ,\ARG_inferred__0/i___0_carry_n_1 ,\ARG_inferred__0/i___0_carry_n_2 ,\ARG_inferred__0/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1_n_0,i___0_carry_i_2_n_0,i___0_carry_i_3_n_0,1'b0}),
        .O({\ARG_inferred__0/i___0_carry_n_4 ,\ARG_inferred__0/i___0_carry_n_5 ,\ARG_inferred__0/i___0_carry_n_6 ,\ARG_inferred__0/i___0_carry_n_7 }),
        .S({i___0_carry_i_4_n_0,i___0_carry_i_5_n_0,i___0_carry_i_6_n_0,i___0_carry_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ARG_inferred__0/i___0_carry__0 
       (.CI(\ARG_inferred__0/i___0_carry_n_0 ),
        .CO({\ARG_inferred__0/i___0_carry__0_n_0 ,\ARG_inferred__0/i___0_carry__0_n_1 ,\ARG_inferred__0/i___0_carry__0_n_2 ,\ARG_inferred__0/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1_n_0,i___0_carry__0_i_2_n_0,i___0_carry__0_i_3_n_0,i___0_carry__0_i_4_n_0}),
        .O({\ARG_inferred__0/i___0_carry__0_n_4 ,\ARG_inferred__0/i___0_carry__0_n_5 ,\ARG_inferred__0/i___0_carry__0_n_6 ,\ARG_inferred__0/i___0_carry__0_n_7 }),
        .S({i___0_carry__0_i_5_n_0,i___0_carry__0_i_6_n_0,i___0_carry__0_i_7_n_0,i___0_carry__0_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ARG_inferred__0/i___0_carry__1 
       (.CI(\ARG_inferred__0/i___0_carry__0_n_0 ),
        .CO({\NLW_ARG_inferred__0/i___0_carry__1_CO_UNCONNECTED [3],\ARG_inferred__0/i___0_carry__1_n_1 ,\ARG_inferred__0/i___0_carry__1_n_2 ,\ARG_inferred__0/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i___0_carry__1_i_1_n_4}),
        .O({\ARG_inferred__0/i___0_carry__1_n_4 ,\ARG_inferred__0/i___0_carry__1_n_5 ,\ARG_inferred__0/i___0_carry__1_n_6 ,\ARG_inferred__0/i___0_carry__1_n_7 }),
        .S({i___0_carry__1_i_2_n_5,i___0_carry__1_i_2_n_6,i___0_carry__1_i_2_n_7,i___0_carry__1_i_3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ARG_inferred__1/i___0_carry 
       (.CI(1'b0),
        .CO({\ARG_inferred__1/i___0_carry_n_0 ,\ARG_inferred__1/i___0_carry_n_1 ,\ARG_inferred__1/i___0_carry_n_2 ,\ARG_inferred__1/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1__0_n_0,i___0_carry_i_2__0_n_0,i___0_carry_i_3__0_n_0,1'b0}),
        .O(\NLW_ARG_inferred__1/i___0_carry_O_UNCONNECTED [3:0]),
        .S({i___0_carry_i_4__0_n_0,i___0_carry_i_5__0_n_0,i___0_carry_i_6__0_n_0,i___0_carry_i_7__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ARG_inferred__1/i___0_carry__0 
       (.CI(\ARG_inferred__1/i___0_carry_n_0 ),
        .CO({\ARG_inferred__1/i___0_carry__0_n_0 ,\ARG_inferred__1/i___0_carry__0_n_1 ,\ARG_inferred__1/i___0_carry__0_n_2 ,\ARG_inferred__1/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1__0_n_0,i___0_carry__0_i_2__0_n_0,i___0_carry__0_i_3__0_n_0,i___0_carry__0_i_4__0_n_0}),
        .O(SHIFT_RIGHT[3:0]),
        .S({i___0_carry__0_i_5__0_n_0,i___0_carry__0_i_6__0_n_0,i___0_carry__0_i_7__0_n_0,i___0_carry__0_i_8__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ARG_inferred__1/i___0_carry__1 
       (.CI(\ARG_inferred__1/i___0_carry__0_n_0 ),
        .CO({\NLW_ARG_inferred__1/i___0_carry__1_CO_UNCONNECTED [3],\ARG_inferred__1/i___0_carry__1_n_1 ,\ARG_inferred__1/i___0_carry__1_n_2 ,\ARG_inferred__1/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ARG_inferred__0/i___0_carry__1_n_7 }),
        .O(SHIFT_RIGHT[7:4]),
        .S({\ARG_inferred__0/i___0_carry__1_n_4 ,\ARG_inferred__0/i___0_carry__1_n_5 ,\ARG_inferred__0/i___0_carry__1_n_6 ,i___0_carry__1_i_1__0_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_1
       (.I0(\mulData_reg_n_0_[8][6] ),
        .I1(i___0_carry__1_i_1_n_6),
        .I2(\mulData_reg_n_0_[0][6] ),
        .O(i___0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_1__0
       (.I0(\mulData_reg_n_0_[2][6] ),
        .I1(\ARG_inferred__0/i___0_carry__0_n_5 ),
        .I2(\mulData_reg_n_0_[6][6] ),
        .O(i___0_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_2
       (.I0(\mulData_reg_n_0_[8][5] ),
        .I1(i___0_carry__1_i_1_n_7),
        .I2(\mulData_reg_n_0_[0][5] ),
        .O(i___0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_2__0
       (.I0(\mulData_reg_n_0_[2][5] ),
        .I1(\ARG_inferred__0/i___0_carry__0_n_6 ),
        .I2(\mulData_reg_n_0_[6][5] ),
        .O(i___0_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_3
       (.I0(\mulData_reg_n_0_[8][4] ),
        .I1(i___0_carry_i_8_n_4),
        .I2(\mulData_reg_n_0_[0][4] ),
        .O(i___0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_3__0
       (.I0(\mulData_reg_n_0_[2][4] ),
        .I1(\ARG_inferred__0/i___0_carry__0_n_7 ),
        .I2(\mulData_reg_n_0_[6][4] ),
        .O(i___0_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_4
       (.I0(\mulData_reg_n_0_[8][3] ),
        .I1(i___0_carry_i_8_n_5),
        .I2(\mulData_reg_n_0_[0][3] ),
        .O(i___0_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_4__0
       (.I0(\mulData_reg_n_0_[2][3] ),
        .I1(\ARG_inferred__0/i___0_carry_n_4 ),
        .I2(\mulData_reg_n_0_[6][3] ),
        .O(i___0_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_5
       (.I0(i___0_carry__0_i_1_n_0),
        .I1(i___0_carry__1_i_1_n_5),
        .I2(\mulData_reg_n_0_[8][7] ),
        .I3(\mulData_reg_n_0_[0][7] ),
        .O(i___0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_5__0
       (.I0(i___0_carry__0_i_1__0_n_0),
        .I1(\ARG_inferred__0/i___0_carry__0_n_4 ),
        .I2(\mulData_reg_n_0_[2][7] ),
        .I3(\mulData_reg_n_0_[6][7] ),
        .O(i___0_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_6
       (.I0(\mulData_reg_n_0_[8][6] ),
        .I1(i___0_carry__1_i_1_n_6),
        .I2(\mulData_reg_n_0_[0][6] ),
        .I3(i___0_carry__0_i_2_n_0),
        .O(i___0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_6__0
       (.I0(\mulData_reg_n_0_[2][6] ),
        .I1(\ARG_inferred__0/i___0_carry__0_n_5 ),
        .I2(\mulData_reg_n_0_[6][6] ),
        .I3(i___0_carry__0_i_2__0_n_0),
        .O(i___0_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_7
       (.I0(\mulData_reg_n_0_[8][5] ),
        .I1(i___0_carry__1_i_1_n_7),
        .I2(\mulData_reg_n_0_[0][5] ),
        .I3(i___0_carry__0_i_3_n_0),
        .O(i___0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_7__0
       (.I0(\mulData_reg_n_0_[2][5] ),
        .I1(\ARG_inferred__0/i___0_carry__0_n_6 ),
        .I2(\mulData_reg_n_0_[6][5] ),
        .I3(i___0_carry__0_i_3__0_n_0),
        .O(i___0_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_8
       (.I0(\mulData_reg_n_0_[8][4] ),
        .I1(i___0_carry_i_8_n_4),
        .I2(\mulData_reg_n_0_[0][4] ),
        .I3(i___0_carry__0_i_4_n_0),
        .O(i___0_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_8__0
       (.I0(\mulData_reg_n_0_[2][4] ),
        .I1(\ARG_inferred__0/i___0_carry__0_n_7 ),
        .I2(\mulData_reg_n_0_[6][4] ),
        .I3(i___0_carry__0_i_4__0_n_0),
        .O(i___0_carry__0_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i___0_carry__1_i_1
       (.CI(i___0_carry_i_8_n_0),
        .CO({i___0_carry__1_i_1_n_0,i___0_carry__1_i_1_n_1,i___0_carry__1_i_1_n_2,i___0_carry__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData_reg_n_0_[1][8] ,\mulData_reg_n_0_[1][7] ,\mulData_reg_n_0_[1][6] ,\mulData_reg_n_0_[1][5] }),
        .O({i___0_carry__1_i_1_n_4,i___0_carry__1_i_1_n_5,i___0_carry__1_i_1_n_6,i___0_carry__1_i_1_n_7}),
        .S({i___0_carry__1_i_4_n_0,i___0_carry__1_i_5_n_0,i___0_carry__1_i_6_n_0,i___0_carry__1_i_7_n_0}));
  CARRY4 i___0_carry__1_i_10
       (.CI(i___0_carry__1_i_11_n_0),
        .CO({NLW_i___0_carry__1_i_10_CO_UNCONNECTED[3:1],i___0_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i___0_carry__1_i_10_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i___0_carry__1_i_11
       (.CI(i___0_carry__1_i_16_n_0),
        .CO({i___0_carry__1_i_11_n_0,i___0_carry__1_i_11_n_1,i___0_carry__1_i_11_n_2,i___0_carry__1_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData_reg_n_0_[4][9] ,\mulData_reg_n_0_[4][8] ,\mulData_reg_n_0_[4][7] ,\mulData_reg_n_0_[4][6] }),
        .O({i___0_carry__1_i_11_n_4,i___0_carry__1_i_11_n_5,i___0_carry__1_i_11_n_6,i___0_carry__1_i_11_n_7}),
        .S({i___0_carry__1_i_17_n_0,i___0_carry__1_i_18_n_0,i___0_carry__1_i_19_n_0,i___0_carry__1_i_20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_12
       (.I0(\mulData_reg_n_0_[3][8] ),
        .I1(i___0_carry__1_i_11_n_5),
        .O(i___0_carry__1_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_13
       (.I0(\mulData_reg_n_0_[3][7] ),
        .I1(i___0_carry__1_i_11_n_6),
        .O(i___0_carry__1_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_14
       (.I0(\mulData_reg_n_0_[3][6] ),
        .I1(i___0_carry__1_i_11_n_7),
        .O(i___0_carry__1_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_15
       (.I0(\mulData_reg_n_0_[3][5] ),
        .I1(i___0_carry__1_i_16_n_4),
        .O(i___0_carry__1_i_15_n_0));
  CARRY4 i___0_carry__1_i_16
       (.CI(1'b0),
        .CO({i___0_carry__1_i_16_n_0,i___0_carry__1_i_16_n_1,i___0_carry__1_i_16_n_2,i___0_carry__1_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData_reg_n_0_[4][5] ,\mulData_reg_n_0_[4][4] ,\mulData_reg_n_0_[4][3] ,\mulData_reg_n_0_[4][2] }),
        .O({i___0_carry__1_i_16_n_4,i___0_carry__1_i_16_n_5,i___0_carry__1_i_16_n_6,NLW_i___0_carry__1_i_16_O_UNCONNECTED[0]}),
        .S({i___0_carry__1_i_21_n_0,i___0_carry__1_i_22_n_0,i___0_carry__1_i_23_n_0,i___0_carry__1_i_24_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_17
       (.I0(\mulData_reg_n_0_[4][9] ),
        .I1(i___0_carry__1_i_25_n_3),
        .O(i___0_carry__1_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_18
       (.I0(\mulData_reg_n_0_[4][8] ),
        .I1(i___0_carry__1_i_26_n_4),
        .O(i___0_carry__1_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_19
       (.I0(\mulData_reg_n_0_[4][7] ),
        .I1(i___0_carry__1_i_26_n_5),
        .O(i___0_carry__1_i_19_n_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___0_carry__1_i_1__0
       (.I0(\mulData_reg_n_0_[6][7] ),
        .I1(\ARG_inferred__0/i___0_carry__0_n_4 ),
        .I2(\mulData_reg_n_0_[2][7] ),
        .I3(\ARG_inferred__0/i___0_carry__1_n_7 ),
        .O(i___0_carry__1_i_1__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i___0_carry__1_i_2
       (.CI(i___0_carry__1_i_1_n_0),
        .CO({NLW_i___0_carry__1_i_2_CO_UNCONNECTED[3:2],i___0_carry__1_i_2_n_2,i___0_carry__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i___0_carry__1_i_2_O_UNCONNECTED[3],i___0_carry__1_i_2_n_5,i___0_carry__1_i_2_n_6,i___0_carry__1_i_2_n_7}),
        .S({1'b0,i___0_carry__1_i_8_n_1,C__1[10:9]}));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_20
       (.I0(\mulData_reg_n_0_[4][6] ),
        .I1(i___0_carry__1_i_26_n_6),
        .O(i___0_carry__1_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_21
       (.I0(\mulData_reg_n_0_[4][5] ),
        .I1(i___0_carry__1_i_26_n_7),
        .O(i___0_carry__1_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_22
       (.I0(\mulData_reg_n_0_[4][4] ),
        .I1(i___0_carry_i_19_n_4),
        .O(i___0_carry__1_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_23
       (.I0(\mulData_reg_n_0_[4][3] ),
        .I1(i___0_carry_i_19_n_5),
        .O(i___0_carry__1_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_24
       (.I0(\mulData_reg_n_0_[4][2] ),
        .I1(i___0_carry_i_19_n_6),
        .O(i___0_carry__1_i_24_n_0));
  CARRY4 i___0_carry__1_i_25
       (.CI(i___0_carry__1_i_26_n_0),
        .CO({NLW_i___0_carry__1_i_25_CO_UNCONNECTED[3:1],i___0_carry__1_i_25_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i___0_carry__1_i_25_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i___0_carry__1_i_26
       (.CI(i___0_carry_i_19_n_0),
        .CO({i___0_carry__1_i_26_n_0,i___0_carry__1_i_26_n_1,i___0_carry__1_i_26_n_2,i___0_carry__1_i_26_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData_reg_n_0_[5][8] ,\mulData_reg_n_0_[5][7] ,\mulData_reg_n_0_[5][6] ,\mulData_reg_n_0_[5][5] }),
        .O({i___0_carry__1_i_26_n_4,i___0_carry__1_i_26_n_5,i___0_carry__1_i_26_n_6,i___0_carry__1_i_26_n_7}),
        .S({i___0_carry__1_i_27_n_0,i___0_carry__1_i_28_n_0,i___0_carry__1_i_29_n_0,i___0_carry__1_i_30_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_27
       (.I0(\mulData_reg_n_0_[5][8] ),
        .I1(\mulData_reg_n_0_[7][8] ),
        .O(i___0_carry__1_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_28
       (.I0(\mulData_reg_n_0_[5][7] ),
        .I1(\mulData_reg_n_0_[7][7] ),
        .O(i___0_carry__1_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_29
       (.I0(\mulData_reg_n_0_[5][6] ),
        .I1(\mulData_reg_n_0_[7][6] ),
        .O(i___0_carry__1_i_29_n_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___0_carry__1_i_3
       (.I0(\mulData_reg_n_0_[0][7] ),
        .I1(i___0_carry__1_i_1_n_5),
        .I2(\mulData_reg_n_0_[8][7] ),
        .I3(i___0_carry__1_i_1_n_4),
        .O(i___0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_30
       (.I0(\mulData_reg_n_0_[5][5] ),
        .I1(\mulData_reg_n_0_[7][5] ),
        .O(i___0_carry__1_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_4
       (.I0(\mulData_reg_n_0_[1][8] ),
        .I1(C__1[8]),
        .O(i___0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_5
       (.I0(\mulData_reg_n_0_[1][7] ),
        .I1(C__1[7]),
        .O(i___0_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_6
       (.I0(\mulData_reg_n_0_[1][6] ),
        .I1(C__1[6]),
        .O(i___0_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_7
       (.I0(\mulData_reg_n_0_[1][5] ),
        .I1(C__1[5]),
        .O(i___0_carry__1_i_7_n_0));
  CARRY4 i___0_carry__1_i_8
       (.CI(i___0_carry__1_i_9_n_0),
        .CO({NLW_i___0_carry__1_i_8_CO_UNCONNECTED[3],i___0_carry__1_i_8_n_1,NLW_i___0_carry__1_i_8_CO_UNCONNECTED[1],i___0_carry__1_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i___0_carry__1_i_8_O_UNCONNECTED[3:2],C__1[10:9]}),
        .S({1'b0,1'b1,i___0_carry__1_i_10_n_3,i___0_carry__1_i_11_n_4}));
  CARRY4 i___0_carry__1_i_9
       (.CI(i___0_carry_i_14_n_0),
        .CO({i___0_carry__1_i_9_n_0,i___0_carry__1_i_9_n_1,i___0_carry__1_i_9_n_2,i___0_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData_reg_n_0_[3][8] ,\mulData_reg_n_0_[3][7] ,\mulData_reg_n_0_[3][6] ,\mulData_reg_n_0_[3][5] }),
        .O(C__1[8:5]),
        .S({i___0_carry__1_i_12_n_0,i___0_carry__1_i_13_n_0,i___0_carry__1_i_14_n_0,i___0_carry__1_i_15_n_0}));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_1
       (.I0(\mulData_reg_n_0_[8][2] ),
        .I1(i___0_carry_i_8_n_6),
        .I2(\mulData_reg_n_0_[0][2] ),
        .O(i___0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_10
       (.I0(\mulData_reg_n_0_[1][4] ),
        .I1(C__1[4]),
        .O(i___0_carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_11
       (.I0(\mulData_reg_n_0_[1][3] ),
        .I1(C__1[3]),
        .O(i___0_carry_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_12
       (.I0(\mulData_reg_n_0_[1][2] ),
        .I1(C__1[2]),
        .O(i___0_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_13
       (.I0(\mulData_reg_n_0_[1][1] ),
        .I1(\mulData_reg_n_0_[5][1] ),
        .I2(\mulData_reg_n_0_[7][1] ),
        .I3(\mulData_reg_n_0_[3][1] ),
        .O(i___0_carry_i_13_n_0));
  CARRY4 i___0_carry_i_14
       (.CI(1'b0),
        .CO({i___0_carry_i_14_n_0,i___0_carry_i_14_n_1,i___0_carry_i_14_n_2,i___0_carry_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData_reg_n_0_[3][4] ,\mulData_reg_n_0_[3][3] ,\mulData_reg_n_0_[3][2] ,\mulData_reg_n_0_[3][1] }),
        .O({C__1[4:2],NLW_i___0_carry_i_14_O_UNCONNECTED[0]}),
        .S({i___0_carry_i_15_n_0,i___0_carry_i_16_n_0,i___0_carry_i_17_n_0,i___0_carry_i_18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_15
       (.I0(\mulData_reg_n_0_[3][4] ),
        .I1(i___0_carry__1_i_16_n_5),
        .O(i___0_carry_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_16
       (.I0(\mulData_reg_n_0_[3][3] ),
        .I1(i___0_carry__1_i_16_n_6),
        .O(i___0_carry_i_16_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry_i_17
       (.I0(\mulData_reg_n_0_[3][2] ),
        .I1(i___0_carry_i_19_n_6),
        .I2(\mulData_reg_n_0_[4][2] ),
        .O(i___0_carry_i_17_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry_i_18
       (.I0(\mulData_reg_n_0_[3][1] ),
        .I1(\mulData_reg_n_0_[7][1] ),
        .I2(\mulData_reg_n_0_[5][1] ),
        .O(i___0_carry_i_18_n_0));
  CARRY4 i___0_carry_i_19
       (.CI(1'b0),
        .CO({i___0_carry_i_19_n_0,i___0_carry_i_19_n_1,i___0_carry_i_19_n_2,i___0_carry_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData_reg_n_0_[5][4] ,\mulData_reg_n_0_[5][3] ,\mulData_reg_n_0_[5][2] ,\mulData_reg_n_0_[5][1] }),
        .O({i___0_carry_i_19_n_4,i___0_carry_i_19_n_5,i___0_carry_i_19_n_6,NLW_i___0_carry_i_19_O_UNCONNECTED[0]}),
        .S({i___0_carry_i_20_n_0,i___0_carry_i_21_n_0,i___0_carry_i_22_n_0,i___0_carry_i_23_n_0}));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_1__0
       (.I0(\mulData_reg_n_0_[2][2] ),
        .I1(\ARG_inferred__0/i___0_carry_n_5 ),
        .I2(\mulData_reg_n_0_[6][2] ),
        .O(i___0_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    i___0_carry_i_2
       (.I0(\mulData_reg_n_0_[8][1] ),
        .I1(\mulData_reg_n_0_[3][1] ),
        .I2(\mulData_reg_n_0_[7][1] ),
        .I3(\mulData_reg_n_0_[5][1] ),
        .I4(\mulData_reg_n_0_[1][1] ),
        .I5(\mulData_reg_n_0_[0][1] ),
        .O(i___0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_20
       (.I0(\mulData_reg_n_0_[5][4] ),
        .I1(\mulData_reg_n_0_[7][4] ),
        .O(i___0_carry_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_21
       (.I0(\mulData_reg_n_0_[5][3] ),
        .I1(\mulData_reg_n_0_[7][3] ),
        .O(i___0_carry_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_22
       (.I0(\mulData_reg_n_0_[5][2] ),
        .I1(\mulData_reg_n_0_[7][2] ),
        .O(i___0_carry_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_23
       (.I0(\mulData_reg_n_0_[5][1] ),
        .I1(\mulData_reg_n_0_[7][1] ),
        .O(i___0_carry_i_23_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_2__0
       (.I0(\mulData_reg_n_0_[2][1] ),
        .I1(\ARG_inferred__0/i___0_carry_n_6 ),
        .I2(\mulData_reg_n_0_[6][1] ),
        .O(i___0_carry_i_2__0_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry_i_3
       (.I0(\mulData_reg_n_0_[8][0] ),
        .I1(\mulData_reg_n_0_[0][0] ),
        .O(i___0_carry_i_3_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_3__0
       (.I0(\mulData_reg_n_0_[2][0] ),
        .I1(\ARG_inferred__0/i___0_carry_n_7 ),
        .I2(\mulData_reg_n_0_[6][0] ),
        .O(i___0_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_4
       (.I0(\mulData_reg_n_0_[8][3] ),
        .I1(i___0_carry_i_8_n_5),
        .I2(\mulData_reg_n_0_[0][3] ),
        .I3(i___0_carry_i_1_n_0),
        .O(i___0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_4__0
       (.I0(\mulData_reg_n_0_[2][3] ),
        .I1(\ARG_inferred__0/i___0_carry_n_4 ),
        .I2(\mulData_reg_n_0_[6][3] ),
        .I3(i___0_carry_i_1__0_n_0),
        .O(i___0_carry_i_4__0_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_5
       (.I0(\mulData_reg_n_0_[8][2] ),
        .I1(i___0_carry_i_8_n_6),
        .I2(\mulData_reg_n_0_[0][2] ),
        .I3(i___0_carry_i_2_n_0),
        .O(i___0_carry_i_5_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_5__0
       (.I0(\mulData_reg_n_0_[2][2] ),
        .I1(\ARG_inferred__0/i___0_carry_n_5 ),
        .I2(\mulData_reg_n_0_[6][2] ),
        .I3(i___0_carry_i_2__0_n_0),
        .O(i___0_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_6
       (.I0(i___0_carry_i_3_n_0),
        .I1(i___0_carry_i_9_n_0),
        .I2(\mulData_reg_n_0_[8][1] ),
        .I3(\mulData_reg_n_0_[0][1] ),
        .O(i___0_carry_i_6_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_6__0
       (.I0(\mulData_reg_n_0_[2][1] ),
        .I1(\ARG_inferred__0/i___0_carry_n_6 ),
        .I2(\mulData_reg_n_0_[6][1] ),
        .I3(i___0_carry_i_3__0_n_0),
        .O(i___0_carry_i_6__0_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_7
       (.I0(\mulData_reg_n_0_[8][0] ),
        .I1(\mulData_reg_n_0_[0][0] ),
        .O(i___0_carry_i_7_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry_i_7__0
       (.I0(\mulData_reg_n_0_[2][0] ),
        .I1(\ARG_inferred__0/i___0_carry_n_7 ),
        .I2(\mulData_reg_n_0_[6][0] ),
        .O(i___0_carry_i_7__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i___0_carry_i_8
       (.CI(1'b0),
        .CO({i___0_carry_i_8_n_0,i___0_carry_i_8_n_1,i___0_carry_i_8_n_2,i___0_carry_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData_reg_n_0_[1][4] ,\mulData_reg_n_0_[1][3] ,\mulData_reg_n_0_[1][2] ,\mulData_reg_n_0_[1][1] }),
        .O({i___0_carry_i_8_n_4,i___0_carry_i_8_n_5,i___0_carry_i_8_n_6,NLW_i___0_carry_i_8_O_UNCONNECTED[0]}),
        .S({i___0_carry_i_10_n_0,i___0_carry_i_11_n_0,i___0_carry_i_12_n_0,i___0_carry_i_13_n_0}));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_9
       (.I0(\mulData_reg_n_0_[1][1] ),
        .I1(\mulData_reg_n_0_[5][1] ),
        .I2(\mulData_reg_n_0_[7][1] ),
        .I3(\mulData_reg_n_0_[3][1] ),
        .O(i___0_carry_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mulDataValid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gauss_tvalid),
        .Q(mulDataValid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[0][0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\mulData_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[0][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\mulData_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[0][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\mulData_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[0][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\mulData_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[0][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\mulData_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[0][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\mulData_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[0][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\mulData_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[0][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\mulData_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[1][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[1][8]_0 [0]),
        .Q(\mulData_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[1][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[1][8]_0 [1]),
        .Q(\mulData_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[1][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[1][8]_0 [2]),
        .Q(\mulData_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[1][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[1][8]_0 [3]),
        .Q(\mulData_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[1][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[1][8]_0 [4]),
        .Q(\mulData_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[1][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[1][8]_0 [5]),
        .Q(\mulData_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[1][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[1][8]_0 [6]),
        .Q(\mulData_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[1][8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[1][8]_0 [7]),
        .Q(\mulData_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[2][0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[2][7]_0 [0]),
        .Q(\mulData_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[2][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[2][7]_0 [1]),
        .Q(\mulData_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[2][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[2][7]_0 [2]),
        .Q(\mulData_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[2][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[2][7]_0 [3]),
        .Q(\mulData_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[2][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[2][7]_0 [4]),
        .Q(\mulData_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[2][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[2][7]_0 [5]),
        .Q(\mulData_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[2][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[2][7]_0 [6]),
        .Q(\mulData_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[2][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[2][7]_0 [7]),
        .Q(\mulData_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[3][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[3][8]_0 [0]),
        .Q(\mulData_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[3][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[3][8]_0 [1]),
        .Q(\mulData_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[3][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[3][8]_0 [2]),
        .Q(\mulData_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[3][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[3][8]_0 [3]),
        .Q(\mulData_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[3][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[3][8]_0 [4]),
        .Q(\mulData_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[3][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[3][8]_0 [5]),
        .Q(\mulData_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[3][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[3][8]_0 [6]),
        .Q(\mulData_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[3][8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[3][8]_0 [7]),
        .Q(\mulData_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[4][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[4][9]_0 [0]),
        .Q(\mulData_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[4][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[4][9]_0 [1]),
        .Q(\mulData_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[4][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[4][9]_0 [2]),
        .Q(\mulData_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[4][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[4][9]_0 [3]),
        .Q(\mulData_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[4][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[4][9]_0 [4]),
        .Q(\mulData_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[4][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[4][9]_0 [5]),
        .Q(\mulData_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[4][8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[4][9]_0 [6]),
        .Q(\mulData_reg_n_0_[4][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[4][9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[4][9]_0 [7]),
        .Q(\mulData_reg_n_0_[4][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[5][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[5][8]_0 [0]),
        .Q(\mulData_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[5][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[5][8]_0 [1]),
        .Q(\mulData_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[5][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[5][8]_0 [2]),
        .Q(\mulData_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[5][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[5][8]_0 [3]),
        .Q(\mulData_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[5][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[5][8]_0 [4]),
        .Q(\mulData_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[5][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[5][8]_0 [5]),
        .Q(\mulData_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[5][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[5][8]_0 [6]),
        .Q(\mulData_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[5][8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[5][8]_0 [7]),
        .Q(\mulData_reg_n_0_[5][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[6][0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[6][7]_0 [0]),
        .Q(\mulData_reg_n_0_[6][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[6][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[6][7]_0 [1]),
        .Q(\mulData_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[6][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[6][7]_0 [2]),
        .Q(\mulData_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[6][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[6][7]_0 [3]),
        .Q(\mulData_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[6][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[6][7]_0 [4]),
        .Q(\mulData_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[6][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[6][7]_0 [5]),
        .Q(\mulData_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[6][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[6][7]_0 [6]),
        .Q(\mulData_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[6][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[6][7]_0 [7]),
        .Q(\mulData_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[7][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[7][8]_0 [0]),
        .Q(\mulData_reg_n_0_[7][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[7][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[7][8]_0 [1]),
        .Q(\mulData_reg_n_0_[7][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[7][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[7][8]_0 [2]),
        .Q(\mulData_reg_n_0_[7][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[7][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[7][8]_0 [3]),
        .Q(\mulData_reg_n_0_[7][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[7][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[7][8]_0 [4]),
        .Q(\mulData_reg_n_0_[7][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[7][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[7][8]_0 [5]),
        .Q(\mulData_reg_n_0_[7][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[7][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[7][8]_0 [6]),
        .Q(\mulData_reg_n_0_[7][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[7][8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[7][8]_0 [7]),
        .Q(\mulData_reg_n_0_[7][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[8][0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[8][7]_0 [0]),
        .Q(\mulData_reg_n_0_[8][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[8][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[8][7]_0 [1]),
        .Q(\mulData_reg_n_0_[8][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[8][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[8][7]_0 [2]),
        .Q(\mulData_reg_n_0_[8][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[8][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[8][7]_0 [3]),
        .Q(\mulData_reg_n_0_[8][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[8][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[8][7]_0 [4]),
        .Q(\mulData_reg_n_0_[8][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[8][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[8][7]_0 [5]),
        .Q(\mulData_reg_n_0_[8][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[8][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[8][7]_0 [6]),
        .Q(\mulData_reg_n_0_[8][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData_reg[8][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData_reg[8][7]_0 [7]),
        .Q(\mulData_reg_n_0_[8][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sumDataValid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mulDataValid),
        .Q(m_axis_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sumData_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SHIFT_RIGHT[0]),
        .Q(m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sumData_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SHIFT_RIGHT[1]),
        .Q(m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sumData_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SHIFT_RIGHT[2]),
        .Q(m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sumData_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SHIFT_RIGHT[3]),
        .Q(m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sumData_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SHIFT_RIGHT[4]),
        .Q(m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sumData_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SHIFT_RIGHT[5]),
        .Q(m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sumData_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SHIFT_RIGHT[6]),
        .Q(m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sumData_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SHIFT_RIGHT[7]),
        .Q(m_axis_tdata[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian_control
   (s_axi_aresetn_0,
    gauss_tvalid,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    \currentRdLineBuffer_reg[1]_2 ,
    \currentRdLineBuffer_reg[1]_3 ,
    \currentRdLineBuffer_reg[1]_4 ,
    \currentRdLineBuffer_reg[1]_5 ,
    D,
    \currentRdLineBuffer_reg[1]_6 ,
    \currentRdLineBuffer_reg[1]_7 ,
    s_axi_aclk,
    \mulData[0][7]_i_11 ,
    out_tvalid,
    s_axi_aresetn);
  output s_axi_aresetn_0;
  output gauss_tvalid;
  output [7:0]\currentRdLineBuffer_reg[1]_0 ;
  output [7:0]\currentRdLineBuffer_reg[1]_1 ;
  output [7:0]\currentRdLineBuffer_reg[1]_2 ;
  output [7:0]\currentRdLineBuffer_reg[1]_3 ;
  output [7:0]\currentRdLineBuffer_reg[1]_4 ;
  output [7:0]\currentRdLineBuffer_reg[1]_5 ;
  output [7:0]D;
  output [7:0]\currentRdLineBuffer_reg[1]_6 ;
  output [7:0]\currentRdLineBuffer_reg[1]_7 ;
  input s_axi_aclk;
  input [7:0]\mulData[0][7]_i_11 ;
  input out_tvalid;
  input s_axi_aresetn;

  wire [7:0]D;
  wire [1:0]currentRdLineBuffer;
  wire currentRdLineBuffer0;
  wire \currentRdLineBuffer[0]_i_1_n_0 ;
  wire \currentRdLineBuffer[0]_i_2_n_0 ;
  wire \currentRdLineBuffer[1]_i_1_n_0 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_0 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_1 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_2 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_3 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_4 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_5 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_6 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_7 ;
  wire [1:0]currentWrLineBuffer;
  wire \currentWrLineBuffer[0]_i_1_n_0 ;
  wire \currentWrLineBuffer[1]_i_1_n_0 ;
  wire \currentWrLineBuffer[1]_i_2_n_0 ;
  wire gauss_tvalid;
  wire lB_1_n_10;
  wire lB_1_n_11;
  wire lB_1_n_12;
  wire lB_1_n_13;
  wire lB_1_n_14;
  wire lB_1_n_15;
  wire lB_1_n_24;
  wire lB_1_n_25;
  wire lB_1_n_26;
  wire lB_1_n_27;
  wire lB_1_n_28;
  wire lB_1_n_29;
  wire lB_1_n_30;
  wire lB_1_n_31;
  wire lB_1_n_40;
  wire lB_1_n_41;
  wire lB_1_n_42;
  wire lB_1_n_43;
  wire lB_1_n_44;
  wire lB_1_n_45;
  wire lB_1_n_46;
  wire lB_1_n_47;
  wire lB_1_n_8;
  wire lB_1_n_9;
  wire lB_2_n_10;
  wire lB_2_n_11;
  wire lB_2_n_12;
  wire lB_2_n_13;
  wire lB_2_n_14;
  wire lB_2_n_15;
  wire lB_2_n_24;
  wire lB_2_n_25;
  wire lB_2_n_26;
  wire lB_2_n_27;
  wire lB_2_n_28;
  wire lB_2_n_29;
  wire lB_2_n_30;
  wire lB_2_n_31;
  wire lB_2_n_40;
  wire lB_2_n_41;
  wire lB_2_n_42;
  wire lB_2_n_43;
  wire lB_2_n_44;
  wire lB_2_n_45;
  wire lB_2_n_46;
  wire lB_2_n_47;
  wire lB_2_n_8;
  wire lB_2_n_9;
  wire lB_3_n_10;
  wire lB_3_n_11;
  wire lB_3_n_12;
  wire lB_3_n_13;
  wire lB_3_n_14;
  wire lB_3_n_15;
  wire lB_3_n_24;
  wire lB_3_n_25;
  wire lB_3_n_26;
  wire lB_3_n_27;
  wire lB_3_n_28;
  wire lB_3_n_29;
  wire lB_3_n_30;
  wire lB_3_n_31;
  wire lB_3_n_40;
  wire lB_3_n_41;
  wire lB_3_n_42;
  wire lB_3_n_43;
  wire lB_3_n_44;
  wire lB_3_n_45;
  wire lB_3_n_46;
  wire lB_3_n_47;
  wire lB_3_n_8;
  wire lB_3_n_9;
  wire [7:0]\mulData[0][7]_i_11 ;
  wire [7:0]out_data0;
  wire [7:0]out_data00_out;
  wire [7:0]out_data02_out;
  wire out_tvalid;
  wire [9:0]pixelCounter;
  wire \pixelCounter[6]_i_2_n_0 ;
  wire \pixelCounter[9]_i_2_n_0 ;
  wire \pixelCounter_reg_n_0_[0] ;
  wire \pixelCounter_reg_n_0_[1] ;
  wire \pixelCounter_reg_n_0_[2] ;
  wire \pixelCounter_reg_n_0_[3] ;
  wire \pixelCounter_reg_n_0_[4] ;
  wire \pixelCounter_reg_n_0_[5] ;
  wire \pixelCounter_reg_n_0_[6] ;
  wire \pixelCounter_reg_n_0_[7] ;
  wire \pixelCounter_reg_n_0_[8] ;
  wire \pixelCounter_reg_n_0_[9] ;
  wire [9:0]rdCounter;
  wire \rdCounter[6]_i_2_n_0 ;
  wire \rdCounter_reg_n_0_[0] ;
  wire \rdCounter_reg_n_0_[1] ;
  wire \rdCounter_reg_n_0_[2] ;
  wire \rdCounter_reg_n_0_[3] ;
  wire \rdCounter_reg_n_0_[4] ;
  wire \rdCounter_reg_n_0_[5] ;
  wire \rdCounter_reg_n_0_[6] ;
  wire \rdCounter_reg_n_0_[7] ;
  wire \rdCounter_reg_n_0_[8] ;
  wire \rdCounter_reg_n_0_[9] ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire state_i_1_n_0;
  wire \totalPixelCounter[0]_i_1_n_0 ;
  wire \totalPixelCounter[10]_i_1_n_0 ;
  wire \totalPixelCounter[10]_i_3_n_0 ;
  wire \totalPixelCounter[10]_i_4_n_0 ;
  wire \totalPixelCounter[10]_i_5_n_0 ;
  wire \totalPixelCounter[10]_i_6_n_0 ;
  wire \totalPixelCounter[10]_i_7_n_0 ;
  wire \totalPixelCounter[4]_i_2_n_0 ;
  wire \totalPixelCounter[4]_i_3_n_0 ;
  wire \totalPixelCounter[4]_i_4_n_0 ;
  wire \totalPixelCounter[4]_i_5_n_0 ;
  wire \totalPixelCounter[4]_i_6_n_0 ;
  wire \totalPixelCounter[8]_i_2_n_0 ;
  wire \totalPixelCounter[8]_i_3_n_0 ;
  wire \totalPixelCounter[8]_i_4_n_0 ;
  wire \totalPixelCounter[8]_i_5_n_0 ;
  wire [10:0]totalPixelCounter_reg;
  wire \totalPixelCounter_reg[10]_i_2_n_3 ;
  wire \totalPixelCounter_reg[10]_i_2_n_6 ;
  wire \totalPixelCounter_reg[10]_i_2_n_7 ;
  wire \totalPixelCounter_reg[4]_i_1_n_0 ;
  wire \totalPixelCounter_reg[4]_i_1_n_1 ;
  wire \totalPixelCounter_reg[4]_i_1_n_2 ;
  wire \totalPixelCounter_reg[4]_i_1_n_3 ;
  wire \totalPixelCounter_reg[4]_i_1_n_4 ;
  wire \totalPixelCounter_reg[4]_i_1_n_5 ;
  wire \totalPixelCounter_reg[4]_i_1_n_6 ;
  wire \totalPixelCounter_reg[4]_i_1_n_7 ;
  wire \totalPixelCounter_reg[8]_i_1_n_0 ;
  wire \totalPixelCounter_reg[8]_i_1_n_1 ;
  wire \totalPixelCounter_reg[8]_i_1_n_2 ;
  wire \totalPixelCounter_reg[8]_i_1_n_3 ;
  wire \totalPixelCounter_reg[8]_i_1_n_4 ;
  wire \totalPixelCounter_reg[8]_i_1_n_5 ;
  wire \totalPixelCounter_reg[8]_i_1_n_6 ;
  wire \totalPixelCounter_reg[8]_i_1_n_7 ;
  wire [3:1]\NLW_totalPixelCounter_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_totalPixelCounter_reg[10]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFEFFF00001000)) 
    \currentRdLineBuffer[0]_i_1 
       (.I0(\currentRdLineBuffer[0]_i_2_n_0 ),
        .I1(\rdCounter_reg_n_0_[7] ),
        .I2(gauss_tvalid),
        .I3(\rdCounter_reg_n_0_[9] ),
        .I4(\rdCounter_reg_n_0_[8] ),
        .I5(currentRdLineBuffer[0]),
        .O(\currentRdLineBuffer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \currentRdLineBuffer[0]_i_2 
       (.I0(\rdCounter[6]_i_2_n_0 ),
        .I1(\rdCounter_reg_n_0_[6] ),
        .O(\currentRdLineBuffer[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \currentRdLineBuffer[1]_i_1 
       (.I0(currentRdLineBuffer[0]),
        .I1(currentRdLineBuffer0),
        .I2(currentRdLineBuffer[1]),
        .O(\currentRdLineBuffer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \currentRdLineBuffer[1]_i_2 
       (.I0(\rdCounter_reg_n_0_[8] ),
        .I1(\rdCounter_reg_n_0_[9] ),
        .I2(gauss_tvalid),
        .I3(\rdCounter_reg_n_0_[7] ),
        .I4(\currentRdLineBuffer[0]_i_2_n_0 ),
        .O(currentRdLineBuffer0));
  FDRE #(
    .INIT(1'b0)) 
    \currentRdLineBuffer_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[0]_i_1_n_0 ),
        .Q(currentRdLineBuffer[0]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \currentRdLineBuffer_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[1]_i_1_n_0 ),
        .Q(currentRdLineBuffer[1]),
        .R(s_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00001000)) 
    \currentWrLineBuffer[0]_i_1 
       (.I0(\pixelCounter[9]_i_2_n_0 ),
        .I1(\pixelCounter_reg_n_0_[7] ),
        .I2(out_tvalid),
        .I3(\pixelCounter_reg_n_0_[9] ),
        .I4(\pixelCounter_reg_n_0_[8] ),
        .I5(currentWrLineBuffer[0]),
        .O(\currentWrLineBuffer[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000020)) 
    \currentWrLineBuffer[1]_i_1 
       (.I0(currentWrLineBuffer[0]),
        .I1(\currentWrLineBuffer[1]_i_2_n_0 ),
        .I2(out_tvalid),
        .I3(\pixelCounter_reg_n_0_[7] ),
        .I4(\pixelCounter[9]_i_2_n_0 ),
        .I5(currentWrLineBuffer[1]),
        .O(\currentWrLineBuffer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \currentWrLineBuffer[1]_i_2 
       (.I0(\pixelCounter_reg_n_0_[8] ),
        .I1(\pixelCounter_reg_n_0_[9] ),
        .O(\currentWrLineBuffer[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \currentWrLineBuffer_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\currentWrLineBuffer[0]_i_1_n_0 ),
        .Q(currentWrLineBuffer[0]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \currentWrLineBuffer_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\currentWrLineBuffer[1]_i_1_n_0 ),
        .Q(currentWrLineBuffer[1]),
        .R(s_axi_aresetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_line_buffer lB_0
       (.E(gauss_tvalid),
        .SR(s_axi_aresetn_0),
        .currentRdLineBuffer(currentRdLineBuffer),
        .currentWrLineBuffer(currentWrLineBuffer),
        .\mulData[0][7]_i_11_0 (\mulData[0][7]_i_11 ),
        .out_data0(out_data0),
        .out_data00_out(out_data00_out),
        .out_data02_out(out_data02_out),
        .out_tvalid(out_tvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_line_buffer_0 lB_1
       (.D(D),
        .E(gauss_tvalid),
        .SR(s_axi_aresetn_0),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (\currentRdLineBuffer_reg[1]_0 ),
        .\currentRdLineBuffer_reg[1]_0 (\currentRdLineBuffer_reg[1]_3 ),
        .currentWrLineBuffer(currentWrLineBuffer),
        .\mulData[0][7]_i_8_0 (\mulData[0][7]_i_11 ),
        .\mulData_reg[0][0] (lB_3_n_40),
        .\mulData_reg[0][0]_0 (lB_2_n_40),
        .\mulData_reg[0][1] (lB_3_n_41),
        .\mulData_reg[0][1]_0 (lB_2_n_41),
        .\mulData_reg[0][2] (lB_3_n_42),
        .\mulData_reg[0][2]_0 (lB_2_n_42),
        .\mulData_reg[0][3] (lB_3_n_43),
        .\mulData_reg[0][3]_0 (lB_2_n_43),
        .\mulData_reg[0][4] (lB_3_n_44),
        .\mulData_reg[0][4]_0 (lB_2_n_44),
        .\mulData_reg[0][5] (lB_3_n_45),
        .\mulData_reg[0][5]_0 (lB_2_n_45),
        .\mulData_reg[0][6] (lB_3_n_46),
        .\mulData_reg[0][6]_0 (lB_2_n_46),
        .\mulData_reg[0][7] (lB_3_n_47),
        .\mulData_reg[0][7]_0 (lB_2_n_47),
        .\mulData_reg[1][1] (lB_3_n_24),
        .\mulData_reg[1][1]_0 (lB_2_n_24),
        .\mulData_reg[1][2] (lB_3_n_25),
        .\mulData_reg[1][2]_0 (lB_2_n_25),
        .\mulData_reg[1][3] (lB_3_n_26),
        .\mulData_reg[1][3]_0 (lB_2_n_26),
        .\mulData_reg[1][4] (lB_3_n_27),
        .\mulData_reg[1][4]_0 (lB_2_n_27),
        .\mulData_reg[1][5] (lB_3_n_28),
        .\mulData_reg[1][5]_0 (lB_2_n_28),
        .\mulData_reg[1][6] (lB_3_n_29),
        .\mulData_reg[1][6]_0 (lB_2_n_29),
        .\mulData_reg[1][7] (lB_3_n_30),
        .\mulData_reg[1][7]_0 (lB_2_n_30),
        .\mulData_reg[1][8] (lB_3_n_31),
        .\mulData_reg[1][8]_0 (lB_2_n_31),
        .\mulData_reg[2][0] (lB_3_n_8),
        .\mulData_reg[2][0]_0 (lB_2_n_8),
        .\mulData_reg[2][1] (lB_3_n_9),
        .\mulData_reg[2][1]_0 (lB_2_n_9),
        .\mulData_reg[2][2] (lB_3_n_10),
        .\mulData_reg[2][2]_0 (lB_2_n_10),
        .\mulData_reg[2][3] (lB_3_n_11),
        .\mulData_reg[2][3]_0 (lB_2_n_11),
        .\mulData_reg[2][4] (lB_3_n_12),
        .\mulData_reg[2][4]_0 (lB_2_n_12),
        .\mulData_reg[2][5] (lB_3_n_13),
        .\mulData_reg[2][5]_0 (lB_2_n_13),
        .\mulData_reg[2][6] (lB_3_n_14),
        .\mulData_reg[2][6]_0 (lB_2_n_14),
        .\mulData_reg[2][7] (lB_3_n_15),
        .\mulData_reg[2][7]_0 (lB_2_n_15),
        .out_data0(out_data0),
        .out_data00_out(out_data00_out),
        .out_data02_out(out_data02_out),
        .out_tvalid(out_tvalid),
        .\rdPtr_reg[0]_0 (lB_1_n_24),
        .\rdPtr_reg[0]_1 (lB_1_n_25),
        .\rdPtr_reg[0]_2 (lB_1_n_26),
        .\rdPtr_reg[0]_3 (lB_1_n_27),
        .\rdPtr_reg[0]_4 (lB_1_n_28),
        .\rdPtr_reg[0]_5 (lB_1_n_29),
        .\rdPtr_reg[0]_6 (lB_1_n_30),
        .\rdPtr_reg[0]_7 (lB_1_n_31),
        .\rdPtr_reg[8]_0 (lB_1_n_40),
        .\rdPtr_reg[8]_1 (lB_1_n_41),
        .\rdPtr_reg[8]_2 (lB_1_n_42),
        .\rdPtr_reg[8]_3 (lB_1_n_43),
        .\rdPtr_reg[8]_4 (lB_1_n_44),
        .\rdPtr_reg[8]_5 (lB_1_n_45),
        .\rdPtr_reg[8]_6 (lB_1_n_46),
        .\rdPtr_reg[8]_7 (lB_1_n_47),
        .\rdPtr_reg[9]_0 (lB_1_n_8),
        .\rdPtr_reg[9]_1 (lB_1_n_9),
        .\rdPtr_reg[9]_2 (lB_1_n_10),
        .\rdPtr_reg[9]_3 (lB_1_n_11),
        .\rdPtr_reg[9]_4 (lB_1_n_12),
        .\rdPtr_reg[9]_5 (lB_1_n_13),
        .\rdPtr_reg[9]_6 (lB_1_n_14),
        .\rdPtr_reg[9]_7 (lB_1_n_15),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_line_buffer_1 lB_2
       (.E(gauss_tvalid),
        .SR(s_axi_aresetn_0),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (\currentRdLineBuffer_reg[1]_1 ),
        .\currentRdLineBuffer_reg[1]_0 (\currentRdLineBuffer_reg[1]_4 ),
        .\currentRdLineBuffer_reg[1]_1 (\currentRdLineBuffer_reg[1]_6 ),
        .currentWrLineBuffer(currentWrLineBuffer),
        .\mulData[0][7]_i_17_0 (\mulData[0][7]_i_11 ),
        .\mulData_reg[3][1] (lB_1_n_40),
        .\mulData_reg[3][1]_0 (lB_3_n_40),
        .\mulData_reg[3][2] (lB_1_n_41),
        .\mulData_reg[3][2]_0 (lB_3_n_41),
        .\mulData_reg[3][3] (lB_1_n_42),
        .\mulData_reg[3][3]_0 (lB_3_n_42),
        .\mulData_reg[3][4] (lB_1_n_43),
        .\mulData_reg[3][4]_0 (lB_3_n_43),
        .\mulData_reg[3][5] (lB_1_n_44),
        .\mulData_reg[3][5]_0 (lB_3_n_44),
        .\mulData_reg[3][6] (lB_1_n_45),
        .\mulData_reg[3][6]_0 (lB_3_n_45),
        .\mulData_reg[3][7] (lB_1_n_46),
        .\mulData_reg[3][7]_0 (lB_3_n_46),
        .\mulData_reg[3][8] (lB_1_n_47),
        .\mulData_reg[3][8]_0 (lB_3_n_47),
        .\mulData_reg[4][2] (lB_1_n_24),
        .\mulData_reg[4][2]_0 (lB_3_n_24),
        .\mulData_reg[4][3] (lB_1_n_25),
        .\mulData_reg[4][3]_0 (lB_3_n_25),
        .\mulData_reg[4][4] (lB_1_n_26),
        .\mulData_reg[4][4]_0 (lB_3_n_26),
        .\mulData_reg[4][5] (lB_1_n_27),
        .\mulData_reg[4][5]_0 (lB_3_n_27),
        .\mulData_reg[4][6] (lB_1_n_28),
        .\mulData_reg[4][6]_0 (lB_3_n_28),
        .\mulData_reg[4][7] (lB_1_n_29),
        .\mulData_reg[4][7]_0 (lB_3_n_29),
        .\mulData_reg[4][8] (lB_1_n_30),
        .\mulData_reg[4][8]_0 (lB_3_n_30),
        .\mulData_reg[4][9] (lB_1_n_31),
        .\mulData_reg[4][9]_0 (lB_3_n_31),
        .\mulData_reg[5][1] (lB_1_n_8),
        .\mulData_reg[5][1]_0 (lB_3_n_8),
        .\mulData_reg[5][2] (lB_1_n_9),
        .\mulData_reg[5][2]_0 (lB_3_n_9),
        .\mulData_reg[5][3] (lB_1_n_10),
        .\mulData_reg[5][3]_0 (lB_3_n_10),
        .\mulData_reg[5][4] (lB_1_n_11),
        .\mulData_reg[5][4]_0 (lB_3_n_11),
        .\mulData_reg[5][5] (lB_1_n_12),
        .\mulData_reg[5][5]_0 (lB_3_n_12),
        .\mulData_reg[5][6] (lB_1_n_13),
        .\mulData_reg[5][6]_0 (lB_3_n_13),
        .\mulData_reg[5][7] (lB_1_n_14),
        .\mulData_reg[5][7]_0 (lB_3_n_14),
        .\mulData_reg[5][8] (lB_1_n_15),
        .\mulData_reg[5][8]_0 (lB_3_n_15),
        .out_data0(out_data0),
        .out_data00_out(out_data00_out),
        .out_data02_out(out_data02_out),
        .out_tvalid(out_tvalid),
        .\rdPtr_reg[0]_0 (lB_2_n_24),
        .\rdPtr_reg[0]_1 (lB_2_n_25),
        .\rdPtr_reg[0]_2 (lB_2_n_26),
        .\rdPtr_reg[0]_3 (lB_2_n_27),
        .\rdPtr_reg[0]_4 (lB_2_n_28),
        .\rdPtr_reg[0]_5 (lB_2_n_29),
        .\rdPtr_reg[0]_6 (lB_2_n_30),
        .\rdPtr_reg[0]_7 (lB_2_n_31),
        .\rdPtr_reg[8]_0 (lB_2_n_40),
        .\rdPtr_reg[8]_1 (lB_2_n_41),
        .\rdPtr_reg[8]_2 (lB_2_n_42),
        .\rdPtr_reg[8]_3 (lB_2_n_43),
        .\rdPtr_reg[8]_4 (lB_2_n_44),
        .\rdPtr_reg[8]_5 (lB_2_n_45),
        .\rdPtr_reg[8]_6 (lB_2_n_46),
        .\rdPtr_reg[8]_7 (lB_2_n_47),
        .\rdPtr_reg[9]_0 (lB_2_n_8),
        .\rdPtr_reg[9]_1 (lB_2_n_9),
        .\rdPtr_reg[9]_2 (lB_2_n_10),
        .\rdPtr_reg[9]_3 (lB_2_n_11),
        .\rdPtr_reg[9]_4 (lB_2_n_12),
        .\rdPtr_reg[9]_5 (lB_2_n_13),
        .\rdPtr_reg[9]_6 (lB_2_n_14),
        .\rdPtr_reg[9]_7 (lB_2_n_15),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_line_buffer_2 lB_3
       (.E(gauss_tvalid),
        .SR(s_axi_aresetn_0),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (\currentRdLineBuffer_reg[1]_2 ),
        .\currentRdLineBuffer_reg[1]_0 (\currentRdLineBuffer_reg[1]_5 ),
        .\currentRdLineBuffer_reg[1]_1 (\currentRdLineBuffer_reg[1]_7 ),
        .currentWrLineBuffer(currentWrLineBuffer),
        .\mulData[0][7]_i_14_0 (\mulData[0][7]_i_11 ),
        .\mulData_reg[6][0] (lB_2_n_40),
        .\mulData_reg[6][0]_0 (lB_1_n_40),
        .\mulData_reg[6][1] (lB_2_n_41),
        .\mulData_reg[6][1]_0 (lB_1_n_41),
        .\mulData_reg[6][2] (lB_2_n_42),
        .\mulData_reg[6][2]_0 (lB_1_n_42),
        .\mulData_reg[6][3] (lB_2_n_43),
        .\mulData_reg[6][3]_0 (lB_1_n_43),
        .\mulData_reg[6][4] (lB_2_n_44),
        .\mulData_reg[6][4]_0 (lB_1_n_44),
        .\mulData_reg[6][5] (lB_2_n_45),
        .\mulData_reg[6][5]_0 (lB_1_n_45),
        .\mulData_reg[6][6] (lB_2_n_46),
        .\mulData_reg[6][6]_0 (lB_1_n_46),
        .\mulData_reg[6][7] (lB_2_n_47),
        .\mulData_reg[6][7]_0 (lB_1_n_47),
        .\mulData_reg[7][1] (lB_2_n_24),
        .\mulData_reg[7][1]_0 (lB_1_n_24),
        .\mulData_reg[7][2] (lB_2_n_25),
        .\mulData_reg[7][2]_0 (lB_1_n_25),
        .\mulData_reg[7][3] (lB_2_n_26),
        .\mulData_reg[7][3]_0 (lB_1_n_26),
        .\mulData_reg[7][4] (lB_2_n_27),
        .\mulData_reg[7][4]_0 (lB_1_n_27),
        .\mulData_reg[7][5] (lB_2_n_28),
        .\mulData_reg[7][5]_0 (lB_1_n_28),
        .\mulData_reg[7][6] (lB_2_n_29),
        .\mulData_reg[7][6]_0 (lB_1_n_29),
        .\mulData_reg[7][7] (lB_2_n_30),
        .\mulData_reg[7][7]_0 (lB_1_n_30),
        .\mulData_reg[7][8] (lB_2_n_31),
        .\mulData_reg[7][8]_0 (lB_1_n_31),
        .\mulData_reg[8][0] (lB_2_n_8),
        .\mulData_reg[8][0]_0 (lB_1_n_8),
        .\mulData_reg[8][1] (lB_2_n_9),
        .\mulData_reg[8][1]_0 (lB_1_n_9),
        .\mulData_reg[8][2] (lB_2_n_10),
        .\mulData_reg[8][2]_0 (lB_1_n_10),
        .\mulData_reg[8][3] (lB_2_n_11),
        .\mulData_reg[8][3]_0 (lB_1_n_11),
        .\mulData_reg[8][4] (lB_2_n_12),
        .\mulData_reg[8][4]_0 (lB_1_n_12),
        .\mulData_reg[8][5] (lB_2_n_13),
        .\mulData_reg[8][5]_0 (lB_1_n_13),
        .\mulData_reg[8][6] (lB_2_n_14),
        .\mulData_reg[8][6]_0 (lB_1_n_14),
        .\mulData_reg[8][7] (lB_2_n_15),
        .\mulData_reg[8][7]_0 (lB_1_n_15),
        .out_data0(out_data0),
        .out_data00_out(out_data00_out),
        .out_data02_out(out_data02_out),
        .out_tvalid(out_tvalid),
        .\rdPtr_reg[0]_0 (lB_3_n_24),
        .\rdPtr_reg[0]_1 (lB_3_n_25),
        .\rdPtr_reg[0]_2 (lB_3_n_26),
        .\rdPtr_reg[0]_3 (lB_3_n_27),
        .\rdPtr_reg[0]_4 (lB_3_n_28),
        .\rdPtr_reg[0]_5 (lB_3_n_29),
        .\rdPtr_reg[0]_6 (lB_3_n_30),
        .\rdPtr_reg[0]_7 (lB_3_n_31),
        .\rdPtr_reg[8]_0 (lB_3_n_40),
        .\rdPtr_reg[8]_1 (lB_3_n_41),
        .\rdPtr_reg[8]_2 (lB_3_n_42),
        .\rdPtr_reg[8]_3 (lB_3_n_43),
        .\rdPtr_reg[8]_4 (lB_3_n_44),
        .\rdPtr_reg[8]_5 (lB_3_n_45),
        .\rdPtr_reg[8]_6 (lB_3_n_46),
        .\rdPtr_reg[8]_7 (lB_3_n_47),
        .\rdPtr_reg[9]_0 (lB_3_n_8),
        .\rdPtr_reg[9]_1 (lB_3_n_9),
        .\rdPtr_reg[9]_2 (lB_3_n_10),
        .\rdPtr_reg[9]_3 (lB_3_n_11),
        .\rdPtr_reg[9]_4 (lB_3_n_12),
        .\rdPtr_reg[9]_5 (lB_3_n_13),
        .\rdPtr_reg[9]_6 (lB_3_n_14),
        .\rdPtr_reg[9]_7 (lB_3_n_15),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  LUT1 #(
    .INIT(2'h1)) 
    \pixelCounter[0]_i_1 
       (.I0(\pixelCounter_reg_n_0_[0] ),
        .O(pixelCounter[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pixelCounter[1]_i_1 
       (.I0(\pixelCounter_reg_n_0_[0] ),
        .I1(\pixelCounter_reg_n_0_[1] ),
        .O(pixelCounter[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pixelCounter[2]_i_1 
       (.I0(\pixelCounter_reg_n_0_[1] ),
        .I1(\pixelCounter_reg_n_0_[0] ),
        .I2(\pixelCounter_reg_n_0_[2] ),
        .O(pixelCounter[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pixelCounter[3]_i_1 
       (.I0(\pixelCounter_reg_n_0_[2] ),
        .I1(\pixelCounter_reg_n_0_[0] ),
        .I2(\pixelCounter_reg_n_0_[1] ),
        .I3(\pixelCounter_reg_n_0_[3] ),
        .O(pixelCounter[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pixelCounter[4]_i_1 
       (.I0(\pixelCounter_reg_n_0_[3] ),
        .I1(\pixelCounter_reg_n_0_[1] ),
        .I2(\pixelCounter_reg_n_0_[0] ),
        .I3(\pixelCounter_reg_n_0_[2] ),
        .I4(\pixelCounter_reg_n_0_[4] ),
        .O(pixelCounter[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \pixelCounter[5]_i_1 
       (.I0(\pixelCounter_reg_n_0_[4] ),
        .I1(\pixelCounter_reg_n_0_[2] ),
        .I2(\pixelCounter_reg_n_0_[0] ),
        .I3(\pixelCounter_reg_n_0_[1] ),
        .I4(\pixelCounter_reg_n_0_[3] ),
        .I5(\pixelCounter_reg_n_0_[5] ),
        .O(pixelCounter[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pixelCounter[6]_i_1 
       (.I0(\pixelCounter[6]_i_2_n_0 ),
        .I1(\pixelCounter_reg_n_0_[6] ),
        .O(pixelCounter[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \pixelCounter[6]_i_2 
       (.I0(\pixelCounter_reg_n_0_[4] ),
        .I1(\pixelCounter_reg_n_0_[2] ),
        .I2(\pixelCounter_reg_n_0_[0] ),
        .I3(\pixelCounter_reg_n_0_[1] ),
        .I4(\pixelCounter_reg_n_0_[3] ),
        .I5(\pixelCounter_reg_n_0_[5] ),
        .O(\pixelCounter[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hAA51)) 
    \pixelCounter[7]_i_1 
       (.I0(\pixelCounter[9]_i_2_n_0 ),
        .I1(\pixelCounter_reg_n_0_[9] ),
        .I2(\pixelCounter_reg_n_0_[8] ),
        .I3(\pixelCounter_reg_n_0_[7] ),
        .O(pixelCounter[7]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \pixelCounter[8]_i_1 
       (.I0(\pixelCounter_reg_n_0_[7] ),
        .I1(\pixelCounter[9]_i_2_n_0 ),
        .I2(\pixelCounter_reg_n_0_[8] ),
        .O(pixelCounter[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hAA68)) 
    \pixelCounter[9]_i_1 
       (.I0(\pixelCounter_reg_n_0_[9] ),
        .I1(\pixelCounter_reg_n_0_[8] ),
        .I2(\pixelCounter_reg_n_0_[7] ),
        .I3(\pixelCounter[9]_i_2_n_0 ),
        .O(pixelCounter[9]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pixelCounter[9]_i_2 
       (.I0(\pixelCounter[6]_i_2_n_0 ),
        .I1(\pixelCounter_reg_n_0_[6] ),
        .O(\pixelCounter[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[0] 
       (.C(s_axi_aclk),
        .CE(out_tvalid),
        .D(pixelCounter[0]),
        .Q(\pixelCounter_reg_n_0_[0] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[1] 
       (.C(s_axi_aclk),
        .CE(out_tvalid),
        .D(pixelCounter[1]),
        .Q(\pixelCounter_reg_n_0_[1] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[2] 
       (.C(s_axi_aclk),
        .CE(out_tvalid),
        .D(pixelCounter[2]),
        .Q(\pixelCounter_reg_n_0_[2] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[3] 
       (.C(s_axi_aclk),
        .CE(out_tvalid),
        .D(pixelCounter[3]),
        .Q(\pixelCounter_reg_n_0_[3] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[4] 
       (.C(s_axi_aclk),
        .CE(out_tvalid),
        .D(pixelCounter[4]),
        .Q(\pixelCounter_reg_n_0_[4] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[5] 
       (.C(s_axi_aclk),
        .CE(out_tvalid),
        .D(pixelCounter[5]),
        .Q(\pixelCounter_reg_n_0_[5] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[6] 
       (.C(s_axi_aclk),
        .CE(out_tvalid),
        .D(pixelCounter[6]),
        .Q(\pixelCounter_reg_n_0_[6] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[7] 
       (.C(s_axi_aclk),
        .CE(out_tvalid),
        .D(pixelCounter[7]),
        .Q(\pixelCounter_reg_n_0_[7] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[8] 
       (.C(s_axi_aclk),
        .CE(out_tvalid),
        .D(pixelCounter[8]),
        .Q(\pixelCounter_reg_n_0_[8] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[9] 
       (.C(s_axi_aclk),
        .CE(out_tvalid),
        .D(pixelCounter[9]),
        .Q(\pixelCounter_reg_n_0_[9] ),
        .R(s_axi_aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    \rdCounter[0]_i_1 
       (.I0(\rdCounter_reg_n_0_[0] ),
        .O(rdCounter[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdCounter[1]_i_1 
       (.I0(\rdCounter_reg_n_0_[0] ),
        .I1(\rdCounter_reg_n_0_[1] ),
        .O(rdCounter[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdCounter[2]_i_1 
       (.I0(\rdCounter_reg_n_0_[1] ),
        .I1(\rdCounter_reg_n_0_[0] ),
        .I2(\rdCounter_reg_n_0_[2] ),
        .O(rdCounter[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdCounter[3]_i_1 
       (.I0(\rdCounter_reg_n_0_[2] ),
        .I1(\rdCounter_reg_n_0_[0] ),
        .I2(\rdCounter_reg_n_0_[1] ),
        .I3(\rdCounter_reg_n_0_[3] ),
        .O(rdCounter[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdCounter[4]_i_1 
       (.I0(\rdCounter_reg_n_0_[3] ),
        .I1(\rdCounter_reg_n_0_[1] ),
        .I2(\rdCounter_reg_n_0_[0] ),
        .I3(\rdCounter_reg_n_0_[2] ),
        .I4(\rdCounter_reg_n_0_[4] ),
        .O(rdCounter[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rdCounter[5]_i_1 
       (.I0(\rdCounter_reg_n_0_[4] ),
        .I1(\rdCounter_reg_n_0_[2] ),
        .I2(\rdCounter_reg_n_0_[0] ),
        .I3(\rdCounter_reg_n_0_[1] ),
        .I4(\rdCounter_reg_n_0_[3] ),
        .I5(\rdCounter_reg_n_0_[5] ),
        .O(rdCounter[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rdCounter[6]_i_1 
       (.I0(\rdCounter[6]_i_2_n_0 ),
        .I1(\rdCounter_reg_n_0_[6] ),
        .O(rdCounter[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdCounter[6]_i_2 
       (.I0(\rdCounter_reg_n_0_[4] ),
        .I1(\rdCounter_reg_n_0_[2] ),
        .I2(\rdCounter_reg_n_0_[0] ),
        .I3(\rdCounter_reg_n_0_[1] ),
        .I4(\rdCounter_reg_n_0_[3] ),
        .I5(\rdCounter_reg_n_0_[5] ),
        .O(\rdCounter[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hAA51)) 
    \rdCounter[7]_i_1 
       (.I0(\currentRdLineBuffer[0]_i_2_n_0 ),
        .I1(\rdCounter_reg_n_0_[9] ),
        .I2(\rdCounter_reg_n_0_[8] ),
        .I3(\rdCounter_reg_n_0_[7] ),
        .O(rdCounter[7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdCounter[8]_i_1 
       (.I0(\rdCounter_reg_n_0_[7] ),
        .I1(\currentRdLineBuffer[0]_i_2_n_0 ),
        .I2(\rdCounter_reg_n_0_[8] ),
        .O(rdCounter[8]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hB4E0)) 
    \rdCounter[9]_i_1 
       (.I0(\currentRdLineBuffer[0]_i_2_n_0 ),
        .I1(\rdCounter_reg_n_0_[7] ),
        .I2(\rdCounter_reg_n_0_[9] ),
        .I3(\rdCounter_reg_n_0_[8] ),
        .O(rdCounter[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[0] 
       (.C(s_axi_aclk),
        .CE(gauss_tvalid),
        .D(rdCounter[0]),
        .Q(\rdCounter_reg_n_0_[0] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[1] 
       (.C(s_axi_aclk),
        .CE(gauss_tvalid),
        .D(rdCounter[1]),
        .Q(\rdCounter_reg_n_0_[1] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[2] 
       (.C(s_axi_aclk),
        .CE(gauss_tvalid),
        .D(rdCounter[2]),
        .Q(\rdCounter_reg_n_0_[2] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[3] 
       (.C(s_axi_aclk),
        .CE(gauss_tvalid),
        .D(rdCounter[3]),
        .Q(\rdCounter_reg_n_0_[3] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[4] 
       (.C(s_axi_aclk),
        .CE(gauss_tvalid),
        .D(rdCounter[4]),
        .Q(\rdCounter_reg_n_0_[4] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[5] 
       (.C(s_axi_aclk),
        .CE(gauss_tvalid),
        .D(rdCounter[5]),
        .Q(\rdCounter_reg_n_0_[5] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[6] 
       (.C(s_axi_aclk),
        .CE(gauss_tvalid),
        .D(rdCounter[6]),
        .Q(\rdCounter_reg_n_0_[6] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[7] 
       (.C(s_axi_aclk),
        .CE(gauss_tvalid),
        .D(rdCounter[7]),
        .Q(\rdCounter_reg_n_0_[7] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[8] 
       (.C(s_axi_aclk),
        .CE(gauss_tvalid),
        .D(rdCounter[8]),
        .Q(\rdCounter_reg_n_0_[8] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[9] 
       (.C(s_axi_aclk),
        .CE(gauss_tvalid),
        .D(rdCounter[9]),
        .Q(\rdCounter_reg_n_0_[9] ),
        .R(s_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h5C50505050505050)) 
    state_i_1
       (.I0(currentRdLineBuffer0),
        .I1(totalPixelCounter_reg[10]),
        .I2(gauss_tvalid),
        .I3(totalPixelCounter_reg[9]),
        .I4(totalPixelCounter_reg[8]),
        .I5(totalPixelCounter_reg[7]),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(gauss_tvalid),
        .R(s_axi_aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    \totalPixelCounter[0]_i_1 
       (.I0(totalPixelCounter_reg[0]),
        .O(\totalPixelCounter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFAFAFAFEFAFA)) 
    \totalPixelCounter[10]_i_1 
       (.I0(\totalPixelCounter[10]_i_3_n_0 ),
        .I1(totalPixelCounter_reg[0]),
        .I2(\totalPixelCounter[10]_i_4_n_0 ),
        .I3(out_tvalid),
        .I4(gauss_tvalid),
        .I5(totalPixelCounter_reg[1]),
        .O(\totalPixelCounter[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \totalPixelCounter[10]_i_3 
       (.I0(totalPixelCounter_reg[2]),
        .I1(totalPixelCounter_reg[5]),
        .I2(totalPixelCounter_reg[6]),
        .I3(totalPixelCounter_reg[4]),
        .I4(\totalPixelCounter[10]_i_7_n_0 ),
        .I5(totalPixelCounter_reg[3]),
        .O(\totalPixelCounter[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0FF00FF00FF00EF0)) 
    \totalPixelCounter[10]_i_4 
       (.I0(totalPixelCounter_reg[8]),
        .I1(totalPixelCounter_reg[7]),
        .I2(out_tvalid),
        .I3(gauss_tvalid),
        .I4(totalPixelCounter_reg[10]),
        .I5(totalPixelCounter_reg[9]),
        .O(\totalPixelCounter[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[10]_i_5 
       (.I0(totalPixelCounter_reg[10]),
        .I1(totalPixelCounter_reg[9]),
        .O(\totalPixelCounter[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[10]_i_6 
       (.I0(totalPixelCounter_reg[8]),
        .I1(totalPixelCounter_reg[9]),
        .O(\totalPixelCounter[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \totalPixelCounter[10]_i_7 
       (.I0(gauss_tvalid),
        .I1(out_tvalid),
        .O(\totalPixelCounter[10]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \totalPixelCounter[4]_i_2 
       (.I0(totalPixelCounter_reg[1]),
        .O(\totalPixelCounter[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[4]_i_3 
       (.I0(totalPixelCounter_reg[3]),
        .I1(totalPixelCounter_reg[4]),
        .O(\totalPixelCounter[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[4]_i_4 
       (.I0(totalPixelCounter_reg[2]),
        .I1(totalPixelCounter_reg[3]),
        .O(\totalPixelCounter[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[4]_i_5 
       (.I0(totalPixelCounter_reg[1]),
        .I1(totalPixelCounter_reg[2]),
        .O(\totalPixelCounter[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \totalPixelCounter[4]_i_6 
       (.I0(totalPixelCounter_reg[1]),
        .I1(gauss_tvalid),
        .I2(out_tvalid),
        .O(\totalPixelCounter[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[8]_i_2 
       (.I0(totalPixelCounter_reg[7]),
        .I1(totalPixelCounter_reg[8]),
        .O(\totalPixelCounter[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[8]_i_3 
       (.I0(totalPixelCounter_reg[6]),
        .I1(totalPixelCounter_reg[7]),
        .O(\totalPixelCounter[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[8]_i_4 
       (.I0(totalPixelCounter_reg[5]),
        .I1(totalPixelCounter_reg[6]),
        .O(\totalPixelCounter[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[8]_i_5 
       (.I0(totalPixelCounter_reg[4]),
        .I1(totalPixelCounter_reg[5]),
        .O(\totalPixelCounter[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[0] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter[0]_i_1_n_0 ),
        .Q(totalPixelCounter_reg[0]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[10] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[10]_i_2_n_6 ),
        .Q(totalPixelCounter_reg[10]),
        .R(s_axi_aresetn_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \totalPixelCounter_reg[10]_i_2 
       (.CI(\totalPixelCounter_reg[8]_i_1_n_0 ),
        .CO({\NLW_totalPixelCounter_reg[10]_i_2_CO_UNCONNECTED [3:1],\totalPixelCounter_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,totalPixelCounter_reg[8]}),
        .O({\NLW_totalPixelCounter_reg[10]_i_2_O_UNCONNECTED [3:2],\totalPixelCounter_reg[10]_i_2_n_6 ,\totalPixelCounter_reg[10]_i_2_n_7 }),
        .S({1'b0,1'b0,\totalPixelCounter[10]_i_5_n_0 ,\totalPixelCounter[10]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[1] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[4]_i_1_n_7 ),
        .Q(totalPixelCounter_reg[1]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[2] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[4]_i_1_n_6 ),
        .Q(totalPixelCounter_reg[2]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[3] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[4]_i_1_n_5 ),
        .Q(totalPixelCounter_reg[3]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[4] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[4]_i_1_n_4 ),
        .Q(totalPixelCounter_reg[4]),
        .R(s_axi_aresetn_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \totalPixelCounter_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\totalPixelCounter_reg[4]_i_1_n_0 ,\totalPixelCounter_reg[4]_i_1_n_1 ,\totalPixelCounter_reg[4]_i_1_n_2 ,\totalPixelCounter_reg[4]_i_1_n_3 }),
        .CYINIT(totalPixelCounter_reg[0]),
        .DI({totalPixelCounter_reg[3:1],\totalPixelCounter[4]_i_2_n_0 }),
        .O({\totalPixelCounter_reg[4]_i_1_n_4 ,\totalPixelCounter_reg[4]_i_1_n_5 ,\totalPixelCounter_reg[4]_i_1_n_6 ,\totalPixelCounter_reg[4]_i_1_n_7 }),
        .S({\totalPixelCounter[4]_i_3_n_0 ,\totalPixelCounter[4]_i_4_n_0 ,\totalPixelCounter[4]_i_5_n_0 ,\totalPixelCounter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[5] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[8]_i_1_n_7 ),
        .Q(totalPixelCounter_reg[5]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[6] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[8]_i_1_n_6 ),
        .Q(totalPixelCounter_reg[6]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[7] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[8]_i_1_n_5 ),
        .Q(totalPixelCounter_reg[7]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[8] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[8]_i_1_n_4 ),
        .Q(totalPixelCounter_reg[8]),
        .R(s_axi_aresetn_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \totalPixelCounter_reg[8]_i_1 
       (.CI(\totalPixelCounter_reg[4]_i_1_n_0 ),
        .CO({\totalPixelCounter_reg[8]_i_1_n_0 ,\totalPixelCounter_reg[8]_i_1_n_1 ,\totalPixelCounter_reg[8]_i_1_n_2 ,\totalPixelCounter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(totalPixelCounter_reg[7:4]),
        .O({\totalPixelCounter_reg[8]_i_1_n_4 ,\totalPixelCounter_reg[8]_i_1_n_5 ,\totalPixelCounter_reg[8]_i_1_n_6 ,\totalPixelCounter_reg[8]_i_1_n_7 }),
        .S({\totalPixelCounter[8]_i_2_n_0 ,\totalPixelCounter[8]_i_3_n_0 ,\totalPixelCounter[8]_i_4_n_0 ,\totalPixelCounter[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[9] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[10]_i_2_n_7 ),
        .Q(totalPixelCounter_reg[9]),
        .R(s_axi_aresetn_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_line_buffer
   (SR,
    out_data0,
    out_data00_out,
    out_data02_out,
    s_axi_aclk,
    currentRdLineBuffer,
    E,
    s_axi_aresetn,
    currentWrLineBuffer,
    out_tvalid,
    \mulData[0][7]_i_11_0 );
  output [0:0]SR;
  output [7:0]out_data0;
  output [7:0]out_data00_out;
  output [7:0]out_data02_out;
  input s_axi_aclk;
  input [1:0]currentRdLineBuffer;
  input [0:0]E;
  input s_axi_aresetn;
  input [1:0]currentWrLineBuffer;
  input out_tvalid;
  input [7:0]\mulData[0][7]_i_11_0 ;

  wire [0:0]E;
  wire [0:0]SR;
  wire [1:0]currentRdLineBuffer;
  wire [1:0]currentWrLineBuffer;
  wire lB_reg_r1_0_63_0_2_i_1__1_n_0;
  wire lB_reg_r1_0_63_0_2_n_0;
  wire lB_reg_r1_0_63_0_2_n_1;
  wire lB_reg_r1_0_63_0_2_n_2;
  wire lB_reg_r1_0_63_3_5_n_0;
  wire lB_reg_r1_0_63_3_5_n_1;
  wire lB_reg_r1_0_63_3_5_n_2;
  wire lB_reg_r1_0_63_6_6_n_0;
  wire lB_reg_r1_0_63_7_7_n_0;
  wire lB_reg_r1_128_191_0_2_i_1__1_n_0;
  wire lB_reg_r1_128_191_0_2_n_0;
  wire lB_reg_r1_128_191_0_2_n_1;
  wire lB_reg_r1_128_191_0_2_n_2;
  wire lB_reg_r1_128_191_3_5_n_0;
  wire lB_reg_r1_128_191_3_5_n_1;
  wire lB_reg_r1_128_191_3_5_n_2;
  wire lB_reg_r1_128_191_6_6_n_0;
  wire lB_reg_r1_128_191_7_7_n_0;
  wire lB_reg_r1_192_255_0_2_i_1__1_n_0;
  wire lB_reg_r1_192_255_0_2_n_0;
  wire lB_reg_r1_192_255_0_2_n_1;
  wire lB_reg_r1_192_255_0_2_n_2;
  wire lB_reg_r1_192_255_3_5_n_0;
  wire lB_reg_r1_192_255_3_5_n_1;
  wire lB_reg_r1_192_255_3_5_n_2;
  wire lB_reg_r1_192_255_6_6_n_0;
  wire lB_reg_r1_192_255_7_7_n_0;
  wire lB_reg_r1_256_319_0_2_i_1__1_n_0;
  wire lB_reg_r1_256_319_0_2_n_0;
  wire lB_reg_r1_256_319_0_2_n_1;
  wire lB_reg_r1_256_319_0_2_n_2;
  wire lB_reg_r1_256_319_3_5_n_0;
  wire lB_reg_r1_256_319_3_5_n_1;
  wire lB_reg_r1_256_319_3_5_n_2;
  wire lB_reg_r1_256_319_6_6_n_0;
  wire lB_reg_r1_256_319_7_7_n_0;
  wire lB_reg_r1_320_383_0_2_i_1__1_n_0;
  wire lB_reg_r1_320_383_0_2_n_0;
  wire lB_reg_r1_320_383_0_2_n_1;
  wire lB_reg_r1_320_383_0_2_n_2;
  wire lB_reg_r1_320_383_3_5_n_0;
  wire lB_reg_r1_320_383_3_5_n_1;
  wire lB_reg_r1_320_383_3_5_n_2;
  wire lB_reg_r1_320_383_6_6_n_0;
  wire lB_reg_r1_320_383_7_7_n_0;
  wire lB_reg_r1_384_447_0_2_i_1__1_n_0;
  wire lB_reg_r1_384_447_0_2_n_0;
  wire lB_reg_r1_384_447_0_2_n_1;
  wire lB_reg_r1_384_447_0_2_n_2;
  wire lB_reg_r1_384_447_3_5_n_0;
  wire lB_reg_r1_384_447_3_5_n_1;
  wire lB_reg_r1_384_447_3_5_n_2;
  wire lB_reg_r1_384_447_6_6_n_0;
  wire lB_reg_r1_384_447_7_7_n_0;
  wire lB_reg_r1_448_511_0_2_i_1__1_n_0;
  wire lB_reg_r1_448_511_0_2_n_0;
  wire lB_reg_r1_448_511_0_2_n_1;
  wire lB_reg_r1_448_511_0_2_n_2;
  wire lB_reg_r1_448_511_3_5_n_0;
  wire lB_reg_r1_448_511_3_5_n_1;
  wire lB_reg_r1_448_511_3_5_n_2;
  wire lB_reg_r1_448_511_6_6_n_0;
  wire lB_reg_r1_448_511_7_7_n_0;
  wire lB_reg_r1_512_575_0_2_i_1__1_n_0;
  wire lB_reg_r1_512_575_0_2_n_0;
  wire lB_reg_r1_512_575_0_2_n_1;
  wire lB_reg_r1_512_575_0_2_n_2;
  wire lB_reg_r1_512_575_3_5_n_0;
  wire lB_reg_r1_512_575_3_5_n_1;
  wire lB_reg_r1_512_575_3_5_n_2;
  wire lB_reg_r1_512_575_6_6_n_0;
  wire lB_reg_r1_512_575_7_7_n_0;
  wire lB_reg_r1_576_639_0_2_i_1__1_n_0;
  wire lB_reg_r1_576_639_0_2_n_0;
  wire lB_reg_r1_576_639_0_2_n_1;
  wire lB_reg_r1_576_639_0_2_n_2;
  wire lB_reg_r1_576_639_3_5_n_0;
  wire lB_reg_r1_576_639_3_5_n_1;
  wire lB_reg_r1_576_639_3_5_n_2;
  wire lB_reg_r1_576_639_6_6_n_0;
  wire lB_reg_r1_576_639_7_7_n_0;
  wire lB_reg_r1_640_703_0_2_i_1__1_n_0;
  wire lB_reg_r1_640_703_0_2_n_0;
  wire lB_reg_r1_640_703_0_2_n_1;
  wire lB_reg_r1_640_703_0_2_n_2;
  wire lB_reg_r1_640_703_3_5_n_0;
  wire lB_reg_r1_640_703_3_5_n_1;
  wire lB_reg_r1_640_703_3_5_n_2;
  wire lB_reg_r1_640_703_6_6_n_0;
  wire lB_reg_r1_640_703_7_7_n_0;
  wire lB_reg_r1_64_127_0_2_i_1__1_n_0;
  wire lB_reg_r1_64_127_0_2_n_0;
  wire lB_reg_r1_64_127_0_2_n_1;
  wire lB_reg_r1_64_127_0_2_n_2;
  wire lB_reg_r1_64_127_3_5_n_0;
  wire lB_reg_r1_64_127_3_5_n_1;
  wire lB_reg_r1_64_127_3_5_n_2;
  wire lB_reg_r1_64_127_6_6_n_0;
  wire lB_reg_r1_64_127_7_7_n_0;
  wire lB_reg_r2_0_63_0_2_n_0;
  wire lB_reg_r2_0_63_0_2_n_1;
  wire lB_reg_r2_0_63_0_2_n_2;
  wire lB_reg_r2_0_63_3_5_n_0;
  wire lB_reg_r2_0_63_3_5_n_1;
  wire lB_reg_r2_0_63_3_5_n_2;
  wire lB_reg_r2_0_63_6_6_n_0;
  wire lB_reg_r2_0_63_7_7_n_0;
  wire lB_reg_r2_128_191_0_2_n_0;
  wire lB_reg_r2_128_191_0_2_n_1;
  wire lB_reg_r2_128_191_0_2_n_2;
  wire lB_reg_r2_128_191_3_5_n_0;
  wire lB_reg_r2_128_191_3_5_n_1;
  wire lB_reg_r2_128_191_3_5_n_2;
  wire lB_reg_r2_128_191_6_6_n_0;
  wire lB_reg_r2_128_191_7_7_n_0;
  wire lB_reg_r2_192_255_0_2_n_0;
  wire lB_reg_r2_192_255_0_2_n_1;
  wire lB_reg_r2_192_255_0_2_n_2;
  wire lB_reg_r2_192_255_3_5_n_0;
  wire lB_reg_r2_192_255_3_5_n_1;
  wire lB_reg_r2_192_255_3_5_n_2;
  wire lB_reg_r2_192_255_6_6_n_0;
  wire lB_reg_r2_192_255_7_7_n_0;
  wire lB_reg_r2_256_319_0_2_n_0;
  wire lB_reg_r2_256_319_0_2_n_1;
  wire lB_reg_r2_256_319_0_2_n_2;
  wire lB_reg_r2_256_319_3_5_n_0;
  wire lB_reg_r2_256_319_3_5_n_1;
  wire lB_reg_r2_256_319_3_5_n_2;
  wire lB_reg_r2_256_319_6_6_n_0;
  wire lB_reg_r2_256_319_7_7_n_0;
  wire lB_reg_r2_320_383_0_2_n_0;
  wire lB_reg_r2_320_383_0_2_n_1;
  wire lB_reg_r2_320_383_0_2_n_2;
  wire lB_reg_r2_320_383_3_5_n_0;
  wire lB_reg_r2_320_383_3_5_n_1;
  wire lB_reg_r2_320_383_3_5_n_2;
  wire lB_reg_r2_320_383_6_6_n_0;
  wire lB_reg_r2_320_383_7_7_n_0;
  wire lB_reg_r2_384_447_0_2_n_0;
  wire lB_reg_r2_384_447_0_2_n_1;
  wire lB_reg_r2_384_447_0_2_n_2;
  wire lB_reg_r2_384_447_3_5_n_0;
  wire lB_reg_r2_384_447_3_5_n_1;
  wire lB_reg_r2_384_447_3_5_n_2;
  wire lB_reg_r2_384_447_6_6_n_0;
  wire lB_reg_r2_384_447_7_7_n_0;
  wire lB_reg_r2_448_511_0_2_n_0;
  wire lB_reg_r2_448_511_0_2_n_1;
  wire lB_reg_r2_448_511_0_2_n_2;
  wire lB_reg_r2_448_511_3_5_n_0;
  wire lB_reg_r2_448_511_3_5_n_1;
  wire lB_reg_r2_448_511_3_5_n_2;
  wire lB_reg_r2_448_511_6_6_n_0;
  wire lB_reg_r2_448_511_7_7_n_0;
  wire lB_reg_r2_512_575_0_2_n_0;
  wire lB_reg_r2_512_575_0_2_n_1;
  wire lB_reg_r2_512_575_0_2_n_2;
  wire lB_reg_r2_512_575_3_5_n_0;
  wire lB_reg_r2_512_575_3_5_n_1;
  wire lB_reg_r2_512_575_3_5_n_2;
  wire lB_reg_r2_512_575_6_6_n_0;
  wire lB_reg_r2_512_575_7_7_n_0;
  wire lB_reg_r2_576_639_0_2_n_0;
  wire lB_reg_r2_576_639_0_2_n_1;
  wire lB_reg_r2_576_639_0_2_n_2;
  wire lB_reg_r2_576_639_3_5_n_0;
  wire lB_reg_r2_576_639_3_5_n_1;
  wire lB_reg_r2_576_639_3_5_n_2;
  wire lB_reg_r2_576_639_6_6_n_0;
  wire lB_reg_r2_576_639_7_7_n_0;
  wire lB_reg_r2_640_703_0_2_n_0;
  wire lB_reg_r2_640_703_0_2_n_1;
  wire lB_reg_r2_640_703_0_2_n_2;
  wire lB_reg_r2_640_703_3_5_n_0;
  wire lB_reg_r2_640_703_3_5_n_1;
  wire lB_reg_r2_640_703_3_5_n_2;
  wire lB_reg_r2_640_703_6_6_n_0;
  wire lB_reg_r2_640_703_7_7_n_0;
  wire lB_reg_r2_64_127_0_2_n_0;
  wire lB_reg_r2_64_127_0_2_n_1;
  wire lB_reg_r2_64_127_0_2_n_2;
  wire lB_reg_r2_64_127_3_5_n_0;
  wire lB_reg_r2_64_127_3_5_n_1;
  wire lB_reg_r2_64_127_3_5_n_2;
  wire lB_reg_r2_64_127_6_6_n_0;
  wire lB_reg_r2_64_127_7_7_n_0;
  wire lB_reg_r3_0_63_0_2_i_1_n_0;
  wire lB_reg_r3_0_63_0_2_i_2_n_0;
  wire lB_reg_r3_0_63_0_2_i_3_n_0;
  wire lB_reg_r3_0_63_0_2_i_4_n_0;
  wire lB_reg_r3_0_63_0_2_i_5_n_0;
  wire lB_reg_r3_0_63_0_2_n_0;
  wire lB_reg_r3_0_63_0_2_n_1;
  wire lB_reg_r3_0_63_0_2_n_2;
  wire lB_reg_r3_0_63_3_5_n_0;
  wire lB_reg_r3_0_63_3_5_n_1;
  wire lB_reg_r3_0_63_3_5_n_2;
  wire lB_reg_r3_0_63_6_6_n_0;
  wire lB_reg_r3_0_63_7_7_n_0;
  wire lB_reg_r3_128_191_0_2_n_0;
  wire lB_reg_r3_128_191_0_2_n_1;
  wire lB_reg_r3_128_191_0_2_n_2;
  wire lB_reg_r3_128_191_3_5_n_0;
  wire lB_reg_r3_128_191_3_5_n_1;
  wire lB_reg_r3_128_191_3_5_n_2;
  wire lB_reg_r3_128_191_6_6_n_0;
  wire lB_reg_r3_128_191_7_7_n_0;
  wire lB_reg_r3_192_255_0_2_n_0;
  wire lB_reg_r3_192_255_0_2_n_1;
  wire lB_reg_r3_192_255_0_2_n_2;
  wire lB_reg_r3_192_255_3_5_n_0;
  wire lB_reg_r3_192_255_3_5_n_1;
  wire lB_reg_r3_192_255_3_5_n_2;
  wire lB_reg_r3_192_255_6_6_n_0;
  wire lB_reg_r3_192_255_7_7_n_0;
  wire lB_reg_r3_256_319_0_2_n_0;
  wire lB_reg_r3_256_319_0_2_n_1;
  wire lB_reg_r3_256_319_0_2_n_2;
  wire lB_reg_r3_256_319_3_5_n_0;
  wire lB_reg_r3_256_319_3_5_n_1;
  wire lB_reg_r3_256_319_3_5_n_2;
  wire lB_reg_r3_256_319_6_6_n_0;
  wire lB_reg_r3_256_319_7_7_n_0;
  wire lB_reg_r3_320_383_0_2_n_0;
  wire lB_reg_r3_320_383_0_2_n_1;
  wire lB_reg_r3_320_383_0_2_n_2;
  wire lB_reg_r3_320_383_3_5_n_0;
  wire lB_reg_r3_320_383_3_5_n_1;
  wire lB_reg_r3_320_383_3_5_n_2;
  wire lB_reg_r3_320_383_6_6_n_0;
  wire lB_reg_r3_320_383_7_7_n_0;
  wire lB_reg_r3_384_447_0_2_n_0;
  wire lB_reg_r3_384_447_0_2_n_1;
  wire lB_reg_r3_384_447_0_2_n_2;
  wire lB_reg_r3_384_447_3_5_n_0;
  wire lB_reg_r3_384_447_3_5_n_1;
  wire lB_reg_r3_384_447_3_5_n_2;
  wire lB_reg_r3_384_447_6_6_n_0;
  wire lB_reg_r3_384_447_7_7_n_0;
  wire lB_reg_r3_448_511_0_2_n_0;
  wire lB_reg_r3_448_511_0_2_n_1;
  wire lB_reg_r3_448_511_0_2_n_2;
  wire lB_reg_r3_448_511_3_5_n_0;
  wire lB_reg_r3_448_511_3_5_n_1;
  wire lB_reg_r3_448_511_3_5_n_2;
  wire lB_reg_r3_448_511_6_6_n_0;
  wire lB_reg_r3_448_511_7_7_n_0;
  wire lB_reg_r3_512_575_0_2_n_0;
  wire lB_reg_r3_512_575_0_2_n_1;
  wire lB_reg_r3_512_575_0_2_n_2;
  wire lB_reg_r3_512_575_3_5_n_0;
  wire lB_reg_r3_512_575_3_5_n_1;
  wire lB_reg_r3_512_575_3_5_n_2;
  wire lB_reg_r3_512_575_6_6_n_0;
  wire lB_reg_r3_512_575_7_7_n_0;
  wire lB_reg_r3_576_639_0_2_n_0;
  wire lB_reg_r3_576_639_0_2_n_1;
  wire lB_reg_r3_576_639_0_2_n_2;
  wire lB_reg_r3_576_639_3_5_n_0;
  wire lB_reg_r3_576_639_3_5_n_1;
  wire lB_reg_r3_576_639_3_5_n_2;
  wire lB_reg_r3_576_639_6_6_n_0;
  wire lB_reg_r3_576_639_7_7_n_0;
  wire lB_reg_r3_640_703_0_2_n_0;
  wire lB_reg_r3_640_703_0_2_n_1;
  wire lB_reg_r3_640_703_0_2_n_2;
  wire lB_reg_r3_640_703_3_5_n_0;
  wire lB_reg_r3_640_703_3_5_n_1;
  wire lB_reg_r3_640_703_3_5_n_2;
  wire lB_reg_r3_640_703_6_6_n_0;
  wire lB_reg_r3_640_703_7_7_n_0;
  wire lB_reg_r3_64_127_0_2_n_0;
  wire lB_reg_r3_64_127_0_2_n_1;
  wire lB_reg_r3_64_127_0_2_n_2;
  wire lB_reg_r3_64_127_3_5_n_0;
  wire lB_reg_r3_64_127_3_5_n_1;
  wire lB_reg_r3_64_127_3_5_n_2;
  wire lB_reg_r3_64_127_6_6_n_0;
  wire lB_reg_r3_64_127_7_7_n_0;
  wire [0:0]lineBuffDataValid;
  wire [0:0]lineBuffReadData;
  wire \mulData[0][0]_i_18_n_0 ;
  wire \mulData[0][0]_i_19_n_0 ;
  wire \mulData[0][0]_i_20_n_0 ;
  wire \mulData[0][0]_i_21_n_0 ;
  wire \mulData[0][0]_i_8_n_0 ;
  wire \mulData[0][0]_i_9_n_0 ;
  wire \mulData[0][1]_i_18_n_0 ;
  wire \mulData[0][1]_i_19_n_0 ;
  wire \mulData[0][1]_i_20_n_0 ;
  wire \mulData[0][1]_i_21_n_0 ;
  wire \mulData[0][1]_i_8_n_0 ;
  wire \mulData[0][1]_i_9_n_0 ;
  wire \mulData[0][2]_i_18_n_0 ;
  wire \mulData[0][2]_i_19_n_0 ;
  wire \mulData[0][2]_i_20_n_0 ;
  wire \mulData[0][2]_i_21_n_0 ;
  wire \mulData[0][2]_i_8_n_0 ;
  wire \mulData[0][2]_i_9_n_0 ;
  wire \mulData[0][3]_i_18_n_0 ;
  wire \mulData[0][3]_i_19_n_0 ;
  wire \mulData[0][3]_i_20_n_0 ;
  wire \mulData[0][3]_i_21_n_0 ;
  wire \mulData[0][3]_i_8_n_0 ;
  wire \mulData[0][3]_i_9_n_0 ;
  wire \mulData[0][4]_i_18_n_0 ;
  wire \mulData[0][4]_i_19_n_0 ;
  wire \mulData[0][4]_i_20_n_0 ;
  wire \mulData[0][4]_i_21_n_0 ;
  wire \mulData[0][4]_i_8_n_0 ;
  wire \mulData[0][4]_i_9_n_0 ;
  wire \mulData[0][5]_i_18_n_0 ;
  wire \mulData[0][5]_i_19_n_0 ;
  wire \mulData[0][5]_i_20_n_0 ;
  wire \mulData[0][5]_i_21_n_0 ;
  wire \mulData[0][5]_i_8_n_0 ;
  wire \mulData[0][5]_i_9_n_0 ;
  wire \mulData[0][6]_i_18_n_0 ;
  wire \mulData[0][6]_i_19_n_0 ;
  wire \mulData[0][6]_i_20_n_0 ;
  wire \mulData[0][6]_i_21_n_0 ;
  wire \mulData[0][6]_i_8_n_0 ;
  wire \mulData[0][6]_i_9_n_0 ;
  wire \mulData[0][7]_i_10_n_0 ;
  wire [7:0]\mulData[0][7]_i_11_0 ;
  wire \mulData[0][7]_i_11_n_0 ;
  wire \mulData[0][7]_i_25_n_0 ;
  wire \mulData[0][7]_i_26_n_0 ;
  wire \mulData[0][7]_i_27_n_0 ;
  wire \mulData[0][7]_i_28_n_0 ;
  wire \mulData[0][7]_i_29_n_0 ;
  wire \mulData[0][7]_i_30_n_0 ;
  wire \mulData[0][7]_i_31_n_0 ;
  wire \mulData[0][7]_i_9_n_0 ;
  wire \mulData[2][0]_i_10_n_0 ;
  wire \mulData[2][0]_i_11_n_0 ;
  wire \mulData[2][0]_i_9_n_0 ;
  wire \mulData[2][1]_i_10_n_0 ;
  wire \mulData[2][1]_i_11_n_0 ;
  wire \mulData[2][1]_i_9_n_0 ;
  wire \mulData[2][2]_i_10_n_0 ;
  wire \mulData[2][2]_i_11_n_0 ;
  wire \mulData[2][2]_i_9_n_0 ;
  wire \mulData[2][3]_i_10_n_0 ;
  wire \mulData[2][3]_i_11_n_0 ;
  wire \mulData[2][3]_i_9_n_0 ;
  wire \mulData[2][4]_i_10_n_0 ;
  wire \mulData[2][4]_i_11_n_0 ;
  wire \mulData[2][4]_i_9_n_0 ;
  wire \mulData[2][5]_i_10_n_0 ;
  wire \mulData[2][5]_i_11_n_0 ;
  wire \mulData[2][5]_i_9_n_0 ;
  wire \mulData[2][6]_i_10_n_0 ;
  wire \mulData[2][6]_i_11_n_0 ;
  wire \mulData[2][6]_i_9_n_0 ;
  wire \mulData[2][7]_i_10_n_0 ;
  wire \mulData[2][7]_i_11_n_0 ;
  wire \mulData[2][7]_i_9_n_0 ;
  wire \mulData[7][1]_i_12_n_0 ;
  wire \mulData[7][1]_i_13_n_0 ;
  wire \mulData[7][1]_i_26_n_0 ;
  wire \mulData[7][1]_i_27_n_0 ;
  wire \mulData[7][1]_i_28_n_0 ;
  wire \mulData[7][1]_i_29_n_0 ;
  wire \mulData[7][2]_i_12_n_0 ;
  wire \mulData[7][2]_i_13_n_0 ;
  wire \mulData[7][2]_i_26_n_0 ;
  wire \mulData[7][2]_i_27_n_0 ;
  wire \mulData[7][2]_i_28_n_0 ;
  wire \mulData[7][2]_i_29_n_0 ;
  wire \mulData[7][3]_i_12_n_0 ;
  wire \mulData[7][3]_i_13_n_0 ;
  wire \mulData[7][3]_i_26_n_0 ;
  wire \mulData[7][3]_i_27_n_0 ;
  wire \mulData[7][3]_i_28_n_0 ;
  wire \mulData[7][3]_i_29_n_0 ;
  wire \mulData[7][4]_i_12_n_0 ;
  wire \mulData[7][4]_i_13_n_0 ;
  wire \mulData[7][4]_i_26_n_0 ;
  wire \mulData[7][4]_i_27_n_0 ;
  wire \mulData[7][4]_i_28_n_0 ;
  wire \mulData[7][4]_i_29_n_0 ;
  wire \mulData[7][5]_i_12_n_0 ;
  wire \mulData[7][5]_i_13_n_0 ;
  wire \mulData[7][5]_i_26_n_0 ;
  wire \mulData[7][5]_i_27_n_0 ;
  wire \mulData[7][5]_i_28_n_0 ;
  wire \mulData[7][5]_i_29_n_0 ;
  wire \mulData[7][6]_i_12_n_0 ;
  wire \mulData[7][6]_i_13_n_0 ;
  wire \mulData[7][6]_i_26_n_0 ;
  wire \mulData[7][6]_i_27_n_0 ;
  wire \mulData[7][6]_i_28_n_0 ;
  wire \mulData[7][6]_i_29_n_0 ;
  wire \mulData[7][7]_i_12_n_0 ;
  wire \mulData[7][7]_i_13_n_0 ;
  wire \mulData[7][7]_i_26_n_0 ;
  wire \mulData[7][7]_i_27_n_0 ;
  wire \mulData[7][7]_i_28_n_0 ;
  wire \mulData[7][7]_i_29_n_0 ;
  wire \mulData[7][8]_i_16_n_0 ;
  wire \mulData[7][8]_i_17_n_0 ;
  wire \mulData[7][8]_i_33_n_0 ;
  wire \mulData[7][8]_i_34_n_0 ;
  wire \mulData[7][8]_i_35_n_0 ;
  wire \mulData[7][8]_i_37_n_0 ;
  wire [7:0]out_data0;
  wire [7:0]out_data00_out;
  wire [7:0]out_data02_out;
  wire out_tvalid;
  wire [9:6]plusOp;
  wire [9:0]rdPtr;
  wire \rdPtr[6]_i_2_n_0 ;
  wire \rdPtr[7]_i_2_n_0 ;
  wire [9:0]rdPtr__0;
  wire \rdPtr_reg[0]_rep_n_0 ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [10:0]wrPtr;
  wire \wrPtr[10]_i_3_n_0 ;
  wire \wrPtr[6]_i_2_n_0 ;
  wire \wrPtr_reg_n_0_[0] ;
  wire \wrPtr_reg_n_0_[10] ;
  wire \wrPtr_reg_n_0_[1] ;
  wire \wrPtr_reg_n_0_[2] ;
  wire \wrPtr_reg_n_0_[3] ;
  wire \wrPtr_reg_n_0_[4] ;
  wire \wrPtr_reg_n_0_[5] ;
  wire \wrPtr_reg_n_0_[6] ;
  wire \wrPtr_reg_n_0_[7] ;
  wire \wrPtr_reg_n_0_[8] ;
  wire \wrPtr_reg_n_0_[9] ;
  wire NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \index[3]_i_1 
       (.I0(s_axi_aresetn),
        .O(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_0_2_n_0),
        .DOB(lB_reg_r1_0_63_0_2_n_1),
        .DOC(lB_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    lB_reg_r1_0_63_0_2_i_1__1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_3_5_n_0),
        .DOB(lB_reg_r1_0_63_3_5_n_1),
        .DOC(lB_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r1_0_63_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r1_0_63_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_0_2_n_0),
        .DOB(lB_reg_r1_128_191_0_2_n_1),
        .DOC(lB_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_128_191_0_2_i_1__1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[7] ),
        .O(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_3_5_n_0),
        .DOB(lB_reg_r1_128_191_3_5_n_1),
        .DOC(lB_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r1_128_191_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r1_128_191_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_0_2_n_0),
        .DOB(lB_reg_r1_192_255_0_2_n_1),
        .DOC(lB_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_192_255_0_2_i_1__1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_3_5_n_0),
        .DOB(lB_reg_r1_192_255_3_5_n_1),
        .DOC(lB_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r1_192_255_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r1_192_255_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_0_2_n_0),
        .DOB(lB_reg_r1_256_319_0_2_n_1),
        .DOC(lB_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_256_319_0_2_i_1__1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_3_5_n_0),
        .DOB(lB_reg_r1_256_319_3_5_n_1),
        .DOC(lB_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r1_256_319_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r1_256_319_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_0_2_n_0),
        .DOB(lB_reg_r1_320_383_0_2_n_1),
        .DOC(lB_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_320_383_0_2_i_1__1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_3_5_n_0),
        .DOB(lB_reg_r1_320_383_3_5_n_1),
        .DOC(lB_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r1_320_383_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r1_320_383_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_0_2_n_0),
        .DOB(lB_reg_r1_384_447_0_2_n_1),
        .DOC(lB_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_384_447_0_2_i_1__1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_3_5_n_0),
        .DOB(lB_reg_r1_384_447_3_5_n_1),
        .DOC(lB_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r1_384_447_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r1_384_447_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_0_2_n_0),
        .DOB(lB_reg_r1_448_511_0_2_n_1),
        .DOC(lB_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    lB_reg_r1_448_511_0_2_i_1__1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(s_axi_aresetn),
        .I4(lineBuffDataValid),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_3_5_n_0),
        .DOB(lB_reg_r1_448_511_3_5_n_1),
        .DOC(lB_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r1_448_511_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r1_448_511_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_0_2_n_0),
        .DOB(lB_reg_r1_512_575_0_2_n_1),
        .DOC(lB_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_512_575_0_2_i_1__1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .I5(\wrPtr_reg_n_0_[9] ),
        .O(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_3_5_n_0),
        .DOB(lB_reg_r1_512_575_3_5_n_1),
        .DOC(lB_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r1_512_575_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r1_512_575_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_0_2_n_0),
        .DOB(lB_reg_r1_576_639_0_2_n_1),
        .DOC(lB_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_576_639_0_2_i_1__1
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_3_5_n_0),
        .DOB(lB_reg_r1_576_639_3_5_n_1),
        .DOC(lB_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r1_576_639_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r1_576_639_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_0_2_n_0),
        .DOB(lB_reg_r1_640_703_0_2_n_1),
        .DOC(lB_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_640_703_0_2_i_1__1
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_3_5_n_0),
        .DOB(lB_reg_r1_640_703_3_5_n_1),
        .DOC(lB_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r1_640_703_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r1_640_703_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_0_2_n_0),
        .DOB(lB_reg_r1_64_127_0_2_n_1),
        .DOC(lB_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_64_127_0_2_i_1__1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_3_5_n_0),
        .DOB(lB_reg_r1_64_127_3_5_n_1),
        .DOC(lB_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r1_64_127_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r1_64_127_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_0_2_n_0),
        .DOB(lB_reg_r2_0_63_0_2_n_1),
        .DOC(lB_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    lB_reg_r2_0_63_0_2_i_1
       (.I0(rdPtr[0]),
        .I1(rdPtr[3]),
        .I2(rdPtr[1]),
        .I3(rdPtr[2]),
        .I4(rdPtr[4]),
        .I5(rdPtr[5]),
        .O(rdPtr__0[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r2_0_63_0_2_i_2
       (.I0(rdPtr[0]),
        .I1(rdPtr[2]),
        .I2(rdPtr[1]),
        .I3(rdPtr[3]),
        .I4(rdPtr[4]),
        .O(rdPtr__0[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r2_0_63_0_2_i_3
       (.I0(rdPtr[0]),
        .I1(rdPtr[1]),
        .I2(rdPtr[2]),
        .I3(rdPtr[3]),
        .O(rdPtr__0[3]));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r2_0_63_0_2_i_4
       (.I0(rdPtr[1]),
        .I1(rdPtr[0]),
        .I2(rdPtr[2]),
        .O(rdPtr__0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r2_0_63_0_2_i_5
       (.I0(rdPtr[0]),
        .I1(rdPtr[1]),
        .O(rdPtr__0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r2_0_63_0_2_i_6
       (.I0(rdPtr[0]),
        .O(rdPtr__0[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_3_5_n_0),
        .DOB(lB_reg_r2_0_63_3_5_n_1),
        .DOC(lB_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r2_0_63_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r2_0_63_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_0_2_n_0),
        .DOB(lB_reg_r2_128_191_0_2_n_1),
        .DOC(lB_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_3_5_n_0),
        .DOB(lB_reg_r2_128_191_3_5_n_1),
        .DOC(lB_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r2_128_191_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r2_128_191_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_0_2_n_0),
        .DOB(lB_reg_r2_192_255_0_2_n_1),
        .DOC(lB_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_3_5_n_0),
        .DOB(lB_reg_r2_192_255_3_5_n_1),
        .DOC(lB_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r2_192_255_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r2_192_255_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_0_2_n_0),
        .DOB(lB_reg_r2_256_319_0_2_n_1),
        .DOC(lB_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_3_5_n_0),
        .DOB(lB_reg_r2_256_319_3_5_n_1),
        .DOC(lB_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r2_256_319_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r2_256_319_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_0_2_n_0),
        .DOB(lB_reg_r2_320_383_0_2_n_1),
        .DOC(lB_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_3_5_n_0),
        .DOB(lB_reg_r2_320_383_3_5_n_1),
        .DOC(lB_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r2_320_383_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r2_320_383_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_0_2_n_0),
        .DOB(lB_reg_r2_384_447_0_2_n_1),
        .DOC(lB_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_3_5_n_0),
        .DOB(lB_reg_r2_384_447_3_5_n_1),
        .DOC(lB_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r2_384_447_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r2_384_447_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_0_2_n_0),
        .DOB(lB_reg_r2_448_511_0_2_n_1),
        .DOC(lB_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_3_5_n_0),
        .DOB(lB_reg_r2_448_511_3_5_n_1),
        .DOC(lB_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r2_448_511_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r2_448_511_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_0_2_n_0),
        .DOB(lB_reg_r2_512_575_0_2_n_1),
        .DOC(lB_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_3_5_n_0),
        .DOB(lB_reg_r2_512_575_3_5_n_1),
        .DOC(lB_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r2_512_575_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r2_512_575_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_0_2_n_0),
        .DOB(lB_reg_r2_576_639_0_2_n_1),
        .DOC(lB_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_3_5_n_0),
        .DOB(lB_reg_r2_576_639_3_5_n_1),
        .DOC(lB_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r2_576_639_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r2_576_639_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_0_2_n_0),
        .DOB(lB_reg_r2_640_703_0_2_n_1),
        .DOC(lB_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_3_5_n_0),
        .DOB(lB_reg_r2_640_703_3_5_n_1),
        .DOC(lB_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r2_640_703_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r2_640_703_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_0_2_n_0),
        .DOB(lB_reg_r2_64_127_0_2_n_1),
        .DOC(lB_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_3_5_n_0),
        .DOB(lB_reg_r2_64_127_3_5_n_1),
        .DOC(lB_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r2_64_127_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r2_64_127_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_0_2_n_0),
        .DOB(lB_reg_r3_0_63_0_2_n_1),
        .DOC(lB_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r3_0_63_0_2_i_1
       (.I0(rdPtr[4]),
        .I1(rdPtr[2]),
        .I2(rdPtr[1]),
        .I3(rdPtr[3]),
        .I4(rdPtr[5]),
        .O(lB_reg_r3_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r3_0_63_0_2_i_2
       (.I0(rdPtr[3]),
        .I1(rdPtr[1]),
        .I2(rdPtr[2]),
        .I3(rdPtr[4]),
        .O(lB_reg_r3_0_63_0_2_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r3_0_63_0_2_i_3
       (.I0(rdPtr[2]),
        .I1(rdPtr[1]),
        .I2(rdPtr[3]),
        .O(lB_reg_r3_0_63_0_2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r3_0_63_0_2_i_4
       (.I0(rdPtr[1]),
        .I1(rdPtr[2]),
        .O(lB_reg_r3_0_63_0_2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r3_0_63_0_2_i_5
       (.I0(rdPtr[1]),
        .O(lB_reg_r3_0_63_0_2_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_3_5_n_0),
        .DOB(lB_reg_r3_0_63_3_5_n_1),
        .DOC(lB_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r3_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r3_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_0_2_n_0),
        .DOB(lB_reg_r3_128_191_0_2_n_1),
        .DOC(lB_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_3_5_n_0),
        .DOB(lB_reg_r3_128_191_3_5_n_1),
        .DOC(lB_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r3_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r3_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_0_2_n_0),
        .DOB(lB_reg_r3_192_255_0_2_n_1),
        .DOC(lB_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_3_5_n_0),
        .DOB(lB_reg_r3_192_255_3_5_n_1),
        .DOC(lB_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r3_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r3_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_0_2_n_0),
        .DOB(lB_reg_r3_256_319_0_2_n_1),
        .DOC(lB_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_3_5_n_0),
        .DOB(lB_reg_r3_256_319_3_5_n_1),
        .DOC(lB_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r3_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r3_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_0_2_n_0),
        .DOB(lB_reg_r3_320_383_0_2_n_1),
        .DOC(lB_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_3_5_n_0),
        .DOB(lB_reg_r3_320_383_3_5_n_1),
        .DOC(lB_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r3_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r3_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_0_2_n_0),
        .DOB(lB_reg_r3_384_447_0_2_n_1),
        .DOC(lB_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_3_5_n_0),
        .DOB(lB_reg_r3_384_447_3_5_n_1),
        .DOC(lB_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r3_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r3_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_0_2_n_0),
        .DOB(lB_reg_r3_448_511_0_2_n_1),
        .DOC(lB_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_3_5_n_0),
        .DOB(lB_reg_r3_448_511_3_5_n_1),
        .DOC(lB_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r3_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r3_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_0_2_n_0),
        .DOB(lB_reg_r3_512_575_0_2_n_1),
        .DOC(lB_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_3_5_n_0),
        .DOB(lB_reg_r3_512_575_3_5_n_1),
        .DOC(lB_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r3_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r3_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_0_2_n_0),
        .DOB(lB_reg_r3_576_639_0_2_n_1),
        .DOC(lB_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_3_5_n_0),
        .DOB(lB_reg_r3_576_639_3_5_n_1),
        .DOC(lB_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r3_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r3_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_0_2_n_0),
        .DOB(lB_reg_r3_640_703_0_2_n_1),
        .DOC(lB_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_3_5_n_0),
        .DOB(lB_reg_r3_640_703_3_5_n_1),
        .DOC(lB_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r3_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r3_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [0]),
        .DIB(\mulData[0][7]_i_11_0 [1]),
        .DIC(\mulData[0][7]_i_11_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_0_2_n_0),
        .DOB(lB_reg_r3_64_127_0_2_n_1),
        .DOC(lB_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_11_0 [3]),
        .DIB(\mulData[0][7]_i_11_0 [4]),
        .DIC(\mulData[0][7]_i_11_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_3_5_n_0),
        .DOB(lB_reg_r3_64_127_3_5_n_1),
        .DOC(lB_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [6]),
        .DPO(lB_reg_r3_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_11_0 [7]),
        .DPO(lB_reg_r3_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_18 
       (.I0(lB_reg_r3_448_511_0_2_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_0),
        .O(\mulData[0][0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_19 
       (.I0(lB_reg_r3_320_383_0_2_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_0),
        .O(\mulData[0][0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_20 
       (.I0(lB_reg_r3_192_255_0_2_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_0),
        .O(\mulData[0][0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_21 
       (.I0(lB_reg_r3_64_127_0_2_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_0),
        .O(\mulData[0][0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][0]_i_8 
       (.I0(\mulData[0][0]_i_18_n_0 ),
        .I1(\mulData[0][0]_i_19_n_0 ),
        .I2(\mulData[0][7]_i_27_n_0 ),
        .I3(\mulData[0][0]_i_20_n_0 ),
        .I4(\mulData[0][7]_i_29_n_0 ),
        .I5(\mulData[0][0]_i_21_n_0 ),
        .O(\mulData[0][0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][0]_i_9 
       (.I0(lB_reg_r3_512_575_0_2_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_0),
        .I3(\mulData[0][7]_i_29_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_0),
        .I5(\mulData[0][7]_i_27_n_0 ),
        .O(\mulData[0][0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_18 
       (.I0(lB_reg_r3_448_511_0_2_n_1),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_1),
        .O(\mulData[0][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_19 
       (.I0(lB_reg_r3_320_383_0_2_n_1),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_1),
        .O(\mulData[0][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_20 
       (.I0(lB_reg_r3_192_255_0_2_n_1),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_1),
        .O(\mulData[0][1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_21 
       (.I0(lB_reg_r3_64_127_0_2_n_1),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_1),
        .O(\mulData[0][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][1]_i_8 
       (.I0(\mulData[0][1]_i_18_n_0 ),
        .I1(\mulData[0][1]_i_19_n_0 ),
        .I2(\mulData[0][7]_i_27_n_0 ),
        .I3(\mulData[0][1]_i_20_n_0 ),
        .I4(\mulData[0][7]_i_29_n_0 ),
        .I5(\mulData[0][1]_i_21_n_0 ),
        .O(\mulData[0][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][1]_i_9 
       (.I0(lB_reg_r3_512_575_0_2_n_1),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_1),
        .I3(\mulData[0][7]_i_29_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_1),
        .I5(\mulData[0][7]_i_27_n_0 ),
        .O(\mulData[0][1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_18 
       (.I0(lB_reg_r3_448_511_0_2_n_2),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_2),
        .O(\mulData[0][2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_19 
       (.I0(lB_reg_r3_320_383_0_2_n_2),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_2),
        .O(\mulData[0][2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_20 
       (.I0(lB_reg_r3_192_255_0_2_n_2),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_2),
        .O(\mulData[0][2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_21 
       (.I0(lB_reg_r3_64_127_0_2_n_2),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_2),
        .O(\mulData[0][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][2]_i_8 
       (.I0(\mulData[0][2]_i_18_n_0 ),
        .I1(\mulData[0][2]_i_19_n_0 ),
        .I2(\mulData[0][7]_i_27_n_0 ),
        .I3(\mulData[0][2]_i_20_n_0 ),
        .I4(\mulData[0][7]_i_29_n_0 ),
        .I5(\mulData[0][2]_i_21_n_0 ),
        .O(\mulData[0][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][2]_i_9 
       (.I0(lB_reg_r3_512_575_0_2_n_2),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_2),
        .I3(\mulData[0][7]_i_29_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_2),
        .I5(\mulData[0][7]_i_27_n_0 ),
        .O(\mulData[0][2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_18 
       (.I0(lB_reg_r3_448_511_3_5_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_0),
        .O(\mulData[0][3]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_19 
       (.I0(lB_reg_r3_320_383_3_5_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_0),
        .O(\mulData[0][3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_20 
       (.I0(lB_reg_r3_192_255_3_5_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_0),
        .O(\mulData[0][3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_21 
       (.I0(lB_reg_r3_64_127_3_5_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_0),
        .O(\mulData[0][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][3]_i_8 
       (.I0(\mulData[0][3]_i_18_n_0 ),
        .I1(\mulData[0][3]_i_19_n_0 ),
        .I2(\mulData[0][7]_i_27_n_0 ),
        .I3(\mulData[0][3]_i_20_n_0 ),
        .I4(\mulData[0][7]_i_29_n_0 ),
        .I5(\mulData[0][3]_i_21_n_0 ),
        .O(\mulData[0][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][3]_i_9 
       (.I0(lB_reg_r3_512_575_3_5_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_0),
        .I3(\mulData[0][7]_i_29_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_0),
        .I5(\mulData[0][7]_i_27_n_0 ),
        .O(\mulData[0][3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_18 
       (.I0(lB_reg_r3_448_511_3_5_n_1),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_1),
        .O(\mulData[0][4]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_19 
       (.I0(lB_reg_r3_320_383_3_5_n_1),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_1),
        .O(\mulData[0][4]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_20 
       (.I0(lB_reg_r3_192_255_3_5_n_1),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_1),
        .O(\mulData[0][4]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_21 
       (.I0(lB_reg_r3_64_127_3_5_n_1),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_1),
        .O(\mulData[0][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][4]_i_8 
       (.I0(\mulData[0][4]_i_18_n_0 ),
        .I1(\mulData[0][4]_i_19_n_0 ),
        .I2(\mulData[0][7]_i_27_n_0 ),
        .I3(\mulData[0][4]_i_20_n_0 ),
        .I4(\mulData[0][7]_i_29_n_0 ),
        .I5(\mulData[0][4]_i_21_n_0 ),
        .O(\mulData[0][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][4]_i_9 
       (.I0(lB_reg_r3_512_575_3_5_n_1),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_1),
        .I3(\mulData[0][7]_i_29_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_1),
        .I5(\mulData[0][7]_i_27_n_0 ),
        .O(\mulData[0][4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_18 
       (.I0(lB_reg_r3_448_511_3_5_n_2),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_2),
        .O(\mulData[0][5]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_19 
       (.I0(lB_reg_r3_320_383_3_5_n_2),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_2),
        .O(\mulData[0][5]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_20 
       (.I0(lB_reg_r3_192_255_3_5_n_2),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_2),
        .O(\mulData[0][5]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_21 
       (.I0(lB_reg_r3_64_127_3_5_n_2),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_2),
        .O(\mulData[0][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][5]_i_8 
       (.I0(\mulData[0][5]_i_18_n_0 ),
        .I1(\mulData[0][5]_i_19_n_0 ),
        .I2(\mulData[0][7]_i_27_n_0 ),
        .I3(\mulData[0][5]_i_20_n_0 ),
        .I4(\mulData[0][7]_i_29_n_0 ),
        .I5(\mulData[0][5]_i_21_n_0 ),
        .O(\mulData[0][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][5]_i_9 
       (.I0(lB_reg_r3_512_575_3_5_n_2),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_2),
        .I3(\mulData[0][7]_i_29_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_2),
        .I5(\mulData[0][7]_i_27_n_0 ),
        .O(\mulData[0][5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_18 
       (.I0(lB_reg_r3_448_511_6_6_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_384_447_6_6_n_0),
        .O(\mulData[0][6]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_19 
       (.I0(lB_reg_r3_320_383_6_6_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_256_319_6_6_n_0),
        .O(\mulData[0][6]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_20 
       (.I0(lB_reg_r3_192_255_6_6_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_128_191_6_6_n_0),
        .O(\mulData[0][6]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_21 
       (.I0(lB_reg_r3_64_127_6_6_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_0_63_6_6_n_0),
        .O(\mulData[0][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][6]_i_8 
       (.I0(\mulData[0][6]_i_18_n_0 ),
        .I1(\mulData[0][6]_i_19_n_0 ),
        .I2(\mulData[0][7]_i_27_n_0 ),
        .I3(\mulData[0][6]_i_20_n_0 ),
        .I4(\mulData[0][7]_i_29_n_0 ),
        .I5(\mulData[0][6]_i_21_n_0 ),
        .O(\mulData[0][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][6]_i_9 
       (.I0(lB_reg_r3_512_575_6_6_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_576_639_6_6_n_0),
        .I3(\mulData[0][7]_i_29_n_0 ),
        .I4(lB_reg_r3_640_703_6_6_n_0),
        .I5(\mulData[0][7]_i_27_n_0 ),
        .O(\mulData[0][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][7]_i_10 
       (.I0(\mulData[0][7]_i_25_n_0 ),
        .I1(\mulData[0][7]_i_26_n_0 ),
        .I2(\mulData[0][7]_i_27_n_0 ),
        .I3(\mulData[0][7]_i_28_n_0 ),
        .I4(\mulData[0][7]_i_29_n_0 ),
        .I5(\mulData[0][7]_i_30_n_0 ),
        .O(\mulData[0][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][7]_i_11 
       (.I0(lB_reg_r3_512_575_7_7_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_576_639_7_7_n_0),
        .I3(\mulData[0][7]_i_29_n_0 ),
        .I4(lB_reg_r3_640_703_7_7_n_0),
        .I5(\mulData[0][7]_i_27_n_0 ),
        .O(\mulData[0][7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_25 
       (.I0(lB_reg_r3_448_511_7_7_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_384_447_7_7_n_0),
        .O(\mulData[0][7]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_26 
       (.I0(lB_reg_r3_320_383_7_7_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_256_319_7_7_n_0),
        .O(\mulData[0][7]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData[0][7]_i_27 
       (.I0(rdPtr[7]),
        .I1(\rdPtr[7]_i_2_n_0 ),
        .I2(rdPtr[8]),
        .O(\mulData[0][7]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_28 
       (.I0(lB_reg_r3_192_255_7_7_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_128_191_7_7_n_0),
        .O(\mulData[0][7]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mulData[0][7]_i_29 
       (.I0(\rdPtr[7]_i_2_n_0 ),
        .I1(rdPtr[7]),
        .O(\mulData[0][7]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_30 
       (.I0(lB_reg_r3_64_127_7_7_n_0),
        .I1(\mulData[0][7]_i_31_n_0 ),
        .I2(lB_reg_r3_0_63_7_7_n_0),
        .O(\mulData[0][7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mulData[0][7]_i_31 
       (.I0(rdPtr[5]),
        .I1(rdPtr[3]),
        .I2(rdPtr[1]),
        .I3(rdPtr[2]),
        .I4(rdPtr[4]),
        .I5(rdPtr[6]),
        .O(\mulData[0][7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hC6CC)) 
    \mulData[0][7]_i_9 
       (.I0(rdPtr[8]),
        .I1(rdPtr[9]),
        .I2(\rdPtr[7]_i_2_n_0 ),
        .I3(rdPtr[7]),
        .O(\mulData[0][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][0]_i_10 
       (.I0(lB_reg_r1_448_511_0_2_n_0),
        .I1(lB_reg_r1_384_447_0_2_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_0_2_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_0_2_n_0),
        .O(\mulData[2][0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][0]_i_11 
       (.I0(lB_reg_r1_192_255_0_2_n_0),
        .I1(lB_reg_r1_128_191_0_2_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_0_2_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_0_2_n_0),
        .O(\mulData[2][0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][0]_i_3 
       (.I0(\mulData[2][0]_i_9_n_0 ),
        .I1(rdPtr[9]),
        .I2(\mulData[2][0]_i_10_n_0 ),
        .I3(rdPtr[8]),
        .I4(\mulData[2][0]_i_11_n_0 ),
        .O(out_data0[0]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][0]_i_9 
       (.I0(lB_reg_r1_512_575_0_2_n_0),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_0_2_n_0),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_0_2_n_0),
        .I5(rdPtr[8]),
        .O(\mulData[2][0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][1]_i_10 
       (.I0(lB_reg_r1_448_511_0_2_n_1),
        .I1(lB_reg_r1_384_447_0_2_n_1),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_0_2_n_1),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_0_2_n_1),
        .O(\mulData[2][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][1]_i_11 
       (.I0(lB_reg_r1_192_255_0_2_n_1),
        .I1(lB_reg_r1_128_191_0_2_n_1),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_0_2_n_1),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_0_2_n_1),
        .O(\mulData[2][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][1]_i_3 
       (.I0(\mulData[2][1]_i_9_n_0 ),
        .I1(rdPtr[9]),
        .I2(\mulData[2][1]_i_10_n_0 ),
        .I3(rdPtr[8]),
        .I4(\mulData[2][1]_i_11_n_0 ),
        .O(out_data0[1]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][1]_i_9 
       (.I0(lB_reg_r1_512_575_0_2_n_1),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_0_2_n_1),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_0_2_n_1),
        .I5(rdPtr[8]),
        .O(\mulData[2][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][2]_i_10 
       (.I0(lB_reg_r1_448_511_0_2_n_2),
        .I1(lB_reg_r1_384_447_0_2_n_2),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_0_2_n_2),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_0_2_n_2),
        .O(\mulData[2][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][2]_i_11 
       (.I0(lB_reg_r1_192_255_0_2_n_2),
        .I1(lB_reg_r1_128_191_0_2_n_2),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_0_2_n_2),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_0_2_n_2),
        .O(\mulData[2][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][2]_i_3 
       (.I0(\mulData[2][2]_i_9_n_0 ),
        .I1(rdPtr[9]),
        .I2(\mulData[2][2]_i_10_n_0 ),
        .I3(rdPtr[8]),
        .I4(\mulData[2][2]_i_11_n_0 ),
        .O(out_data0[2]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][2]_i_9 
       (.I0(lB_reg_r1_512_575_0_2_n_2),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_0_2_n_2),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_0_2_n_2),
        .I5(rdPtr[8]),
        .O(\mulData[2][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][3]_i_10 
       (.I0(lB_reg_r1_448_511_3_5_n_0),
        .I1(lB_reg_r1_384_447_3_5_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_3_5_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_3_5_n_0),
        .O(\mulData[2][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][3]_i_11 
       (.I0(lB_reg_r1_192_255_3_5_n_0),
        .I1(lB_reg_r1_128_191_3_5_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_3_5_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_3_5_n_0),
        .O(\mulData[2][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][3]_i_3 
       (.I0(\mulData[2][3]_i_9_n_0 ),
        .I1(rdPtr[9]),
        .I2(\mulData[2][3]_i_10_n_0 ),
        .I3(rdPtr[8]),
        .I4(\mulData[2][3]_i_11_n_0 ),
        .O(out_data0[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][3]_i_9 
       (.I0(lB_reg_r1_512_575_3_5_n_0),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_3_5_n_0),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_3_5_n_0),
        .I5(rdPtr[8]),
        .O(\mulData[2][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][4]_i_10 
       (.I0(lB_reg_r1_448_511_3_5_n_1),
        .I1(lB_reg_r1_384_447_3_5_n_1),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_3_5_n_1),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_3_5_n_1),
        .O(\mulData[2][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][4]_i_11 
       (.I0(lB_reg_r1_192_255_3_5_n_1),
        .I1(lB_reg_r1_128_191_3_5_n_1),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_3_5_n_1),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_3_5_n_1),
        .O(\mulData[2][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][4]_i_3 
       (.I0(\mulData[2][4]_i_9_n_0 ),
        .I1(rdPtr[9]),
        .I2(\mulData[2][4]_i_10_n_0 ),
        .I3(rdPtr[8]),
        .I4(\mulData[2][4]_i_11_n_0 ),
        .O(out_data0[4]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][4]_i_9 
       (.I0(lB_reg_r1_512_575_3_5_n_1),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_3_5_n_1),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_3_5_n_1),
        .I5(rdPtr[8]),
        .O(\mulData[2][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][5]_i_10 
       (.I0(lB_reg_r1_448_511_3_5_n_2),
        .I1(lB_reg_r1_384_447_3_5_n_2),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_3_5_n_2),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_3_5_n_2),
        .O(\mulData[2][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][5]_i_11 
       (.I0(lB_reg_r1_192_255_3_5_n_2),
        .I1(lB_reg_r1_128_191_3_5_n_2),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_3_5_n_2),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_3_5_n_2),
        .O(\mulData[2][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][5]_i_3 
       (.I0(\mulData[2][5]_i_9_n_0 ),
        .I1(rdPtr[9]),
        .I2(\mulData[2][5]_i_10_n_0 ),
        .I3(rdPtr[8]),
        .I4(\mulData[2][5]_i_11_n_0 ),
        .O(out_data0[5]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][5]_i_9 
       (.I0(lB_reg_r1_512_575_3_5_n_2),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_3_5_n_2),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_3_5_n_2),
        .I5(rdPtr[8]),
        .O(\mulData[2][5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][6]_i_10 
       (.I0(lB_reg_r1_448_511_6_6_n_0),
        .I1(lB_reg_r1_384_447_6_6_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_6_6_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_6_6_n_0),
        .O(\mulData[2][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][6]_i_11 
       (.I0(lB_reg_r1_192_255_6_6_n_0),
        .I1(lB_reg_r1_128_191_6_6_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_6_6_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_6_6_n_0),
        .O(\mulData[2][6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][6]_i_3 
       (.I0(\mulData[2][6]_i_9_n_0 ),
        .I1(rdPtr[9]),
        .I2(\mulData[2][6]_i_10_n_0 ),
        .I3(rdPtr[8]),
        .I4(\mulData[2][6]_i_11_n_0 ),
        .O(out_data0[6]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][6]_i_9 
       (.I0(lB_reg_r1_512_575_6_6_n_0),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_6_6_n_0),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_6_6_n_0),
        .I5(rdPtr[8]),
        .O(\mulData[2][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][7]_i_10 
       (.I0(lB_reg_r1_448_511_7_7_n_0),
        .I1(lB_reg_r1_384_447_7_7_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_7_7_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_7_7_n_0),
        .O(\mulData[2][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][7]_i_11 
       (.I0(lB_reg_r1_192_255_7_7_n_0),
        .I1(lB_reg_r1_128_191_7_7_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_7_7_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_7_7_n_0),
        .O(\mulData[2][7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][7]_i_3 
       (.I0(\mulData[2][7]_i_9_n_0 ),
        .I1(rdPtr[9]),
        .I2(\mulData[2][7]_i_10_n_0 ),
        .I3(rdPtr[8]),
        .I4(\mulData[2][7]_i_11_n_0 ),
        .O(out_data0[7]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][7]_i_9 
       (.I0(lB_reg_r1_512_575_7_7_n_0),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_7_7_n_0),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_7_7_n_0),
        .I5(rdPtr[8]),
        .O(\mulData[2][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][1]_i_12 
       (.I0(\mulData[7][1]_i_26_n_0 ),
        .I1(\mulData[7][1]_i_27_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData[7][1]_i_28_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData[7][1]_i_29_n_0 ),
        .O(\mulData[7][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][1]_i_13 
       (.I0(lB_reg_r2_512_575_0_2_n_0),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_0_2_n_0),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_0_2_n_0),
        .I5(plusOp[8]),
        .O(\mulData[7][1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_26 
       (.I0(lB_reg_r2_448_511_0_2_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_0_2_n_0),
        .O(\mulData[7][1]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_27 
       (.I0(lB_reg_r2_320_383_0_2_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_0_2_n_0),
        .O(\mulData[7][1]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_28 
       (.I0(lB_reg_r2_192_255_0_2_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_0_2_n_0),
        .O(\mulData[7][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_29 
       (.I0(lB_reg_r2_64_127_0_2_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_0_2_n_0),
        .O(\mulData[7][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][2]_i_12 
       (.I0(\mulData[7][2]_i_26_n_0 ),
        .I1(\mulData[7][2]_i_27_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData[7][2]_i_28_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData[7][2]_i_29_n_0 ),
        .O(\mulData[7][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][2]_i_13 
       (.I0(lB_reg_r2_512_575_0_2_n_1),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_0_2_n_1),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_0_2_n_1),
        .I5(plusOp[8]),
        .O(\mulData[7][2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_26 
       (.I0(lB_reg_r2_448_511_0_2_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_0_2_n_1),
        .O(\mulData[7][2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_27 
       (.I0(lB_reg_r2_320_383_0_2_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_0_2_n_1),
        .O(\mulData[7][2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_28 
       (.I0(lB_reg_r2_192_255_0_2_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_0_2_n_1),
        .O(\mulData[7][2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_29 
       (.I0(lB_reg_r2_64_127_0_2_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_0_2_n_1),
        .O(\mulData[7][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][3]_i_12 
       (.I0(\mulData[7][3]_i_26_n_0 ),
        .I1(\mulData[7][3]_i_27_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData[7][3]_i_28_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData[7][3]_i_29_n_0 ),
        .O(\mulData[7][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][3]_i_13 
       (.I0(lB_reg_r2_512_575_0_2_n_2),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_0_2_n_2),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_0_2_n_2),
        .I5(plusOp[8]),
        .O(\mulData[7][3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_26 
       (.I0(lB_reg_r2_448_511_0_2_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_0_2_n_2),
        .O(\mulData[7][3]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_27 
       (.I0(lB_reg_r2_320_383_0_2_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_0_2_n_2),
        .O(\mulData[7][3]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_28 
       (.I0(lB_reg_r2_192_255_0_2_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_0_2_n_2),
        .O(\mulData[7][3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_29 
       (.I0(lB_reg_r2_64_127_0_2_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_0_2_n_2),
        .O(\mulData[7][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][4]_i_12 
       (.I0(\mulData[7][4]_i_26_n_0 ),
        .I1(\mulData[7][4]_i_27_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData[7][4]_i_28_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData[7][4]_i_29_n_0 ),
        .O(\mulData[7][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][4]_i_13 
       (.I0(lB_reg_r2_512_575_3_5_n_0),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_3_5_n_0),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_3_5_n_0),
        .I5(plusOp[8]),
        .O(\mulData[7][4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_26 
       (.I0(lB_reg_r2_448_511_3_5_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_3_5_n_0),
        .O(\mulData[7][4]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_27 
       (.I0(lB_reg_r2_320_383_3_5_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_3_5_n_0),
        .O(\mulData[7][4]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_28 
       (.I0(lB_reg_r2_192_255_3_5_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_3_5_n_0),
        .O(\mulData[7][4]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_29 
       (.I0(lB_reg_r2_64_127_3_5_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_3_5_n_0),
        .O(\mulData[7][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][5]_i_12 
       (.I0(\mulData[7][5]_i_26_n_0 ),
        .I1(\mulData[7][5]_i_27_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData[7][5]_i_28_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData[7][5]_i_29_n_0 ),
        .O(\mulData[7][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][5]_i_13 
       (.I0(lB_reg_r2_512_575_3_5_n_1),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_3_5_n_1),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_3_5_n_1),
        .I5(plusOp[8]),
        .O(\mulData[7][5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_26 
       (.I0(lB_reg_r2_448_511_3_5_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_3_5_n_1),
        .O(\mulData[7][5]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_27 
       (.I0(lB_reg_r2_320_383_3_5_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_3_5_n_1),
        .O(\mulData[7][5]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_28 
       (.I0(lB_reg_r2_192_255_3_5_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_3_5_n_1),
        .O(\mulData[7][5]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_29 
       (.I0(lB_reg_r2_64_127_3_5_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_3_5_n_1),
        .O(\mulData[7][5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][6]_i_12 
       (.I0(\mulData[7][6]_i_26_n_0 ),
        .I1(\mulData[7][6]_i_27_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData[7][6]_i_28_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData[7][6]_i_29_n_0 ),
        .O(\mulData[7][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][6]_i_13 
       (.I0(lB_reg_r2_512_575_3_5_n_2),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_3_5_n_2),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_3_5_n_2),
        .I5(plusOp[8]),
        .O(\mulData[7][6]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_26 
       (.I0(lB_reg_r2_448_511_3_5_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_3_5_n_2),
        .O(\mulData[7][6]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_27 
       (.I0(lB_reg_r2_320_383_3_5_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_3_5_n_2),
        .O(\mulData[7][6]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_28 
       (.I0(lB_reg_r2_192_255_3_5_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_3_5_n_2),
        .O(\mulData[7][6]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_29 
       (.I0(lB_reg_r2_64_127_3_5_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_3_5_n_2),
        .O(\mulData[7][6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][7]_i_12 
       (.I0(\mulData[7][7]_i_26_n_0 ),
        .I1(\mulData[7][7]_i_27_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData[7][7]_i_28_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData[7][7]_i_29_n_0 ),
        .O(\mulData[7][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][7]_i_13 
       (.I0(lB_reg_r2_512_575_6_6_n_0),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_6_6_n_0),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_6_6_n_0),
        .I5(plusOp[8]),
        .O(\mulData[7][7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_26 
       (.I0(lB_reg_r2_448_511_6_6_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_6_6_n_0),
        .O(\mulData[7][7]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_27 
       (.I0(lB_reg_r2_320_383_6_6_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_6_6_n_0),
        .O(\mulData[7][7]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_28 
       (.I0(lB_reg_r2_192_255_6_6_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_6_6_n_0),
        .O(\mulData[7][7]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_29 
       (.I0(lB_reg_r2_64_127_6_6_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_6_6_n_0),
        .O(\mulData[7][7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    \mulData[7][8]_i_15 
       (.I0(\rdPtr[7]_i_2_n_0 ),
        .I1(rdPtr[0]),
        .I2(rdPtr[8]),
        .I3(rdPtr[9]),
        .I4(rdPtr[7]),
        .O(plusOp[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][8]_i_16 
       (.I0(\mulData[7][8]_i_33_n_0 ),
        .I1(\mulData[7][8]_i_34_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData[7][8]_i_35_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData[7][8]_i_37_n_0 ),
        .O(\mulData[7][8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][8]_i_17 
       (.I0(lB_reg_r2_512_575_7_7_n_0),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_7_7_n_0),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_7_7_n_0),
        .I5(plusOp[8]),
        .O(\mulData[7][8]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_33 
       (.I0(lB_reg_r2_448_511_7_7_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_7_7_n_0),
        .O(\mulData[7][8]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_34 
       (.I0(lB_reg_r2_320_383_7_7_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_7_7_n_0),
        .O(\mulData[7][8]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_35 
       (.I0(lB_reg_r2_192_255_7_7_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_7_7_n_0),
        .O(\mulData[7][8]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData[7][8]_i_36 
       (.I0(rdPtr[0]),
        .I1(\rdPtr[7]_i_2_n_0 ),
        .I2(rdPtr[7]),
        .O(plusOp[7]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_37 
       (.I0(lB_reg_r2_64_127_7_7_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_7_7_n_0),
        .O(\mulData[7][8]_i_37_n_0 ));
  MUXF7 \mulData_reg[0][0]_i_3 
       (.I0(\mulData[0][0]_i_8_n_0 ),
        .I1(\mulData[0][0]_i_9_n_0 ),
        .O(out_data02_out[0]),
        .S(\mulData[0][7]_i_9_n_0 ));
  MUXF7 \mulData_reg[0][1]_i_3 
       (.I0(\mulData[0][1]_i_8_n_0 ),
        .I1(\mulData[0][1]_i_9_n_0 ),
        .O(out_data02_out[1]),
        .S(\mulData[0][7]_i_9_n_0 ));
  MUXF7 \mulData_reg[0][2]_i_3 
       (.I0(\mulData[0][2]_i_8_n_0 ),
        .I1(\mulData[0][2]_i_9_n_0 ),
        .O(out_data02_out[2]),
        .S(\mulData[0][7]_i_9_n_0 ));
  MUXF7 \mulData_reg[0][3]_i_3 
       (.I0(\mulData[0][3]_i_8_n_0 ),
        .I1(\mulData[0][3]_i_9_n_0 ),
        .O(out_data02_out[3]),
        .S(\mulData[0][7]_i_9_n_0 ));
  MUXF7 \mulData_reg[0][4]_i_3 
       (.I0(\mulData[0][4]_i_8_n_0 ),
        .I1(\mulData[0][4]_i_9_n_0 ),
        .O(out_data02_out[4]),
        .S(\mulData[0][7]_i_9_n_0 ));
  MUXF7 \mulData_reg[0][5]_i_3 
       (.I0(\mulData[0][5]_i_8_n_0 ),
        .I1(\mulData[0][5]_i_9_n_0 ),
        .O(out_data02_out[5]),
        .S(\mulData[0][7]_i_9_n_0 ));
  MUXF7 \mulData_reg[0][6]_i_3 
       (.I0(\mulData[0][6]_i_8_n_0 ),
        .I1(\mulData[0][6]_i_9_n_0 ),
        .O(out_data02_out[6]),
        .S(\mulData[0][7]_i_9_n_0 ));
  MUXF7 \mulData_reg[0][7]_i_3 
       (.I0(\mulData[0][7]_i_10_n_0 ),
        .I1(\mulData[0][7]_i_11_n_0 ),
        .O(out_data02_out[7]),
        .S(\mulData[0][7]_i_9_n_0 ));
  MUXF7 \mulData_reg[7][1]_i_5 
       (.I0(\mulData[7][1]_i_12_n_0 ),
        .I1(\mulData[7][1]_i_13_n_0 ),
        .O(out_data00_out[0]),
        .S(plusOp[9]));
  MUXF7 \mulData_reg[7][2]_i_5 
       (.I0(\mulData[7][2]_i_12_n_0 ),
        .I1(\mulData[7][2]_i_13_n_0 ),
        .O(out_data00_out[1]),
        .S(plusOp[9]));
  MUXF7 \mulData_reg[7][3]_i_5 
       (.I0(\mulData[7][3]_i_12_n_0 ),
        .I1(\mulData[7][3]_i_13_n_0 ),
        .O(out_data00_out[2]),
        .S(plusOp[9]));
  MUXF7 \mulData_reg[7][4]_i_5 
       (.I0(\mulData[7][4]_i_12_n_0 ),
        .I1(\mulData[7][4]_i_13_n_0 ),
        .O(out_data00_out[3]),
        .S(plusOp[9]));
  MUXF7 \mulData_reg[7][5]_i_5 
       (.I0(\mulData[7][5]_i_12_n_0 ),
        .I1(\mulData[7][5]_i_13_n_0 ),
        .O(out_data00_out[4]),
        .S(plusOp[9]));
  MUXF7 \mulData_reg[7][6]_i_5 
       (.I0(\mulData[7][6]_i_12_n_0 ),
        .I1(\mulData[7][6]_i_13_n_0 ),
        .O(out_data00_out[5]),
        .S(plusOp[9]));
  MUXF7 \mulData_reg[7][7]_i_5 
       (.I0(\mulData[7][7]_i_12_n_0 ),
        .I1(\mulData[7][7]_i_13_n_0 ),
        .O(out_data00_out[6]),
        .S(plusOp[9]));
  MUXF7 \mulData_reg[7][8]_i_5 
       (.I0(\mulData[7][8]_i_16_n_0 ),
        .I1(\mulData[7][8]_i_17_n_0 ),
        .O(out_data00_out[7]),
        .S(plusOp[9]));
  LUT3 #(
    .INIT(8'hD0)) 
    \rdPtr[5]_i_1 
       (.I0(currentRdLineBuffer[0]),
        .I1(currentRdLineBuffer[1]),
        .I2(E),
        .O(lineBuffReadData));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPtr[6]_i_1 
       (.I0(rdPtr[0]),
        .I1(\rdPtr[6]_i_2_n_0 ),
        .I2(rdPtr[6]),
        .O(plusOp[6]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPtr[6]_i_2 
       (.I0(rdPtr[4]),
        .I1(rdPtr[2]),
        .I2(rdPtr[1]),
        .I3(rdPtr[3]),
        .I4(rdPtr[5]),
        .O(\rdPtr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hBBBB4404)) 
    \rdPtr[7]_i_1 
       (.I0(\rdPtr[7]_i_2_n_0 ),
        .I1(rdPtr[0]),
        .I2(rdPtr[9]),
        .I3(rdPtr[8]),
        .I4(rdPtr[7]),
        .O(rdPtr__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPtr[7]_i_2 
       (.I0(rdPtr[5]),
        .I1(rdPtr[3]),
        .I2(rdPtr[1]),
        .I3(rdPtr[2]),
        .I4(rdPtr[4]),
        .I5(rdPtr[6]),
        .O(\rdPtr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPtr[8]_i_1 
       (.I0(rdPtr[7]),
        .I1(\rdPtr[7]_i_2_n_0 ),
        .I2(rdPtr[0]),
        .I3(rdPtr[8]),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB4F0F0B0)) 
    \rdPtr[9]_i_1 
       (.I0(\rdPtr[7]_i_2_n_0 ),
        .I1(rdPtr[0]),
        .I2(rdPtr[9]),
        .I3(rdPtr[8]),
        .I4(rdPtr[7]),
        .O(rdPtr__0[9]));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(rdPtr[0]),
        .R(SR));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg[0]_rep_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[1]),
        .Q(rdPtr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[2]),
        .Q(rdPtr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[3]),
        .Q(rdPtr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[4]),
        .Q(rdPtr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[5]),
        .Q(rdPtr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(plusOp[6]),
        .Q(rdPtr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[7]),
        .Q(rdPtr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(plusOp[8]),
        .Q(rdPtr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[9]),
        .Q(rdPtr[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPtr[0]_i_1 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .O(wrPtr[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \wrPtr[10]_i_1__1 
       (.I0(currentWrLineBuffer[1]),
        .I1(out_tvalid),
        .I2(currentWrLineBuffer[0]),
        .O(lineBuffDataValid));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPtr[10]_i_2 
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr[10]_i_3_n_0 ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(\wrPtr_reg_n_0_[10] ),
        .O(wrPtr[10]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPtr[10]_i_3 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(\wrPtr[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPtr[1]_i_1 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(wrPtr[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPtr[2]_i_1 
       (.I0(\wrPtr_reg_n_0_[1] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[2] ),
        .O(wrPtr[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPtr[3]_i_1 
       (.I0(\wrPtr_reg_n_0_[2] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[1] ),
        .I3(\wrPtr_reg_n_0_[3] ),
        .O(wrPtr[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPtr[4]_i_1 
       (.I0(\wrPtr_reg_n_0_[3] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .O(wrPtr[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPtr[5]_i_1 
       (.I0(\wrPtr_reg_n_0_[4] ),
        .I1(\wrPtr_reg_n_0_[2] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[1] ),
        .I4(\wrPtr_reg_n_0_[3] ),
        .I5(\wrPtr_reg_n_0_[5] ),
        .O(wrPtr[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPtr[6]_i_1 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(wrPtr[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPtr[6]_i_2 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(\wrPtr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPtr[7]_i_1 
       (.I0(\wrPtr[10]_i_3_n_0 ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[7] ),
        .O(wrPtr[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPtr[8]_i_1 
       (.I0(\wrPtr_reg_n_0_[7] ),
        .I1(\wrPtr[10]_i_3_n_0 ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPtr[9]_i_1 
       (.I0(\wrPtr[10]_i_3_n_0 ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[9] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[9]));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[0]),
        .Q(\wrPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[10] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[10]),
        .Q(\wrPtr_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[1]),
        .Q(\wrPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[2]),
        .Q(\wrPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[3]),
        .Q(\wrPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[4]),
        .Q(\wrPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[5]),
        .Q(\wrPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[6]),
        .Q(\wrPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[7]),
        .Q(\wrPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[8]),
        .Q(\wrPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[9]),
        .Q(\wrPtr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "line_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_line_buffer_0
   (\currentRdLineBuffer_reg[1] ,
    \rdPtr_reg[9]_0 ,
    \rdPtr_reg[9]_1 ,
    \rdPtr_reg[9]_2 ,
    \rdPtr_reg[9]_3 ,
    \rdPtr_reg[9]_4 ,
    \rdPtr_reg[9]_5 ,
    \rdPtr_reg[9]_6 ,
    \rdPtr_reg[9]_7 ,
    \currentRdLineBuffer_reg[1]_0 ,
    \rdPtr_reg[0]_0 ,
    \rdPtr_reg[0]_1 ,
    \rdPtr_reg[0]_2 ,
    \rdPtr_reg[0]_3 ,
    \rdPtr_reg[0]_4 ,
    \rdPtr_reg[0]_5 ,
    \rdPtr_reg[0]_6 ,
    \rdPtr_reg[0]_7 ,
    D,
    \rdPtr_reg[8]_0 ,
    \rdPtr_reg[8]_1 ,
    \rdPtr_reg[8]_2 ,
    \rdPtr_reg[8]_3 ,
    \rdPtr_reg[8]_4 ,
    \rdPtr_reg[8]_5 ,
    \rdPtr_reg[8]_6 ,
    \rdPtr_reg[8]_7 ,
    SR,
    s_axi_aclk,
    out_data0,
    \mulData_reg[2][0] ,
    currentRdLineBuffer,
    \mulData_reg[2][0]_0 ,
    \mulData_reg[2][1] ,
    \mulData_reg[2][1]_0 ,
    \mulData_reg[2][2] ,
    \mulData_reg[2][2]_0 ,
    \mulData_reg[2][3] ,
    \mulData_reg[2][3]_0 ,
    \mulData_reg[2][4] ,
    \mulData_reg[2][4]_0 ,
    \mulData_reg[2][5] ,
    \mulData_reg[2][5]_0 ,
    \mulData_reg[2][6] ,
    \mulData_reg[2][6]_0 ,
    \mulData_reg[2][7] ,
    \mulData_reg[2][7]_0 ,
    out_data00_out,
    \mulData_reg[1][1] ,
    \mulData_reg[1][1]_0 ,
    \mulData_reg[1][2] ,
    \mulData_reg[1][2]_0 ,
    \mulData_reg[1][3] ,
    \mulData_reg[1][3]_0 ,
    \mulData_reg[1][4] ,
    \mulData_reg[1][4]_0 ,
    \mulData_reg[1][5] ,
    \mulData_reg[1][5]_0 ,
    \mulData_reg[1][6] ,
    \mulData_reg[1][6]_0 ,
    \mulData_reg[1][7] ,
    \mulData_reg[1][7]_0 ,
    \mulData_reg[1][8] ,
    \mulData_reg[1][8]_0 ,
    out_data02_out,
    \mulData_reg[0][0] ,
    \mulData_reg[0][0]_0 ,
    \mulData_reg[0][1] ,
    \mulData_reg[0][1]_0 ,
    \mulData_reg[0][2] ,
    \mulData_reg[0][2]_0 ,
    \mulData_reg[0][3] ,
    \mulData_reg[0][3]_0 ,
    \mulData_reg[0][4] ,
    \mulData_reg[0][4]_0 ,
    \mulData_reg[0][5] ,
    \mulData_reg[0][5]_0 ,
    \mulData_reg[0][6] ,
    \mulData_reg[0][6]_0 ,
    \mulData_reg[0][7] ,
    \mulData_reg[0][7]_0 ,
    E,
    currentWrLineBuffer,
    out_tvalid,
    \mulData[0][7]_i_8_0 ,
    s_axi_aresetn);
  output [7:0]\currentRdLineBuffer_reg[1] ;
  output \rdPtr_reg[9]_0 ;
  output \rdPtr_reg[9]_1 ;
  output \rdPtr_reg[9]_2 ;
  output \rdPtr_reg[9]_3 ;
  output \rdPtr_reg[9]_4 ;
  output \rdPtr_reg[9]_5 ;
  output \rdPtr_reg[9]_6 ;
  output \rdPtr_reg[9]_7 ;
  output [7:0]\currentRdLineBuffer_reg[1]_0 ;
  output \rdPtr_reg[0]_0 ;
  output \rdPtr_reg[0]_1 ;
  output \rdPtr_reg[0]_2 ;
  output \rdPtr_reg[0]_3 ;
  output \rdPtr_reg[0]_4 ;
  output \rdPtr_reg[0]_5 ;
  output \rdPtr_reg[0]_6 ;
  output \rdPtr_reg[0]_7 ;
  output [7:0]D;
  output \rdPtr_reg[8]_0 ;
  output \rdPtr_reg[8]_1 ;
  output \rdPtr_reg[8]_2 ;
  output \rdPtr_reg[8]_3 ;
  output \rdPtr_reg[8]_4 ;
  output \rdPtr_reg[8]_5 ;
  output \rdPtr_reg[8]_6 ;
  output \rdPtr_reg[8]_7 ;
  input [0:0]SR;
  input s_axi_aclk;
  input [7:0]out_data0;
  input \mulData_reg[2][0] ;
  input [1:0]currentRdLineBuffer;
  input \mulData_reg[2][0]_0 ;
  input \mulData_reg[2][1] ;
  input \mulData_reg[2][1]_0 ;
  input \mulData_reg[2][2] ;
  input \mulData_reg[2][2]_0 ;
  input \mulData_reg[2][3] ;
  input \mulData_reg[2][3]_0 ;
  input \mulData_reg[2][4] ;
  input \mulData_reg[2][4]_0 ;
  input \mulData_reg[2][5] ;
  input \mulData_reg[2][5]_0 ;
  input \mulData_reg[2][6] ;
  input \mulData_reg[2][6]_0 ;
  input \mulData_reg[2][7] ;
  input \mulData_reg[2][7]_0 ;
  input [7:0]out_data00_out;
  input \mulData_reg[1][1] ;
  input \mulData_reg[1][1]_0 ;
  input \mulData_reg[1][2] ;
  input \mulData_reg[1][2]_0 ;
  input \mulData_reg[1][3] ;
  input \mulData_reg[1][3]_0 ;
  input \mulData_reg[1][4] ;
  input \mulData_reg[1][4]_0 ;
  input \mulData_reg[1][5] ;
  input \mulData_reg[1][5]_0 ;
  input \mulData_reg[1][6] ;
  input \mulData_reg[1][6]_0 ;
  input \mulData_reg[1][7] ;
  input \mulData_reg[1][7]_0 ;
  input \mulData_reg[1][8] ;
  input \mulData_reg[1][8]_0 ;
  input [7:0]out_data02_out;
  input \mulData_reg[0][0] ;
  input \mulData_reg[0][0]_0 ;
  input \mulData_reg[0][1] ;
  input \mulData_reg[0][1]_0 ;
  input \mulData_reg[0][2] ;
  input \mulData_reg[0][2]_0 ;
  input \mulData_reg[0][3] ;
  input \mulData_reg[0][3]_0 ;
  input \mulData_reg[0][4] ;
  input \mulData_reg[0][4]_0 ;
  input \mulData_reg[0][5] ;
  input \mulData_reg[0][5]_0 ;
  input \mulData_reg[0][6] ;
  input \mulData_reg[0][6]_0 ;
  input \mulData_reg[0][7] ;
  input \mulData_reg[0][7]_0 ;
  input [0:0]E;
  input [1:0]currentWrLineBuffer;
  input out_tvalid;
  input [7:0]\mulData[0][7]_i_8_0 ;
  input s_axi_aresetn;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [1:0]currentRdLineBuffer;
  wire [7:0]\currentRdLineBuffer_reg[1] ;
  wire [7:0]\currentRdLineBuffer_reg[1]_0 ;
  wire [1:0]currentWrLineBuffer;
  wire lB_reg_r1_0_63_0_2_i_1__0_n_0;
  wire lB_reg_r1_0_63_0_2_n_0;
  wire lB_reg_r1_0_63_0_2_n_1;
  wire lB_reg_r1_0_63_0_2_n_2;
  wire lB_reg_r1_0_63_3_5_n_0;
  wire lB_reg_r1_0_63_3_5_n_1;
  wire lB_reg_r1_0_63_3_5_n_2;
  wire lB_reg_r1_0_63_6_6_n_0;
  wire lB_reg_r1_0_63_7_7_n_0;
  wire lB_reg_r1_128_191_0_2_i_1__0_n_0;
  wire lB_reg_r1_128_191_0_2_n_0;
  wire lB_reg_r1_128_191_0_2_n_1;
  wire lB_reg_r1_128_191_0_2_n_2;
  wire lB_reg_r1_128_191_3_5_n_0;
  wire lB_reg_r1_128_191_3_5_n_1;
  wire lB_reg_r1_128_191_3_5_n_2;
  wire lB_reg_r1_128_191_6_6_n_0;
  wire lB_reg_r1_128_191_7_7_n_0;
  wire lB_reg_r1_192_255_0_2_i_1__0_n_0;
  wire lB_reg_r1_192_255_0_2_n_0;
  wire lB_reg_r1_192_255_0_2_n_1;
  wire lB_reg_r1_192_255_0_2_n_2;
  wire lB_reg_r1_192_255_3_5_n_0;
  wire lB_reg_r1_192_255_3_5_n_1;
  wire lB_reg_r1_192_255_3_5_n_2;
  wire lB_reg_r1_192_255_6_6_n_0;
  wire lB_reg_r1_192_255_7_7_n_0;
  wire lB_reg_r1_256_319_0_2_i_1__0_n_0;
  wire lB_reg_r1_256_319_0_2_n_0;
  wire lB_reg_r1_256_319_0_2_n_1;
  wire lB_reg_r1_256_319_0_2_n_2;
  wire lB_reg_r1_256_319_3_5_n_0;
  wire lB_reg_r1_256_319_3_5_n_1;
  wire lB_reg_r1_256_319_3_5_n_2;
  wire lB_reg_r1_256_319_6_6_n_0;
  wire lB_reg_r1_256_319_7_7_n_0;
  wire lB_reg_r1_320_383_0_2_i_1__0_n_0;
  wire lB_reg_r1_320_383_0_2_n_0;
  wire lB_reg_r1_320_383_0_2_n_1;
  wire lB_reg_r1_320_383_0_2_n_2;
  wire lB_reg_r1_320_383_3_5_n_0;
  wire lB_reg_r1_320_383_3_5_n_1;
  wire lB_reg_r1_320_383_3_5_n_2;
  wire lB_reg_r1_320_383_6_6_n_0;
  wire lB_reg_r1_320_383_7_7_n_0;
  wire lB_reg_r1_384_447_0_2_i_1__0_n_0;
  wire lB_reg_r1_384_447_0_2_n_0;
  wire lB_reg_r1_384_447_0_2_n_1;
  wire lB_reg_r1_384_447_0_2_n_2;
  wire lB_reg_r1_384_447_3_5_n_0;
  wire lB_reg_r1_384_447_3_5_n_1;
  wire lB_reg_r1_384_447_3_5_n_2;
  wire lB_reg_r1_384_447_6_6_n_0;
  wire lB_reg_r1_384_447_7_7_n_0;
  wire lB_reg_r1_448_511_0_2_i_1__0_n_0;
  wire lB_reg_r1_448_511_0_2_n_0;
  wire lB_reg_r1_448_511_0_2_n_1;
  wire lB_reg_r1_448_511_0_2_n_2;
  wire lB_reg_r1_448_511_3_5_n_0;
  wire lB_reg_r1_448_511_3_5_n_1;
  wire lB_reg_r1_448_511_3_5_n_2;
  wire lB_reg_r1_448_511_6_6_n_0;
  wire lB_reg_r1_448_511_7_7_n_0;
  wire lB_reg_r1_512_575_0_2_i_1__0_n_0;
  wire lB_reg_r1_512_575_0_2_n_0;
  wire lB_reg_r1_512_575_0_2_n_1;
  wire lB_reg_r1_512_575_0_2_n_2;
  wire lB_reg_r1_512_575_3_5_n_0;
  wire lB_reg_r1_512_575_3_5_n_1;
  wire lB_reg_r1_512_575_3_5_n_2;
  wire lB_reg_r1_512_575_6_6_n_0;
  wire lB_reg_r1_512_575_7_7_n_0;
  wire lB_reg_r1_576_639_0_2_i_1__0_n_0;
  wire lB_reg_r1_576_639_0_2_n_0;
  wire lB_reg_r1_576_639_0_2_n_1;
  wire lB_reg_r1_576_639_0_2_n_2;
  wire lB_reg_r1_576_639_3_5_n_0;
  wire lB_reg_r1_576_639_3_5_n_1;
  wire lB_reg_r1_576_639_3_5_n_2;
  wire lB_reg_r1_576_639_6_6_n_0;
  wire lB_reg_r1_576_639_7_7_n_0;
  wire lB_reg_r1_640_703_0_2_i_1__0_n_0;
  wire lB_reg_r1_640_703_0_2_n_0;
  wire lB_reg_r1_640_703_0_2_n_1;
  wire lB_reg_r1_640_703_0_2_n_2;
  wire lB_reg_r1_640_703_3_5_n_0;
  wire lB_reg_r1_640_703_3_5_n_1;
  wire lB_reg_r1_640_703_3_5_n_2;
  wire lB_reg_r1_640_703_6_6_n_0;
  wire lB_reg_r1_640_703_7_7_n_0;
  wire lB_reg_r1_64_127_0_2_i_1__0_n_0;
  wire lB_reg_r1_64_127_0_2_n_0;
  wire lB_reg_r1_64_127_0_2_n_1;
  wire lB_reg_r1_64_127_0_2_n_2;
  wire lB_reg_r1_64_127_3_5_n_0;
  wire lB_reg_r1_64_127_3_5_n_1;
  wire lB_reg_r1_64_127_3_5_n_2;
  wire lB_reg_r1_64_127_6_6_n_0;
  wire lB_reg_r1_64_127_7_7_n_0;
  wire lB_reg_r2_0_63_0_2_n_0;
  wire lB_reg_r2_0_63_0_2_n_1;
  wire lB_reg_r2_0_63_0_2_n_2;
  wire lB_reg_r2_0_63_3_5_n_0;
  wire lB_reg_r2_0_63_3_5_n_1;
  wire lB_reg_r2_0_63_3_5_n_2;
  wire lB_reg_r2_0_63_6_6_n_0;
  wire lB_reg_r2_0_63_7_7_n_0;
  wire lB_reg_r2_128_191_0_2_n_0;
  wire lB_reg_r2_128_191_0_2_n_1;
  wire lB_reg_r2_128_191_0_2_n_2;
  wire lB_reg_r2_128_191_3_5_n_0;
  wire lB_reg_r2_128_191_3_5_n_1;
  wire lB_reg_r2_128_191_3_5_n_2;
  wire lB_reg_r2_128_191_6_6_n_0;
  wire lB_reg_r2_128_191_7_7_n_0;
  wire lB_reg_r2_192_255_0_2_n_0;
  wire lB_reg_r2_192_255_0_2_n_1;
  wire lB_reg_r2_192_255_0_2_n_2;
  wire lB_reg_r2_192_255_3_5_n_0;
  wire lB_reg_r2_192_255_3_5_n_1;
  wire lB_reg_r2_192_255_3_5_n_2;
  wire lB_reg_r2_192_255_6_6_n_0;
  wire lB_reg_r2_192_255_7_7_n_0;
  wire lB_reg_r2_256_319_0_2_n_0;
  wire lB_reg_r2_256_319_0_2_n_1;
  wire lB_reg_r2_256_319_0_2_n_2;
  wire lB_reg_r2_256_319_3_5_n_0;
  wire lB_reg_r2_256_319_3_5_n_1;
  wire lB_reg_r2_256_319_3_5_n_2;
  wire lB_reg_r2_256_319_6_6_n_0;
  wire lB_reg_r2_256_319_7_7_n_0;
  wire lB_reg_r2_320_383_0_2_n_0;
  wire lB_reg_r2_320_383_0_2_n_1;
  wire lB_reg_r2_320_383_0_2_n_2;
  wire lB_reg_r2_320_383_3_5_n_0;
  wire lB_reg_r2_320_383_3_5_n_1;
  wire lB_reg_r2_320_383_3_5_n_2;
  wire lB_reg_r2_320_383_6_6_n_0;
  wire lB_reg_r2_320_383_7_7_n_0;
  wire lB_reg_r2_384_447_0_2_n_0;
  wire lB_reg_r2_384_447_0_2_n_1;
  wire lB_reg_r2_384_447_0_2_n_2;
  wire lB_reg_r2_384_447_3_5_n_0;
  wire lB_reg_r2_384_447_3_5_n_1;
  wire lB_reg_r2_384_447_3_5_n_2;
  wire lB_reg_r2_384_447_6_6_n_0;
  wire lB_reg_r2_384_447_7_7_n_0;
  wire lB_reg_r2_448_511_0_2_n_0;
  wire lB_reg_r2_448_511_0_2_n_1;
  wire lB_reg_r2_448_511_0_2_n_2;
  wire lB_reg_r2_448_511_3_5_n_0;
  wire lB_reg_r2_448_511_3_5_n_1;
  wire lB_reg_r2_448_511_3_5_n_2;
  wire lB_reg_r2_448_511_6_6_n_0;
  wire lB_reg_r2_448_511_7_7_n_0;
  wire lB_reg_r2_512_575_0_2_n_0;
  wire lB_reg_r2_512_575_0_2_n_1;
  wire lB_reg_r2_512_575_0_2_n_2;
  wire lB_reg_r2_512_575_3_5_n_0;
  wire lB_reg_r2_512_575_3_5_n_1;
  wire lB_reg_r2_512_575_3_5_n_2;
  wire lB_reg_r2_512_575_6_6_n_0;
  wire lB_reg_r2_512_575_7_7_n_0;
  wire lB_reg_r2_576_639_0_2_n_0;
  wire lB_reg_r2_576_639_0_2_n_1;
  wire lB_reg_r2_576_639_0_2_n_2;
  wire lB_reg_r2_576_639_3_5_n_0;
  wire lB_reg_r2_576_639_3_5_n_1;
  wire lB_reg_r2_576_639_3_5_n_2;
  wire lB_reg_r2_576_639_6_6_n_0;
  wire lB_reg_r2_576_639_7_7_n_0;
  wire lB_reg_r2_640_703_0_2_n_0;
  wire lB_reg_r2_640_703_0_2_n_1;
  wire lB_reg_r2_640_703_0_2_n_2;
  wire lB_reg_r2_640_703_3_5_n_0;
  wire lB_reg_r2_640_703_3_5_n_1;
  wire lB_reg_r2_640_703_3_5_n_2;
  wire lB_reg_r2_640_703_6_6_n_0;
  wire lB_reg_r2_640_703_7_7_n_0;
  wire lB_reg_r2_64_127_0_2_n_0;
  wire lB_reg_r2_64_127_0_2_n_1;
  wire lB_reg_r2_64_127_0_2_n_2;
  wire lB_reg_r2_64_127_3_5_n_0;
  wire lB_reg_r2_64_127_3_5_n_1;
  wire lB_reg_r2_64_127_3_5_n_2;
  wire lB_reg_r2_64_127_6_6_n_0;
  wire lB_reg_r2_64_127_7_7_n_0;
  wire lB_reg_r3_0_63_0_2_i_1__0_n_0;
  wire lB_reg_r3_0_63_0_2_i_2__0_n_0;
  wire lB_reg_r3_0_63_0_2_i_3__0_n_0;
  wire lB_reg_r3_0_63_0_2_i_4__0_n_0;
  wire lB_reg_r3_0_63_0_2_i_5__0_n_0;
  wire lB_reg_r3_0_63_0_2_n_0;
  wire lB_reg_r3_0_63_0_2_n_1;
  wire lB_reg_r3_0_63_0_2_n_2;
  wire lB_reg_r3_0_63_3_5_n_0;
  wire lB_reg_r3_0_63_3_5_n_1;
  wire lB_reg_r3_0_63_3_5_n_2;
  wire lB_reg_r3_0_63_6_6_n_0;
  wire lB_reg_r3_0_63_7_7_n_0;
  wire lB_reg_r3_128_191_0_2_n_0;
  wire lB_reg_r3_128_191_0_2_n_1;
  wire lB_reg_r3_128_191_0_2_n_2;
  wire lB_reg_r3_128_191_3_5_n_0;
  wire lB_reg_r3_128_191_3_5_n_1;
  wire lB_reg_r3_128_191_3_5_n_2;
  wire lB_reg_r3_128_191_6_6_n_0;
  wire lB_reg_r3_128_191_7_7_n_0;
  wire lB_reg_r3_192_255_0_2_n_0;
  wire lB_reg_r3_192_255_0_2_n_1;
  wire lB_reg_r3_192_255_0_2_n_2;
  wire lB_reg_r3_192_255_3_5_n_0;
  wire lB_reg_r3_192_255_3_5_n_1;
  wire lB_reg_r3_192_255_3_5_n_2;
  wire lB_reg_r3_192_255_6_6_n_0;
  wire lB_reg_r3_192_255_7_7_n_0;
  wire lB_reg_r3_256_319_0_2_n_0;
  wire lB_reg_r3_256_319_0_2_n_1;
  wire lB_reg_r3_256_319_0_2_n_2;
  wire lB_reg_r3_256_319_3_5_n_0;
  wire lB_reg_r3_256_319_3_5_n_1;
  wire lB_reg_r3_256_319_3_5_n_2;
  wire lB_reg_r3_256_319_6_6_n_0;
  wire lB_reg_r3_256_319_7_7_n_0;
  wire lB_reg_r3_320_383_0_2_n_0;
  wire lB_reg_r3_320_383_0_2_n_1;
  wire lB_reg_r3_320_383_0_2_n_2;
  wire lB_reg_r3_320_383_3_5_n_0;
  wire lB_reg_r3_320_383_3_5_n_1;
  wire lB_reg_r3_320_383_3_5_n_2;
  wire lB_reg_r3_320_383_6_6_n_0;
  wire lB_reg_r3_320_383_7_7_n_0;
  wire lB_reg_r3_384_447_0_2_n_0;
  wire lB_reg_r3_384_447_0_2_n_1;
  wire lB_reg_r3_384_447_0_2_n_2;
  wire lB_reg_r3_384_447_3_5_n_0;
  wire lB_reg_r3_384_447_3_5_n_1;
  wire lB_reg_r3_384_447_3_5_n_2;
  wire lB_reg_r3_384_447_6_6_n_0;
  wire lB_reg_r3_384_447_7_7_n_0;
  wire lB_reg_r3_448_511_0_2_n_0;
  wire lB_reg_r3_448_511_0_2_n_1;
  wire lB_reg_r3_448_511_0_2_n_2;
  wire lB_reg_r3_448_511_3_5_n_0;
  wire lB_reg_r3_448_511_3_5_n_1;
  wire lB_reg_r3_448_511_3_5_n_2;
  wire lB_reg_r3_448_511_6_6_n_0;
  wire lB_reg_r3_448_511_7_7_n_0;
  wire lB_reg_r3_512_575_0_2_n_0;
  wire lB_reg_r3_512_575_0_2_n_1;
  wire lB_reg_r3_512_575_0_2_n_2;
  wire lB_reg_r3_512_575_3_5_n_0;
  wire lB_reg_r3_512_575_3_5_n_1;
  wire lB_reg_r3_512_575_3_5_n_2;
  wire lB_reg_r3_512_575_6_6_n_0;
  wire lB_reg_r3_512_575_7_7_n_0;
  wire lB_reg_r3_576_639_0_2_n_0;
  wire lB_reg_r3_576_639_0_2_n_1;
  wire lB_reg_r3_576_639_0_2_n_2;
  wire lB_reg_r3_576_639_3_5_n_0;
  wire lB_reg_r3_576_639_3_5_n_1;
  wire lB_reg_r3_576_639_3_5_n_2;
  wire lB_reg_r3_576_639_6_6_n_0;
  wire lB_reg_r3_576_639_7_7_n_0;
  wire lB_reg_r3_640_703_0_2_n_0;
  wire lB_reg_r3_640_703_0_2_n_1;
  wire lB_reg_r3_640_703_0_2_n_2;
  wire lB_reg_r3_640_703_3_5_n_0;
  wire lB_reg_r3_640_703_3_5_n_1;
  wire lB_reg_r3_640_703_3_5_n_2;
  wire lB_reg_r3_640_703_6_6_n_0;
  wire lB_reg_r3_640_703_7_7_n_0;
  wire lB_reg_r3_64_127_0_2_n_0;
  wire lB_reg_r3_64_127_0_2_n_1;
  wire lB_reg_r3_64_127_0_2_n_2;
  wire lB_reg_r3_64_127_3_5_n_0;
  wire lB_reg_r3_64_127_3_5_n_1;
  wire lB_reg_r3_64_127_3_5_n_2;
  wire lB_reg_r3_64_127_6_6_n_0;
  wire lB_reg_r3_64_127_7_7_n_0;
  wire [1:1]lineBuffDataValid;
  wire [1:1]lineBuffReadData;
  wire \mulData[0][0]_i_14_n_0 ;
  wire \mulData[0][0]_i_15_n_0 ;
  wire \mulData[0][0]_i_16_n_0 ;
  wire \mulData[0][0]_i_17_n_0 ;
  wire \mulData[0][0]_i_6_n_0 ;
  wire \mulData[0][0]_i_7_n_0 ;
  wire \mulData[0][1]_i_14_n_0 ;
  wire \mulData[0][1]_i_15_n_0 ;
  wire \mulData[0][1]_i_16_n_0 ;
  wire \mulData[0][1]_i_17_n_0 ;
  wire \mulData[0][1]_i_6_n_0 ;
  wire \mulData[0][1]_i_7_n_0 ;
  wire \mulData[0][2]_i_14_n_0 ;
  wire \mulData[0][2]_i_15_n_0 ;
  wire \mulData[0][2]_i_16_n_0 ;
  wire \mulData[0][2]_i_17_n_0 ;
  wire \mulData[0][2]_i_6_n_0 ;
  wire \mulData[0][2]_i_7_n_0 ;
  wire \mulData[0][3]_i_14_n_0 ;
  wire \mulData[0][3]_i_15_n_0 ;
  wire \mulData[0][3]_i_16_n_0 ;
  wire \mulData[0][3]_i_17_n_0 ;
  wire \mulData[0][3]_i_6_n_0 ;
  wire \mulData[0][3]_i_7_n_0 ;
  wire \mulData[0][4]_i_14_n_0 ;
  wire \mulData[0][4]_i_15_n_0 ;
  wire \mulData[0][4]_i_16_n_0 ;
  wire \mulData[0][4]_i_17_n_0 ;
  wire \mulData[0][4]_i_6_n_0 ;
  wire \mulData[0][4]_i_7_n_0 ;
  wire \mulData[0][5]_i_14_n_0 ;
  wire \mulData[0][5]_i_15_n_0 ;
  wire \mulData[0][5]_i_16_n_0 ;
  wire \mulData[0][5]_i_17_n_0 ;
  wire \mulData[0][5]_i_6_n_0 ;
  wire \mulData[0][5]_i_7_n_0 ;
  wire \mulData[0][6]_i_14_n_0 ;
  wire \mulData[0][6]_i_15_n_0 ;
  wire \mulData[0][6]_i_16_n_0 ;
  wire \mulData[0][6]_i_17_n_0 ;
  wire \mulData[0][6]_i_6_n_0 ;
  wire \mulData[0][6]_i_7_n_0 ;
  wire \mulData[0][7]_i_18_n_0 ;
  wire \mulData[0][7]_i_19_n_0 ;
  wire \mulData[0][7]_i_20_n_0 ;
  wire \mulData[0][7]_i_21_n_0 ;
  wire \mulData[0][7]_i_22_n_0 ;
  wire \mulData[0][7]_i_23_n_0 ;
  wire \mulData[0][7]_i_24_n_0 ;
  wire \mulData[0][7]_i_6_n_0 ;
  wire \mulData[0][7]_i_7_n_0 ;
  wire [7:0]\mulData[0][7]_i_8_0 ;
  wire \mulData[0][7]_i_8_n_0 ;
  wire \mulData[2][0]_i_6_n_0 ;
  wire \mulData[2][0]_i_7_n_0 ;
  wire \mulData[2][0]_i_8_n_0 ;
  wire \mulData[2][1]_i_6_n_0 ;
  wire \mulData[2][1]_i_7_n_0 ;
  wire \mulData[2][1]_i_8_n_0 ;
  wire \mulData[2][2]_i_6_n_0 ;
  wire \mulData[2][2]_i_7_n_0 ;
  wire \mulData[2][2]_i_8_n_0 ;
  wire \mulData[2][3]_i_6_n_0 ;
  wire \mulData[2][3]_i_7_n_0 ;
  wire \mulData[2][3]_i_8_n_0 ;
  wire \mulData[2][4]_i_6_n_0 ;
  wire \mulData[2][4]_i_7_n_0 ;
  wire \mulData[2][4]_i_8_n_0 ;
  wire \mulData[2][5]_i_6_n_0 ;
  wire \mulData[2][5]_i_7_n_0 ;
  wire \mulData[2][5]_i_8_n_0 ;
  wire \mulData[2][6]_i_6_n_0 ;
  wire \mulData[2][6]_i_7_n_0 ;
  wire \mulData[2][6]_i_8_n_0 ;
  wire \mulData[2][7]_i_6_n_0 ;
  wire \mulData[2][7]_i_7_n_0 ;
  wire \mulData[2][7]_i_8_n_0 ;
  wire \mulData[7][1]_i_10_n_0 ;
  wire \mulData[7][1]_i_11_n_0 ;
  wire \mulData[7][1]_i_22_n_0 ;
  wire \mulData[7][1]_i_23_n_0 ;
  wire \mulData[7][1]_i_24_n_0 ;
  wire \mulData[7][1]_i_25_n_0 ;
  wire \mulData[7][2]_i_10_n_0 ;
  wire \mulData[7][2]_i_11_n_0 ;
  wire \mulData[7][2]_i_22_n_0 ;
  wire \mulData[7][2]_i_23_n_0 ;
  wire \mulData[7][2]_i_24_n_0 ;
  wire \mulData[7][2]_i_25_n_0 ;
  wire \mulData[7][3]_i_10_n_0 ;
  wire \mulData[7][3]_i_11_n_0 ;
  wire \mulData[7][3]_i_22_n_0 ;
  wire \mulData[7][3]_i_23_n_0 ;
  wire \mulData[7][3]_i_24_n_0 ;
  wire \mulData[7][3]_i_25_n_0 ;
  wire \mulData[7][4]_i_10_n_0 ;
  wire \mulData[7][4]_i_11_n_0 ;
  wire \mulData[7][4]_i_22_n_0 ;
  wire \mulData[7][4]_i_23_n_0 ;
  wire \mulData[7][4]_i_24_n_0 ;
  wire \mulData[7][4]_i_25_n_0 ;
  wire \mulData[7][5]_i_10_n_0 ;
  wire \mulData[7][5]_i_11_n_0 ;
  wire \mulData[7][5]_i_22_n_0 ;
  wire \mulData[7][5]_i_23_n_0 ;
  wire \mulData[7][5]_i_24_n_0 ;
  wire \mulData[7][5]_i_25_n_0 ;
  wire \mulData[7][6]_i_10_n_0 ;
  wire \mulData[7][6]_i_11_n_0 ;
  wire \mulData[7][6]_i_22_n_0 ;
  wire \mulData[7][6]_i_23_n_0 ;
  wire \mulData[7][6]_i_24_n_0 ;
  wire \mulData[7][6]_i_25_n_0 ;
  wire \mulData[7][7]_i_10_n_0 ;
  wire \mulData[7][7]_i_11_n_0 ;
  wire \mulData[7][7]_i_22_n_0 ;
  wire \mulData[7][7]_i_23_n_0 ;
  wire \mulData[7][7]_i_24_n_0 ;
  wire \mulData[7][7]_i_25_n_0 ;
  wire \mulData[7][8]_i_12_n_0 ;
  wire \mulData[7][8]_i_13_n_0 ;
  wire \mulData[7][8]_i_14_n_0 ;
  wire \mulData[7][8]_i_28_n_0 ;
  wire \mulData[7][8]_i_29_n_0 ;
  wire \mulData[7][8]_i_30_n_0 ;
  wire \mulData[7][8]_i_31_n_0 ;
  wire \mulData[7][8]_i_32_n_0 ;
  wire \mulData_reg[0][0] ;
  wire \mulData_reg[0][0]_0 ;
  wire \mulData_reg[0][1] ;
  wire \mulData_reg[0][1]_0 ;
  wire \mulData_reg[0][2] ;
  wire \mulData_reg[0][2]_0 ;
  wire \mulData_reg[0][3] ;
  wire \mulData_reg[0][3]_0 ;
  wire \mulData_reg[0][4] ;
  wire \mulData_reg[0][4]_0 ;
  wire \mulData_reg[0][5] ;
  wire \mulData_reg[0][5]_0 ;
  wire \mulData_reg[0][6] ;
  wire \mulData_reg[0][6]_0 ;
  wire \mulData_reg[0][7] ;
  wire \mulData_reg[0][7]_0 ;
  wire \mulData_reg[1][1] ;
  wire \mulData_reg[1][1]_0 ;
  wire \mulData_reg[1][2] ;
  wire \mulData_reg[1][2]_0 ;
  wire \mulData_reg[1][3] ;
  wire \mulData_reg[1][3]_0 ;
  wire \mulData_reg[1][4] ;
  wire \mulData_reg[1][4]_0 ;
  wire \mulData_reg[1][5] ;
  wire \mulData_reg[1][5]_0 ;
  wire \mulData_reg[1][6] ;
  wire \mulData_reg[1][6]_0 ;
  wire \mulData_reg[1][7] ;
  wire \mulData_reg[1][7]_0 ;
  wire \mulData_reg[1][8] ;
  wire \mulData_reg[1][8]_0 ;
  wire \mulData_reg[2][0] ;
  wire \mulData_reg[2][0]_0 ;
  wire \mulData_reg[2][1] ;
  wire \mulData_reg[2][1]_0 ;
  wire \mulData_reg[2][2] ;
  wire \mulData_reg[2][2]_0 ;
  wire \mulData_reg[2][3] ;
  wire \mulData_reg[2][3]_0 ;
  wire \mulData_reg[2][4] ;
  wire \mulData_reg[2][4]_0 ;
  wire \mulData_reg[2][5] ;
  wire \mulData_reg[2][5]_0 ;
  wire \mulData_reg[2][6] ;
  wire \mulData_reg[2][6]_0 ;
  wire \mulData_reg[2][7] ;
  wire \mulData_reg[2][7]_0 ;
  wire [7:0]out_data0;
  wire [7:0]out_data00_out;
  wire [7:0]out_data02_out;
  wire out_tvalid;
  wire \rdPtr[6]_i_1__0_n_0 ;
  wire \rdPtr[6]_i_2__0_n_0 ;
  wire \rdPtr[7]_i_2__0_n_0 ;
  wire \rdPtr[8]_i_1__0_n_0 ;
  wire [9:0]rdPtr__0;
  wire \rdPtr_reg[0]_0 ;
  wire \rdPtr_reg[0]_1 ;
  wire \rdPtr_reg[0]_2 ;
  wire \rdPtr_reg[0]_3 ;
  wire \rdPtr_reg[0]_4 ;
  wire \rdPtr_reg[0]_5 ;
  wire \rdPtr_reg[0]_6 ;
  wire \rdPtr_reg[0]_7 ;
  wire \rdPtr_reg[0]_rep_n_0 ;
  wire \rdPtr_reg[8]_0 ;
  wire \rdPtr_reg[8]_1 ;
  wire \rdPtr_reg[8]_2 ;
  wire \rdPtr_reg[8]_3 ;
  wire \rdPtr_reg[8]_4 ;
  wire \rdPtr_reg[8]_5 ;
  wire \rdPtr_reg[8]_6 ;
  wire \rdPtr_reg[8]_7 ;
  wire \rdPtr_reg[9]_0 ;
  wire \rdPtr_reg[9]_1 ;
  wire \rdPtr_reg[9]_2 ;
  wire \rdPtr_reg[9]_3 ;
  wire \rdPtr_reg[9]_4 ;
  wire \rdPtr_reg[9]_5 ;
  wire \rdPtr_reg[9]_6 ;
  wire \rdPtr_reg[9]_7 ;
  wire \rdPtr_reg_n_0_[0] ;
  wire \rdPtr_reg_n_0_[1] ;
  wire \rdPtr_reg_n_0_[2] ;
  wire \rdPtr_reg_n_0_[3] ;
  wire \rdPtr_reg_n_0_[4] ;
  wire \rdPtr_reg_n_0_[5] ;
  wire \rdPtr_reg_n_0_[6] ;
  wire \rdPtr_reg_n_0_[7] ;
  wire \rdPtr_reg_n_0_[8] ;
  wire \rdPtr_reg_n_0_[9] ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [10:0]wrPtr;
  wire \wrPtr[10]_i_3__0_n_0 ;
  wire \wrPtr[6]_i_2__0_n_0 ;
  wire \wrPtr_reg_n_0_[0] ;
  wire \wrPtr_reg_n_0_[10] ;
  wire \wrPtr_reg_n_0_[1] ;
  wire \wrPtr_reg_n_0_[2] ;
  wire \wrPtr_reg_n_0_[3] ;
  wire \wrPtr_reg_n_0_[4] ;
  wire \wrPtr_reg_n_0_[5] ;
  wire \wrPtr_reg_n_0_[6] ;
  wire \wrPtr_reg_n_0_[7] ;
  wire \wrPtr_reg_n_0_[8] ;
  wire \wrPtr_reg_n_0_[9] ;
  wire NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_0_2_n_0),
        .DOB(lB_reg_r1_0_63_0_2_n_1),
        .DOC(lB_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    lB_reg_r1_0_63_0_2_i_1__0
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_3_5_n_0),
        .DOB(lB_reg_r1_0_63_3_5_n_1),
        .DOC(lB_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r1_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r1_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_0_2_n_0),
        .DOB(lB_reg_r1_128_191_0_2_n_1),
        .DOC(lB_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_128_191_0_2_i_1__0
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[7] ),
        .O(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_3_5_n_0),
        .DOB(lB_reg_r1_128_191_3_5_n_1),
        .DOC(lB_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r1_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r1_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_0_2_n_0),
        .DOB(lB_reg_r1_192_255_0_2_n_1),
        .DOC(lB_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_192_255_0_2_i_1__0
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_3_5_n_0),
        .DOB(lB_reg_r1_192_255_3_5_n_1),
        .DOC(lB_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r1_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r1_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_0_2_n_0),
        .DOB(lB_reg_r1_256_319_0_2_n_1),
        .DOC(lB_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_256_319_0_2_i_1__0
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_3_5_n_0),
        .DOB(lB_reg_r1_256_319_3_5_n_1),
        .DOC(lB_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r1_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r1_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_0_2_n_0),
        .DOB(lB_reg_r1_320_383_0_2_n_1),
        .DOC(lB_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_320_383_0_2_i_1__0
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_3_5_n_0),
        .DOB(lB_reg_r1_320_383_3_5_n_1),
        .DOC(lB_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r1_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r1_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_0_2_n_0),
        .DOB(lB_reg_r1_384_447_0_2_n_1),
        .DOC(lB_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_384_447_0_2_i_1__0
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_3_5_n_0),
        .DOB(lB_reg_r1_384_447_3_5_n_1),
        .DOC(lB_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r1_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r1_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_0_2_n_0),
        .DOB(lB_reg_r1_448_511_0_2_n_1),
        .DOC(lB_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    lB_reg_r1_448_511_0_2_i_1__0
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(s_axi_aresetn),
        .I4(lineBuffDataValid),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_3_5_n_0),
        .DOB(lB_reg_r1_448_511_3_5_n_1),
        .DOC(lB_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r1_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r1_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_0_2_n_0),
        .DOB(lB_reg_r1_512_575_0_2_n_1),
        .DOC(lB_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_512_575_0_2_i_1__0
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .I5(\wrPtr_reg_n_0_[9] ),
        .O(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_3_5_n_0),
        .DOB(lB_reg_r1_512_575_3_5_n_1),
        .DOC(lB_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r1_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r1_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_0_2_n_0),
        .DOB(lB_reg_r1_576_639_0_2_n_1),
        .DOC(lB_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_576_639_0_2_i_1__0
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_3_5_n_0),
        .DOB(lB_reg_r1_576_639_3_5_n_1),
        .DOC(lB_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r1_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r1_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_0_2_n_0),
        .DOB(lB_reg_r1_640_703_0_2_n_1),
        .DOC(lB_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_640_703_0_2_i_1__0
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_3_5_n_0),
        .DOB(lB_reg_r1_640_703_3_5_n_1),
        .DOC(lB_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r1_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r1_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_0_2_n_0),
        .DOB(lB_reg_r1_64_127_0_2_n_1),
        .DOC(lB_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_64_127_0_2_i_1__0
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_3_5_n_0),
        .DOB(lB_reg_r1_64_127_3_5_n_1),
        .DOC(lB_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r1_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r1_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_0_2_n_0),
        .DOB(lB_reg_r2_0_63_0_2_n_1),
        .DOC(lB_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    lB_reg_r2_0_63_0_2_i_1__0
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[5] ),
        .O(rdPtr__0[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r2_0_63_0_2_i_2__0
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .O(rdPtr__0[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r2_0_63_0_2_i_3__0
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .O(rdPtr__0[3]));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r2_0_63_0_2_i_4__0
       (.I0(\rdPtr_reg_n_0_[1] ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .O(rdPtr__0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r2_0_63_0_2_i_5__0
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .O(rdPtr__0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r2_0_63_0_2_i_6__0
       (.I0(\rdPtr_reg_n_0_[0] ),
        .O(rdPtr__0[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_3_5_n_0),
        .DOB(lB_reg_r2_0_63_3_5_n_1),
        .DOC(lB_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r2_0_63_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r2_0_63_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_0_2_n_0),
        .DOB(lB_reg_r2_128_191_0_2_n_1),
        .DOC(lB_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_3_5_n_0),
        .DOB(lB_reg_r2_128_191_3_5_n_1),
        .DOC(lB_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r2_128_191_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r2_128_191_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_0_2_n_0),
        .DOB(lB_reg_r2_192_255_0_2_n_1),
        .DOC(lB_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_3_5_n_0),
        .DOB(lB_reg_r2_192_255_3_5_n_1),
        .DOC(lB_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r2_192_255_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r2_192_255_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_0_2_n_0),
        .DOB(lB_reg_r2_256_319_0_2_n_1),
        .DOC(lB_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_3_5_n_0),
        .DOB(lB_reg_r2_256_319_3_5_n_1),
        .DOC(lB_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r2_256_319_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r2_256_319_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_0_2_n_0),
        .DOB(lB_reg_r2_320_383_0_2_n_1),
        .DOC(lB_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_3_5_n_0),
        .DOB(lB_reg_r2_320_383_3_5_n_1),
        .DOC(lB_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r2_320_383_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r2_320_383_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_0_2_n_0),
        .DOB(lB_reg_r2_384_447_0_2_n_1),
        .DOC(lB_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_3_5_n_0),
        .DOB(lB_reg_r2_384_447_3_5_n_1),
        .DOC(lB_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r2_384_447_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r2_384_447_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_0_2_n_0),
        .DOB(lB_reg_r2_448_511_0_2_n_1),
        .DOC(lB_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_3_5_n_0),
        .DOB(lB_reg_r2_448_511_3_5_n_1),
        .DOC(lB_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r2_448_511_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r2_448_511_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_0_2_n_0),
        .DOB(lB_reg_r2_512_575_0_2_n_1),
        .DOC(lB_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_3_5_n_0),
        .DOB(lB_reg_r2_512_575_3_5_n_1),
        .DOC(lB_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r2_512_575_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r2_512_575_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_0_2_n_0),
        .DOB(lB_reg_r2_576_639_0_2_n_1),
        .DOC(lB_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_3_5_n_0),
        .DOB(lB_reg_r2_576_639_3_5_n_1),
        .DOC(lB_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r2_576_639_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r2_576_639_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_0_2_n_0),
        .DOB(lB_reg_r2_640_703_0_2_n_1),
        .DOC(lB_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_3_5_n_0),
        .DOB(lB_reg_r2_640_703_3_5_n_1),
        .DOC(lB_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r2_640_703_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r2_640_703_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_0_2_n_0),
        .DOB(lB_reg_r2_64_127_0_2_n_1),
        .DOC(lB_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_3_5_n_0),
        .DOB(lB_reg_r2_64_127_3_5_n_1),
        .DOC(lB_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r2_64_127_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r2_64_127_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_0_2_n_0),
        .DOB(lB_reg_r3_0_63_0_2_n_1),
        .DOC(lB_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r3_0_63_0_2_i_1__0
       (.I0(\rdPtr_reg_n_0_[4] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[5] ),
        .O(lB_reg_r3_0_63_0_2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r3_0_63_0_2_i_2__0
       (.I0(\rdPtr_reg_n_0_[3] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .I3(\rdPtr_reg_n_0_[4] ),
        .O(lB_reg_r3_0_63_0_2_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r3_0_63_0_2_i_3__0
       (.I0(\rdPtr_reg_n_0_[2] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[3] ),
        .O(lB_reg_r3_0_63_0_2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r3_0_63_0_2_i_4__0
       (.I0(\rdPtr_reg_n_0_[1] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .O(lB_reg_r3_0_63_0_2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r3_0_63_0_2_i_5__0
       (.I0(\rdPtr_reg_n_0_[1] ),
        .O(lB_reg_r3_0_63_0_2_i_5__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_3_5_n_0),
        .DOB(lB_reg_r3_0_63_3_5_n_1),
        .DOC(lB_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r3_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r3_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_0_2_n_0),
        .DOB(lB_reg_r3_128_191_0_2_n_1),
        .DOC(lB_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_3_5_n_0),
        .DOB(lB_reg_r3_128_191_3_5_n_1),
        .DOC(lB_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r3_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r3_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_0_2_n_0),
        .DOB(lB_reg_r3_192_255_0_2_n_1),
        .DOC(lB_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_3_5_n_0),
        .DOB(lB_reg_r3_192_255_3_5_n_1),
        .DOC(lB_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r3_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r3_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_0_2_n_0),
        .DOB(lB_reg_r3_256_319_0_2_n_1),
        .DOC(lB_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_3_5_n_0),
        .DOB(lB_reg_r3_256_319_3_5_n_1),
        .DOC(lB_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r3_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r3_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_0_2_n_0),
        .DOB(lB_reg_r3_320_383_0_2_n_1),
        .DOC(lB_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_3_5_n_0),
        .DOB(lB_reg_r3_320_383_3_5_n_1),
        .DOC(lB_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r3_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r3_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_0_2_n_0),
        .DOB(lB_reg_r3_384_447_0_2_n_1),
        .DOC(lB_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_3_5_n_0),
        .DOB(lB_reg_r3_384_447_3_5_n_1),
        .DOC(lB_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r3_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r3_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_0_2_n_0),
        .DOB(lB_reg_r3_448_511_0_2_n_1),
        .DOC(lB_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_3_5_n_0),
        .DOB(lB_reg_r3_448_511_3_5_n_1),
        .DOC(lB_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r3_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r3_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_0_2_n_0),
        .DOB(lB_reg_r3_512_575_0_2_n_1),
        .DOC(lB_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_3_5_n_0),
        .DOB(lB_reg_r3_512_575_3_5_n_1),
        .DOC(lB_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r3_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r3_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_0_2_n_0),
        .DOB(lB_reg_r3_576_639_0_2_n_1),
        .DOC(lB_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_3_5_n_0),
        .DOB(lB_reg_r3_576_639_3_5_n_1),
        .DOC(lB_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r3_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r3_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_0_2_n_0),
        .DOB(lB_reg_r3_640_703_0_2_n_1),
        .DOC(lB_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_3_5_n_0),
        .DOB(lB_reg_r3_640_703_3_5_n_1),
        .DOC(lB_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r3_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r3_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [0]),
        .DIB(\mulData[0][7]_i_8_0 [1]),
        .DIC(\mulData[0][7]_i_8_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_0_2_n_0),
        .DOB(lB_reg_r3_64_127_0_2_n_1),
        .DOC(lB_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_8_0 [3]),
        .DIB(\mulData[0][7]_i_8_0 [4]),
        .DIC(\mulData[0][7]_i_8_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_3_5_n_0),
        .DOB(lB_reg_r3_64_127_3_5_n_1),
        .DOC(lB_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [6]),
        .DPO(lB_reg_r3_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_8_0 [7]),
        .DPO(lB_reg_r3_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[0][0]_i_1 
       (.I0(\rdPtr_reg[8]_0 ),
        .I1(out_data02_out[0]),
        .I2(\mulData_reg[0][0] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[0][0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_14 
       (.I0(lB_reg_r3_448_511_0_2_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_0),
        .O(\mulData[0][0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_15 
       (.I0(lB_reg_r3_320_383_0_2_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_0),
        .O(\mulData[0][0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_16 
       (.I0(lB_reg_r3_192_255_0_2_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_0),
        .O(\mulData[0][0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_17 
       (.I0(lB_reg_r3_64_127_0_2_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_0),
        .O(\mulData[0][0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][0]_i_6 
       (.I0(\mulData[0][0]_i_14_n_0 ),
        .I1(\mulData[0][0]_i_15_n_0 ),
        .I2(\mulData[0][7]_i_20_n_0 ),
        .I3(\mulData[0][0]_i_16_n_0 ),
        .I4(\mulData[0][7]_i_22_n_0 ),
        .I5(\mulData[0][0]_i_17_n_0 ),
        .O(\mulData[0][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][0]_i_7 
       (.I0(lB_reg_r3_512_575_0_2_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_0),
        .I3(\mulData[0][7]_i_22_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_0),
        .I5(\mulData[0][7]_i_20_n_0 ),
        .O(\mulData[0][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[0][1]_i_1 
       (.I0(\rdPtr_reg[8]_1 ),
        .I1(out_data02_out[1]),
        .I2(\mulData_reg[0][1] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[0][1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_14 
       (.I0(lB_reg_r3_448_511_0_2_n_1),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_1),
        .O(\mulData[0][1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_15 
       (.I0(lB_reg_r3_320_383_0_2_n_1),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_1),
        .O(\mulData[0][1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_16 
       (.I0(lB_reg_r3_192_255_0_2_n_1),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_1),
        .O(\mulData[0][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_17 
       (.I0(lB_reg_r3_64_127_0_2_n_1),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_1),
        .O(\mulData[0][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][1]_i_6 
       (.I0(\mulData[0][1]_i_14_n_0 ),
        .I1(\mulData[0][1]_i_15_n_0 ),
        .I2(\mulData[0][7]_i_20_n_0 ),
        .I3(\mulData[0][1]_i_16_n_0 ),
        .I4(\mulData[0][7]_i_22_n_0 ),
        .I5(\mulData[0][1]_i_17_n_0 ),
        .O(\mulData[0][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][1]_i_7 
       (.I0(lB_reg_r3_512_575_0_2_n_1),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_1),
        .I3(\mulData[0][7]_i_22_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_1),
        .I5(\mulData[0][7]_i_20_n_0 ),
        .O(\mulData[0][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[0][2]_i_1 
       (.I0(\rdPtr_reg[8]_2 ),
        .I1(out_data02_out[2]),
        .I2(\mulData_reg[0][2] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[0][2]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_14 
       (.I0(lB_reg_r3_448_511_0_2_n_2),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_2),
        .O(\mulData[0][2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_15 
       (.I0(lB_reg_r3_320_383_0_2_n_2),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_2),
        .O(\mulData[0][2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_16 
       (.I0(lB_reg_r3_192_255_0_2_n_2),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_2),
        .O(\mulData[0][2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_17 
       (.I0(lB_reg_r3_64_127_0_2_n_2),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_2),
        .O(\mulData[0][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][2]_i_6 
       (.I0(\mulData[0][2]_i_14_n_0 ),
        .I1(\mulData[0][2]_i_15_n_0 ),
        .I2(\mulData[0][7]_i_20_n_0 ),
        .I3(\mulData[0][2]_i_16_n_0 ),
        .I4(\mulData[0][7]_i_22_n_0 ),
        .I5(\mulData[0][2]_i_17_n_0 ),
        .O(\mulData[0][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][2]_i_7 
       (.I0(lB_reg_r3_512_575_0_2_n_2),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_2),
        .I3(\mulData[0][7]_i_22_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_2),
        .I5(\mulData[0][7]_i_20_n_0 ),
        .O(\mulData[0][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[0][3]_i_1 
       (.I0(\rdPtr_reg[8]_3 ),
        .I1(out_data02_out[3]),
        .I2(\mulData_reg[0][3] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[0][3]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_14 
       (.I0(lB_reg_r3_448_511_3_5_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_0),
        .O(\mulData[0][3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_15 
       (.I0(lB_reg_r3_320_383_3_5_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_0),
        .O(\mulData[0][3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_16 
       (.I0(lB_reg_r3_192_255_3_5_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_0),
        .O(\mulData[0][3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_17 
       (.I0(lB_reg_r3_64_127_3_5_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_0),
        .O(\mulData[0][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][3]_i_6 
       (.I0(\mulData[0][3]_i_14_n_0 ),
        .I1(\mulData[0][3]_i_15_n_0 ),
        .I2(\mulData[0][7]_i_20_n_0 ),
        .I3(\mulData[0][3]_i_16_n_0 ),
        .I4(\mulData[0][7]_i_22_n_0 ),
        .I5(\mulData[0][3]_i_17_n_0 ),
        .O(\mulData[0][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][3]_i_7 
       (.I0(lB_reg_r3_512_575_3_5_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_0),
        .I3(\mulData[0][7]_i_22_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_0),
        .I5(\mulData[0][7]_i_20_n_0 ),
        .O(\mulData[0][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[0][4]_i_1 
       (.I0(\rdPtr_reg[8]_4 ),
        .I1(out_data02_out[4]),
        .I2(\mulData_reg[0][4] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[0][4]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_14 
       (.I0(lB_reg_r3_448_511_3_5_n_1),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_1),
        .O(\mulData[0][4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_15 
       (.I0(lB_reg_r3_320_383_3_5_n_1),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_1),
        .O(\mulData[0][4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_16 
       (.I0(lB_reg_r3_192_255_3_5_n_1),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_1),
        .O(\mulData[0][4]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_17 
       (.I0(lB_reg_r3_64_127_3_5_n_1),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_1),
        .O(\mulData[0][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][4]_i_6 
       (.I0(\mulData[0][4]_i_14_n_0 ),
        .I1(\mulData[0][4]_i_15_n_0 ),
        .I2(\mulData[0][7]_i_20_n_0 ),
        .I3(\mulData[0][4]_i_16_n_0 ),
        .I4(\mulData[0][7]_i_22_n_0 ),
        .I5(\mulData[0][4]_i_17_n_0 ),
        .O(\mulData[0][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][4]_i_7 
       (.I0(lB_reg_r3_512_575_3_5_n_1),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_1),
        .I3(\mulData[0][7]_i_22_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_1),
        .I5(\mulData[0][7]_i_20_n_0 ),
        .O(\mulData[0][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[0][5]_i_1 
       (.I0(\rdPtr_reg[8]_5 ),
        .I1(out_data02_out[5]),
        .I2(\mulData_reg[0][5] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[0][5]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_14 
       (.I0(lB_reg_r3_448_511_3_5_n_2),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_2),
        .O(\mulData[0][5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_15 
       (.I0(lB_reg_r3_320_383_3_5_n_2),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_2),
        .O(\mulData[0][5]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_16 
       (.I0(lB_reg_r3_192_255_3_5_n_2),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_2),
        .O(\mulData[0][5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_17 
       (.I0(lB_reg_r3_64_127_3_5_n_2),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_2),
        .O(\mulData[0][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][5]_i_6 
       (.I0(\mulData[0][5]_i_14_n_0 ),
        .I1(\mulData[0][5]_i_15_n_0 ),
        .I2(\mulData[0][7]_i_20_n_0 ),
        .I3(\mulData[0][5]_i_16_n_0 ),
        .I4(\mulData[0][7]_i_22_n_0 ),
        .I5(\mulData[0][5]_i_17_n_0 ),
        .O(\mulData[0][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][5]_i_7 
       (.I0(lB_reg_r3_512_575_3_5_n_2),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_2),
        .I3(\mulData[0][7]_i_22_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_2),
        .I5(\mulData[0][7]_i_20_n_0 ),
        .O(\mulData[0][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[0][6]_i_1 
       (.I0(\rdPtr_reg[8]_6 ),
        .I1(out_data02_out[6]),
        .I2(\mulData_reg[0][6] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[0][6]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_14 
       (.I0(lB_reg_r3_448_511_6_6_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_384_447_6_6_n_0),
        .O(\mulData[0][6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_15 
       (.I0(lB_reg_r3_320_383_6_6_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_256_319_6_6_n_0),
        .O(\mulData[0][6]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_16 
       (.I0(lB_reg_r3_192_255_6_6_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_128_191_6_6_n_0),
        .O(\mulData[0][6]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_17 
       (.I0(lB_reg_r3_64_127_6_6_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_0_63_6_6_n_0),
        .O(\mulData[0][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][6]_i_6 
       (.I0(\mulData[0][6]_i_14_n_0 ),
        .I1(\mulData[0][6]_i_15_n_0 ),
        .I2(\mulData[0][7]_i_20_n_0 ),
        .I3(\mulData[0][6]_i_16_n_0 ),
        .I4(\mulData[0][7]_i_22_n_0 ),
        .I5(\mulData[0][6]_i_17_n_0 ),
        .O(\mulData[0][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][6]_i_7 
       (.I0(lB_reg_r3_512_575_6_6_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_576_639_6_6_n_0),
        .I3(\mulData[0][7]_i_22_n_0 ),
        .I4(lB_reg_r3_640_703_6_6_n_0),
        .I5(\mulData[0][7]_i_20_n_0 ),
        .O(\mulData[0][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[0][7]_i_1 
       (.I0(\rdPtr_reg[8]_7 ),
        .I1(out_data02_out[7]),
        .I2(\mulData_reg[0][7] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[0][7]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_18 
       (.I0(lB_reg_r3_448_511_7_7_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_384_447_7_7_n_0),
        .O(\mulData[0][7]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_19 
       (.I0(lB_reg_r3_320_383_7_7_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_256_319_7_7_n_0),
        .O(\mulData[0][7]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData[0][7]_i_20 
       (.I0(\rdPtr_reg_n_0_[7] ),
        .I1(\rdPtr[7]_i_2__0_n_0 ),
        .I2(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[0][7]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_21 
       (.I0(lB_reg_r3_192_255_7_7_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_128_191_7_7_n_0),
        .O(\mulData[0][7]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mulData[0][7]_i_22 
       (.I0(\rdPtr[7]_i_2__0_n_0 ),
        .I1(\rdPtr_reg_n_0_[7] ),
        .O(\mulData[0][7]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_23 
       (.I0(lB_reg_r3_64_127_7_7_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_0_63_7_7_n_0),
        .O(\mulData[0][7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mulData[0][7]_i_24 
       (.I0(\rdPtr_reg_n_0_[5] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[6] ),
        .O(\mulData[0][7]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hC6CC)) 
    \mulData[0][7]_i_6 
       (.I0(\rdPtr_reg_n_0_[8] ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\rdPtr[7]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[7] ),
        .O(\mulData[0][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][7]_i_7 
       (.I0(\mulData[0][7]_i_18_n_0 ),
        .I1(\mulData[0][7]_i_19_n_0 ),
        .I2(\mulData[0][7]_i_20_n_0 ),
        .I3(\mulData[0][7]_i_21_n_0 ),
        .I4(\mulData[0][7]_i_22_n_0 ),
        .I5(\mulData[0][7]_i_23_n_0 ),
        .O(\mulData[0][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][7]_i_8 
       (.I0(lB_reg_r3_512_575_7_7_n_0),
        .I1(\mulData[0][7]_i_24_n_0 ),
        .I2(lB_reg_r3_576_639_7_7_n_0),
        .I3(\mulData[0][7]_i_22_n_0 ),
        .I4(lB_reg_r3_640_703_7_7_n_0),
        .I5(\mulData[0][7]_i_20_n_0 ),
        .O(\mulData[0][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[1][1]_i_1 
       (.I0(\rdPtr_reg[0]_0 ),
        .I1(out_data00_out[0]),
        .I2(\mulData_reg[1][1] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[1][1]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[1][2]_i_1 
       (.I0(\rdPtr_reg[0]_1 ),
        .I1(out_data00_out[1]),
        .I2(\mulData_reg[1][2] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[1][2]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[1][3]_i_1 
       (.I0(\rdPtr_reg[0]_2 ),
        .I1(out_data00_out[2]),
        .I2(\mulData_reg[1][3] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[1][3]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[1][4]_i_1 
       (.I0(\rdPtr_reg[0]_3 ),
        .I1(out_data00_out[3]),
        .I2(\mulData_reg[1][4] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[1][4]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[1][5]_i_1 
       (.I0(\rdPtr_reg[0]_4 ),
        .I1(out_data00_out[4]),
        .I2(\mulData_reg[1][5] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[1][5]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[1][6]_i_1 
       (.I0(\rdPtr_reg[0]_5 ),
        .I1(out_data00_out[5]),
        .I2(\mulData_reg[1][6] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[1][6]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[1][7]_i_1 
       (.I0(\rdPtr_reg[0]_6 ),
        .I1(out_data00_out[6]),
        .I2(\mulData_reg[1][7] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[1][7]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[1][8]_i_1 
       (.I0(\rdPtr_reg[0]_7 ),
        .I1(out_data00_out[7]),
        .I2(\mulData_reg[1][8] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[1][8]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[2][0]_i_1 
       (.I0(\rdPtr_reg[9]_0 ),
        .I1(out_data0[0]),
        .I2(\mulData_reg[2][0] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[2][0]_0 ),
        .O(\currentRdLineBuffer_reg[1] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][0]_i_2 
       (.I0(\mulData[2][0]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][0]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][0]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][0]_i_6 
       (.I0(lB_reg_r1_512_575_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][0]_i_7 
       (.I0(lB_reg_r1_448_511_0_2_n_0),
        .I1(lB_reg_r1_384_447_0_2_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_0),
        .O(\mulData[2][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][0]_i_8 
       (.I0(lB_reg_r1_192_255_0_2_n_0),
        .I1(lB_reg_r1_128_191_0_2_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_0),
        .O(\mulData[2][0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[2][1]_i_1 
       (.I0(\rdPtr_reg[9]_1 ),
        .I1(out_data0[1]),
        .I2(\mulData_reg[2][1] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[2][1]_0 ),
        .O(\currentRdLineBuffer_reg[1] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][1]_i_2 
       (.I0(\mulData[2][1]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][1]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][1]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][1]_i_6 
       (.I0(lB_reg_r1_512_575_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_1),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_1),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][1]_i_7 
       (.I0(lB_reg_r1_448_511_0_2_n_1),
        .I1(lB_reg_r1_384_447_0_2_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_1),
        .O(\mulData[2][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][1]_i_8 
       (.I0(lB_reg_r1_192_255_0_2_n_1),
        .I1(lB_reg_r1_128_191_0_2_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_1),
        .O(\mulData[2][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[2][2]_i_1 
       (.I0(\rdPtr_reg[9]_2 ),
        .I1(out_data0[2]),
        .I2(\mulData_reg[2][2] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[2][2]_0 ),
        .O(\currentRdLineBuffer_reg[1] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][2]_i_2 
       (.I0(\mulData[2][2]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][2]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][2]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][2]_i_6 
       (.I0(lB_reg_r1_512_575_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_2),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_2),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][2]_i_7 
       (.I0(lB_reg_r1_448_511_0_2_n_2),
        .I1(lB_reg_r1_384_447_0_2_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_2),
        .O(\mulData[2][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][2]_i_8 
       (.I0(lB_reg_r1_192_255_0_2_n_2),
        .I1(lB_reg_r1_128_191_0_2_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_2),
        .O(\mulData[2][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[2][3]_i_1 
       (.I0(\rdPtr_reg[9]_3 ),
        .I1(out_data0[3]),
        .I2(\mulData_reg[2][3] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[2][3]_0 ),
        .O(\currentRdLineBuffer_reg[1] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][3]_i_2 
       (.I0(\mulData[2][3]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][3]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][3]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_3 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][3]_i_6 
       (.I0(lB_reg_r1_512_575_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][3]_i_7 
       (.I0(lB_reg_r1_448_511_3_5_n_0),
        .I1(lB_reg_r1_384_447_3_5_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_0),
        .O(\mulData[2][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][3]_i_8 
       (.I0(lB_reg_r1_192_255_3_5_n_0),
        .I1(lB_reg_r1_128_191_3_5_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_0),
        .O(\mulData[2][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[2][4]_i_1 
       (.I0(\rdPtr_reg[9]_4 ),
        .I1(out_data0[4]),
        .I2(\mulData_reg[2][4] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[2][4]_0 ),
        .O(\currentRdLineBuffer_reg[1] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][4]_i_2 
       (.I0(\mulData[2][4]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][4]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][4]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_4 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][4]_i_6 
       (.I0(lB_reg_r1_512_575_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_1),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_1),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][4]_i_7 
       (.I0(lB_reg_r1_448_511_3_5_n_1),
        .I1(lB_reg_r1_384_447_3_5_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_1),
        .O(\mulData[2][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][4]_i_8 
       (.I0(lB_reg_r1_192_255_3_5_n_1),
        .I1(lB_reg_r1_128_191_3_5_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_1),
        .O(\mulData[2][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[2][5]_i_1 
       (.I0(\rdPtr_reg[9]_5 ),
        .I1(out_data0[5]),
        .I2(\mulData_reg[2][5] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[2][5]_0 ),
        .O(\currentRdLineBuffer_reg[1] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][5]_i_2 
       (.I0(\mulData[2][5]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][5]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][5]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][5]_i_6 
       (.I0(lB_reg_r1_512_575_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_2),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_2),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][5]_i_7 
       (.I0(lB_reg_r1_448_511_3_5_n_2),
        .I1(lB_reg_r1_384_447_3_5_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_2),
        .O(\mulData[2][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][5]_i_8 
       (.I0(lB_reg_r1_192_255_3_5_n_2),
        .I1(lB_reg_r1_128_191_3_5_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_2),
        .O(\mulData[2][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[2][6]_i_1 
       (.I0(\rdPtr_reg[9]_6 ),
        .I1(out_data0[6]),
        .I2(\mulData_reg[2][6] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[2][6]_0 ),
        .O(\currentRdLineBuffer_reg[1] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][6]_i_2 
       (.I0(\mulData[2][6]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][6]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][6]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_6 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][6]_i_6 
       (.I0(lB_reg_r1_512_575_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_6_6_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_6_6_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][6]_i_7 
       (.I0(lB_reg_r1_448_511_6_6_n_0),
        .I1(lB_reg_r1_384_447_6_6_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_6_6_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_6_6_n_0),
        .O(\mulData[2][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][6]_i_8 
       (.I0(lB_reg_r1_192_255_6_6_n_0),
        .I1(lB_reg_r1_128_191_6_6_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_6_6_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_6_6_n_0),
        .O(\mulData[2][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[2][7]_i_1 
       (.I0(\rdPtr_reg[9]_7 ),
        .I1(out_data0[7]),
        .I2(\mulData_reg[2][7] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[2][7]_0 ),
        .O(\currentRdLineBuffer_reg[1] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][7]_i_2 
       (.I0(\mulData[2][7]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][7]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][7]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_7 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][7]_i_6 
       (.I0(lB_reg_r1_512_575_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_7_7_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_7_7_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][7]_i_7 
       (.I0(lB_reg_r1_448_511_7_7_n_0),
        .I1(lB_reg_r1_384_447_7_7_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_7_7_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_7_7_n_0),
        .O(\mulData[2][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][7]_i_8 
       (.I0(lB_reg_r1_192_255_7_7_n_0),
        .I1(lB_reg_r1_128_191_7_7_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_7_7_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_7_7_n_0),
        .O(\mulData[2][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][1]_i_10 
       (.I0(\mulData[7][1]_i_22_n_0 ),
        .I1(\mulData[7][1]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData[7][1]_i_24_n_0 ),
        .I4(\mulData[7][8]_i_31_n_0 ),
        .I5(\mulData[7][1]_i_25_n_0 ),
        .O(\mulData[7][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][1]_i_11 
       (.I0(lB_reg_r2_512_575_0_2_n_0),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_0),
        .I3(\mulData[7][8]_i_31_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_0),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData[7][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_22 
       (.I0(lB_reg_r2_448_511_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_0),
        .O(\mulData[7][1]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_23 
       (.I0(lB_reg_r2_320_383_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_0),
        .O(\mulData[7][1]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_24 
       (.I0(lB_reg_r2_192_255_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_0),
        .O(\mulData[7][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_25 
       (.I0(lB_reg_r2_64_127_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_0),
        .O(\mulData[7][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][2]_i_10 
       (.I0(\mulData[7][2]_i_22_n_0 ),
        .I1(\mulData[7][2]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData[7][2]_i_24_n_0 ),
        .I4(\mulData[7][8]_i_31_n_0 ),
        .I5(\mulData[7][2]_i_25_n_0 ),
        .O(\mulData[7][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][2]_i_11 
       (.I0(lB_reg_r2_512_575_0_2_n_1),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_1),
        .I3(\mulData[7][8]_i_31_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_1),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData[7][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_22 
       (.I0(lB_reg_r2_448_511_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_1),
        .O(\mulData[7][2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_23 
       (.I0(lB_reg_r2_320_383_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_1),
        .O(\mulData[7][2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_24 
       (.I0(lB_reg_r2_192_255_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_1),
        .O(\mulData[7][2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_25 
       (.I0(lB_reg_r2_64_127_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_1),
        .O(\mulData[7][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][3]_i_10 
       (.I0(\mulData[7][3]_i_22_n_0 ),
        .I1(\mulData[7][3]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData[7][3]_i_24_n_0 ),
        .I4(\mulData[7][8]_i_31_n_0 ),
        .I5(\mulData[7][3]_i_25_n_0 ),
        .O(\mulData[7][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][3]_i_11 
       (.I0(lB_reg_r2_512_575_0_2_n_2),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_2),
        .I3(\mulData[7][8]_i_31_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_2),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData[7][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_22 
       (.I0(lB_reg_r2_448_511_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_2),
        .O(\mulData[7][3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_23 
       (.I0(lB_reg_r2_320_383_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_2),
        .O(\mulData[7][3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_24 
       (.I0(lB_reg_r2_192_255_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_2),
        .O(\mulData[7][3]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_25 
       (.I0(lB_reg_r2_64_127_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_2),
        .O(\mulData[7][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][4]_i_10 
       (.I0(\mulData[7][4]_i_22_n_0 ),
        .I1(\mulData[7][4]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData[7][4]_i_24_n_0 ),
        .I4(\mulData[7][8]_i_31_n_0 ),
        .I5(\mulData[7][4]_i_25_n_0 ),
        .O(\mulData[7][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][4]_i_11 
       (.I0(lB_reg_r2_512_575_3_5_n_0),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_0),
        .I3(\mulData[7][8]_i_31_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_0),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData[7][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_22 
       (.I0(lB_reg_r2_448_511_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_0),
        .O(\mulData[7][4]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_23 
       (.I0(lB_reg_r2_320_383_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_0),
        .O(\mulData[7][4]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_24 
       (.I0(lB_reg_r2_192_255_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_0),
        .O(\mulData[7][4]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_25 
       (.I0(lB_reg_r2_64_127_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_0),
        .O(\mulData[7][4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][5]_i_10 
       (.I0(\mulData[7][5]_i_22_n_0 ),
        .I1(\mulData[7][5]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData[7][5]_i_24_n_0 ),
        .I4(\mulData[7][8]_i_31_n_0 ),
        .I5(\mulData[7][5]_i_25_n_0 ),
        .O(\mulData[7][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][5]_i_11 
       (.I0(lB_reg_r2_512_575_3_5_n_1),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_1),
        .I3(\mulData[7][8]_i_31_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_1),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData[7][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_22 
       (.I0(lB_reg_r2_448_511_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_1),
        .O(\mulData[7][5]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_23 
       (.I0(lB_reg_r2_320_383_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_1),
        .O(\mulData[7][5]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_24 
       (.I0(lB_reg_r2_192_255_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_1),
        .O(\mulData[7][5]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_25 
       (.I0(lB_reg_r2_64_127_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_1),
        .O(\mulData[7][5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][6]_i_10 
       (.I0(\mulData[7][6]_i_22_n_0 ),
        .I1(\mulData[7][6]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData[7][6]_i_24_n_0 ),
        .I4(\mulData[7][8]_i_31_n_0 ),
        .I5(\mulData[7][6]_i_25_n_0 ),
        .O(\mulData[7][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][6]_i_11 
       (.I0(lB_reg_r2_512_575_3_5_n_2),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_2),
        .I3(\mulData[7][8]_i_31_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_2),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData[7][6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_22 
       (.I0(lB_reg_r2_448_511_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_2),
        .O(\mulData[7][6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_23 
       (.I0(lB_reg_r2_320_383_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_2),
        .O(\mulData[7][6]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_24 
       (.I0(lB_reg_r2_192_255_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_2),
        .O(\mulData[7][6]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_25 
       (.I0(lB_reg_r2_64_127_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_2),
        .O(\mulData[7][6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][7]_i_10 
       (.I0(\mulData[7][7]_i_22_n_0 ),
        .I1(\mulData[7][7]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData[7][7]_i_24_n_0 ),
        .I4(\mulData[7][8]_i_31_n_0 ),
        .I5(\mulData[7][7]_i_25_n_0 ),
        .O(\mulData[7][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][7]_i_11 
       (.I0(lB_reg_r2_512_575_6_6_n_0),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_6_6_n_0),
        .I3(\mulData[7][8]_i_31_n_0 ),
        .I4(lB_reg_r2_640_703_6_6_n_0),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData[7][7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_22 
       (.I0(lB_reg_r2_448_511_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_6_6_n_0),
        .O(\mulData[7][7]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_23 
       (.I0(lB_reg_r2_320_383_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_6_6_n_0),
        .O(\mulData[7][7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_24 
       (.I0(lB_reg_r2_192_255_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_6_6_n_0),
        .O(\mulData[7][7]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_25 
       (.I0(lB_reg_r2_64_127_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_6_6_n_0),
        .O(\mulData[7][7]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    \mulData[7][8]_i_12 
       (.I0(\rdPtr[7]_i_2__0_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[8] ),
        .I3(\rdPtr_reg_n_0_[9] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(\mulData[7][8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][8]_i_13 
       (.I0(\mulData[7][8]_i_28_n_0 ),
        .I1(\mulData[7][8]_i_29_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData[7][8]_i_30_n_0 ),
        .I4(\mulData[7][8]_i_31_n_0 ),
        .I5(\mulData[7][8]_i_32_n_0 ),
        .O(\mulData[7][8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][8]_i_14 
       (.I0(lB_reg_r2_512_575_7_7_n_0),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_7_7_n_0),
        .I3(\mulData[7][8]_i_31_n_0 ),
        .I4(lB_reg_r2_640_703_7_7_n_0),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData[7][8]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_28 
       (.I0(lB_reg_r2_448_511_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_7_7_n_0),
        .O(\mulData[7][8]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_29 
       (.I0(lB_reg_r2_320_383_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_7_7_n_0),
        .O(\mulData[7][8]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_30 
       (.I0(lB_reg_r2_192_255_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_7_7_n_0),
        .O(\mulData[7][8]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData[7][8]_i_31 
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr[7]_i_2__0_n_0 ),
        .I2(\rdPtr_reg_n_0_[7] ),
        .O(\mulData[7][8]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_32 
       (.I0(lB_reg_r2_64_127_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_7_7_n_0),
        .O(\mulData[7][8]_i_32_n_0 ));
  MUXF7 \mulData_reg[0][0]_i_2 
       (.I0(\mulData[0][0]_i_6_n_0 ),
        .I1(\mulData[0][0]_i_7_n_0 ),
        .O(\rdPtr_reg[8]_0 ),
        .S(\mulData[0][7]_i_6_n_0 ));
  MUXF7 \mulData_reg[0][1]_i_2 
       (.I0(\mulData[0][1]_i_6_n_0 ),
        .I1(\mulData[0][1]_i_7_n_0 ),
        .O(\rdPtr_reg[8]_1 ),
        .S(\mulData[0][7]_i_6_n_0 ));
  MUXF7 \mulData_reg[0][2]_i_2 
       (.I0(\mulData[0][2]_i_6_n_0 ),
        .I1(\mulData[0][2]_i_7_n_0 ),
        .O(\rdPtr_reg[8]_2 ),
        .S(\mulData[0][7]_i_6_n_0 ));
  MUXF7 \mulData_reg[0][3]_i_2 
       (.I0(\mulData[0][3]_i_6_n_0 ),
        .I1(\mulData[0][3]_i_7_n_0 ),
        .O(\rdPtr_reg[8]_3 ),
        .S(\mulData[0][7]_i_6_n_0 ));
  MUXF7 \mulData_reg[0][4]_i_2 
       (.I0(\mulData[0][4]_i_6_n_0 ),
        .I1(\mulData[0][4]_i_7_n_0 ),
        .O(\rdPtr_reg[8]_4 ),
        .S(\mulData[0][7]_i_6_n_0 ));
  MUXF7 \mulData_reg[0][5]_i_2 
       (.I0(\mulData[0][5]_i_6_n_0 ),
        .I1(\mulData[0][5]_i_7_n_0 ),
        .O(\rdPtr_reg[8]_5 ),
        .S(\mulData[0][7]_i_6_n_0 ));
  MUXF7 \mulData_reg[0][6]_i_2 
       (.I0(\mulData[0][6]_i_6_n_0 ),
        .I1(\mulData[0][6]_i_7_n_0 ),
        .O(\rdPtr_reg[8]_6 ),
        .S(\mulData[0][7]_i_6_n_0 ));
  MUXF7 \mulData_reg[0][7]_i_2 
       (.I0(\mulData[0][7]_i_7_n_0 ),
        .I1(\mulData[0][7]_i_8_n_0 ),
        .O(\rdPtr_reg[8]_7 ),
        .S(\mulData[0][7]_i_6_n_0 ));
  MUXF7 \mulData_reg[7][1]_i_4 
       (.I0(\mulData[7][1]_i_10_n_0 ),
        .I1(\mulData[7][1]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_0 ),
        .S(\mulData[7][8]_i_12_n_0 ));
  MUXF7 \mulData_reg[7][2]_i_4 
       (.I0(\mulData[7][2]_i_10_n_0 ),
        .I1(\mulData[7][2]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_1 ),
        .S(\mulData[7][8]_i_12_n_0 ));
  MUXF7 \mulData_reg[7][3]_i_4 
       (.I0(\mulData[7][3]_i_10_n_0 ),
        .I1(\mulData[7][3]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_2 ),
        .S(\mulData[7][8]_i_12_n_0 ));
  MUXF7 \mulData_reg[7][4]_i_4 
       (.I0(\mulData[7][4]_i_10_n_0 ),
        .I1(\mulData[7][4]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_3 ),
        .S(\mulData[7][8]_i_12_n_0 ));
  MUXF7 \mulData_reg[7][5]_i_4 
       (.I0(\mulData[7][5]_i_10_n_0 ),
        .I1(\mulData[7][5]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_4 ),
        .S(\mulData[7][8]_i_12_n_0 ));
  MUXF7 \mulData_reg[7][6]_i_4 
       (.I0(\mulData[7][6]_i_10_n_0 ),
        .I1(\mulData[7][6]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_5 ),
        .S(\mulData[7][8]_i_12_n_0 ));
  MUXF7 \mulData_reg[7][7]_i_4 
       (.I0(\mulData[7][7]_i_10_n_0 ),
        .I1(\mulData[7][7]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_6 ),
        .S(\mulData[7][8]_i_12_n_0 ));
  MUXF7 \mulData_reg[7][8]_i_4 
       (.I0(\mulData[7][8]_i_13_n_0 ),
        .I1(\mulData[7][8]_i_14_n_0 ),
        .O(\rdPtr_reg[0]_7 ),
        .S(\mulData[7][8]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \rdPtr[5]_i_1__0 
       (.I0(currentRdLineBuffer[1]),
        .I1(currentRdLineBuffer[0]),
        .I2(E),
        .O(lineBuffReadData));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPtr[6]_i_1__0 
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr[6]_i_2__0_n_0 ),
        .I2(\rdPtr_reg_n_0_[6] ),
        .O(\rdPtr[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPtr[6]_i_2__0 
       (.I0(\rdPtr_reg_n_0_[4] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[5] ),
        .O(\rdPtr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hBBBB4404)) 
    \rdPtr[7]_i_1__0 
       (.I0(\rdPtr[7]_i_2__0_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[9] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(rdPtr__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPtr[7]_i_2__0 
       (.I0(\rdPtr_reg_n_0_[5] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[6] ),
        .O(\rdPtr[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPtr[8]_i_1__0 
       (.I0(\rdPtr_reg_n_0_[7] ),
        .I1(\rdPtr[7]_i_2__0_n_0 ),
        .I2(\rdPtr_reg_n_0_[0] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .O(\rdPtr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hB4F0F0B0)) 
    \rdPtr[9]_i_1__0 
       (.I0(\rdPtr[7]_i_2__0_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[9] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(rdPtr__0[9]));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg_n_0_[0] ),
        .R(SR));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg[0]_rep_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[1]),
        .Q(\rdPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[2]),
        .Q(\rdPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[3]),
        .Q(\rdPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[4]),
        .Q(\rdPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[5]),
        .Q(\rdPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(\rdPtr[6]_i_1__0_n_0 ),
        .Q(\rdPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[7]),
        .Q(\rdPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(\rdPtr[8]_i_1__0_n_0 ),
        .Q(\rdPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[9]),
        .Q(\rdPtr_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPtr[0]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .O(wrPtr[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \wrPtr[10]_i_1__2 
       (.I0(currentWrLineBuffer[1]),
        .I1(out_tvalid),
        .I2(currentWrLineBuffer[0]),
        .O(lineBuffDataValid));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPtr[10]_i_2__0 
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr[10]_i_3__0_n_0 ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(\wrPtr_reg_n_0_[10] ),
        .O(wrPtr[10]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPtr[10]_i_3__0 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2__0_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(\wrPtr[10]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPtr[1]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(wrPtr[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPtr[2]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[1] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[2] ),
        .O(wrPtr[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPtr[3]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[2] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[1] ),
        .I3(\wrPtr_reg_n_0_[3] ),
        .O(wrPtr[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPtr[4]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[3] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .O(wrPtr[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPtr[5]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[4] ),
        .I1(\wrPtr_reg_n_0_[2] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[1] ),
        .I4(\wrPtr_reg_n_0_[3] ),
        .I5(\wrPtr_reg_n_0_[5] ),
        .O(wrPtr[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPtr[6]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2__0_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(wrPtr[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPtr[6]_i_2__0 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(\wrPtr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPtr[7]_i_1__0 
       (.I0(\wrPtr[10]_i_3__0_n_0 ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[7] ),
        .O(wrPtr[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPtr[8]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[7] ),
        .I1(\wrPtr[10]_i_3__0_n_0 ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPtr[9]_i_1__0 
       (.I0(\wrPtr[10]_i_3__0_n_0 ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[9] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[9]));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[0]),
        .Q(\wrPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[10] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[10]),
        .Q(\wrPtr_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[1]),
        .Q(\wrPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[2]),
        .Q(\wrPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[3]),
        .Q(\wrPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[4]),
        .Q(\wrPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[5]),
        .Q(\wrPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[6]),
        .Q(\wrPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[7]),
        .Q(\wrPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[8]),
        .Q(\wrPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[9]),
        .Q(\wrPtr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "line_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_line_buffer_1
   (\currentRdLineBuffer_reg[1] ,
    \rdPtr_reg[9]_0 ,
    \rdPtr_reg[9]_1 ,
    \rdPtr_reg[9]_2 ,
    \rdPtr_reg[9]_3 ,
    \rdPtr_reg[9]_4 ,
    \rdPtr_reg[9]_5 ,
    \rdPtr_reg[9]_6 ,
    \rdPtr_reg[9]_7 ,
    \currentRdLineBuffer_reg[1]_0 ,
    \rdPtr_reg[0]_0 ,
    \rdPtr_reg[0]_1 ,
    \rdPtr_reg[0]_2 ,
    \rdPtr_reg[0]_3 ,
    \rdPtr_reg[0]_4 ,
    \rdPtr_reg[0]_5 ,
    \rdPtr_reg[0]_6 ,
    \rdPtr_reg[0]_7 ,
    \currentRdLineBuffer_reg[1]_1 ,
    \rdPtr_reg[8]_0 ,
    \rdPtr_reg[8]_1 ,
    \rdPtr_reg[8]_2 ,
    \rdPtr_reg[8]_3 ,
    \rdPtr_reg[8]_4 ,
    \rdPtr_reg[8]_5 ,
    \rdPtr_reg[8]_6 ,
    \rdPtr_reg[8]_7 ,
    SR,
    s_axi_aclk,
    \mulData_reg[5][1] ,
    out_data0,
    currentRdLineBuffer,
    \mulData_reg[5][1]_0 ,
    \mulData_reg[5][2] ,
    \mulData_reg[5][2]_0 ,
    \mulData_reg[5][3] ,
    \mulData_reg[5][3]_0 ,
    \mulData_reg[5][4] ,
    \mulData_reg[5][4]_0 ,
    \mulData_reg[5][5] ,
    \mulData_reg[5][5]_0 ,
    \mulData_reg[5][6] ,
    \mulData_reg[5][6]_0 ,
    \mulData_reg[5][7] ,
    \mulData_reg[5][7]_0 ,
    \mulData_reg[5][8] ,
    \mulData_reg[5][8]_0 ,
    \mulData_reg[4][2] ,
    out_data00_out,
    \mulData_reg[4][2]_0 ,
    \mulData_reg[4][3] ,
    \mulData_reg[4][3]_0 ,
    \mulData_reg[4][4] ,
    \mulData_reg[4][4]_0 ,
    \mulData_reg[4][5] ,
    \mulData_reg[4][5]_0 ,
    \mulData_reg[4][6] ,
    \mulData_reg[4][6]_0 ,
    \mulData_reg[4][7] ,
    \mulData_reg[4][7]_0 ,
    \mulData_reg[4][8] ,
    \mulData_reg[4][8]_0 ,
    \mulData_reg[4][9] ,
    \mulData_reg[4][9]_0 ,
    \mulData_reg[3][1] ,
    out_data02_out,
    \mulData_reg[3][1]_0 ,
    \mulData_reg[3][2] ,
    \mulData_reg[3][2]_0 ,
    \mulData_reg[3][3] ,
    \mulData_reg[3][3]_0 ,
    \mulData_reg[3][4] ,
    \mulData_reg[3][4]_0 ,
    \mulData_reg[3][5] ,
    \mulData_reg[3][5]_0 ,
    \mulData_reg[3][6] ,
    \mulData_reg[3][6]_0 ,
    \mulData_reg[3][7] ,
    \mulData_reg[3][7]_0 ,
    \mulData_reg[3][8] ,
    \mulData_reg[3][8]_0 ,
    out_tvalid,
    currentWrLineBuffer,
    E,
    \mulData[0][7]_i_17_0 ,
    s_axi_aresetn);
  output [7:0]\currentRdLineBuffer_reg[1] ;
  output \rdPtr_reg[9]_0 ;
  output \rdPtr_reg[9]_1 ;
  output \rdPtr_reg[9]_2 ;
  output \rdPtr_reg[9]_3 ;
  output \rdPtr_reg[9]_4 ;
  output \rdPtr_reg[9]_5 ;
  output \rdPtr_reg[9]_6 ;
  output \rdPtr_reg[9]_7 ;
  output [7:0]\currentRdLineBuffer_reg[1]_0 ;
  output \rdPtr_reg[0]_0 ;
  output \rdPtr_reg[0]_1 ;
  output \rdPtr_reg[0]_2 ;
  output \rdPtr_reg[0]_3 ;
  output \rdPtr_reg[0]_4 ;
  output \rdPtr_reg[0]_5 ;
  output \rdPtr_reg[0]_6 ;
  output \rdPtr_reg[0]_7 ;
  output [7:0]\currentRdLineBuffer_reg[1]_1 ;
  output \rdPtr_reg[8]_0 ;
  output \rdPtr_reg[8]_1 ;
  output \rdPtr_reg[8]_2 ;
  output \rdPtr_reg[8]_3 ;
  output \rdPtr_reg[8]_4 ;
  output \rdPtr_reg[8]_5 ;
  output \rdPtr_reg[8]_6 ;
  output \rdPtr_reg[8]_7 ;
  input [0:0]SR;
  input s_axi_aclk;
  input \mulData_reg[5][1] ;
  input [7:0]out_data0;
  input [1:0]currentRdLineBuffer;
  input \mulData_reg[5][1]_0 ;
  input \mulData_reg[5][2] ;
  input \mulData_reg[5][2]_0 ;
  input \mulData_reg[5][3] ;
  input \mulData_reg[5][3]_0 ;
  input \mulData_reg[5][4] ;
  input \mulData_reg[5][4]_0 ;
  input \mulData_reg[5][5] ;
  input \mulData_reg[5][5]_0 ;
  input \mulData_reg[5][6] ;
  input \mulData_reg[5][6]_0 ;
  input \mulData_reg[5][7] ;
  input \mulData_reg[5][7]_0 ;
  input \mulData_reg[5][8] ;
  input \mulData_reg[5][8]_0 ;
  input \mulData_reg[4][2] ;
  input [7:0]out_data00_out;
  input \mulData_reg[4][2]_0 ;
  input \mulData_reg[4][3] ;
  input \mulData_reg[4][3]_0 ;
  input \mulData_reg[4][4] ;
  input \mulData_reg[4][4]_0 ;
  input \mulData_reg[4][5] ;
  input \mulData_reg[4][5]_0 ;
  input \mulData_reg[4][6] ;
  input \mulData_reg[4][6]_0 ;
  input \mulData_reg[4][7] ;
  input \mulData_reg[4][7]_0 ;
  input \mulData_reg[4][8] ;
  input \mulData_reg[4][8]_0 ;
  input \mulData_reg[4][9] ;
  input \mulData_reg[4][9]_0 ;
  input \mulData_reg[3][1] ;
  input [7:0]out_data02_out;
  input \mulData_reg[3][1]_0 ;
  input \mulData_reg[3][2] ;
  input \mulData_reg[3][2]_0 ;
  input \mulData_reg[3][3] ;
  input \mulData_reg[3][3]_0 ;
  input \mulData_reg[3][4] ;
  input \mulData_reg[3][4]_0 ;
  input \mulData_reg[3][5] ;
  input \mulData_reg[3][5]_0 ;
  input \mulData_reg[3][6] ;
  input \mulData_reg[3][6]_0 ;
  input \mulData_reg[3][7] ;
  input \mulData_reg[3][7]_0 ;
  input \mulData_reg[3][8] ;
  input \mulData_reg[3][8]_0 ;
  input out_tvalid;
  input [1:0]currentWrLineBuffer;
  input [0:0]E;
  input [7:0]\mulData[0][7]_i_17_0 ;
  input s_axi_aresetn;

  wire [0:0]E;
  wire [0:0]SR;
  wire [1:0]currentRdLineBuffer;
  wire [7:0]\currentRdLineBuffer_reg[1] ;
  wire [7:0]\currentRdLineBuffer_reg[1]_0 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_1 ;
  wire [1:0]currentWrLineBuffer;
  wire lB_reg_r1_0_63_0_2_i_1_n_0;
  wire lB_reg_r1_0_63_0_2_n_0;
  wire lB_reg_r1_0_63_0_2_n_1;
  wire lB_reg_r1_0_63_0_2_n_2;
  wire lB_reg_r1_0_63_3_5_n_0;
  wire lB_reg_r1_0_63_3_5_n_1;
  wire lB_reg_r1_0_63_3_5_n_2;
  wire lB_reg_r1_0_63_6_6_n_0;
  wire lB_reg_r1_0_63_7_7_n_0;
  wire lB_reg_r1_128_191_0_2_i_1_n_0;
  wire lB_reg_r1_128_191_0_2_n_0;
  wire lB_reg_r1_128_191_0_2_n_1;
  wire lB_reg_r1_128_191_0_2_n_2;
  wire lB_reg_r1_128_191_3_5_n_0;
  wire lB_reg_r1_128_191_3_5_n_1;
  wire lB_reg_r1_128_191_3_5_n_2;
  wire lB_reg_r1_128_191_6_6_n_0;
  wire lB_reg_r1_128_191_7_7_n_0;
  wire lB_reg_r1_192_255_0_2_i_1_n_0;
  wire lB_reg_r1_192_255_0_2_n_0;
  wire lB_reg_r1_192_255_0_2_n_1;
  wire lB_reg_r1_192_255_0_2_n_2;
  wire lB_reg_r1_192_255_3_5_n_0;
  wire lB_reg_r1_192_255_3_5_n_1;
  wire lB_reg_r1_192_255_3_5_n_2;
  wire lB_reg_r1_192_255_6_6_n_0;
  wire lB_reg_r1_192_255_7_7_n_0;
  wire lB_reg_r1_256_319_0_2_i_1_n_0;
  wire lB_reg_r1_256_319_0_2_n_0;
  wire lB_reg_r1_256_319_0_2_n_1;
  wire lB_reg_r1_256_319_0_2_n_2;
  wire lB_reg_r1_256_319_3_5_n_0;
  wire lB_reg_r1_256_319_3_5_n_1;
  wire lB_reg_r1_256_319_3_5_n_2;
  wire lB_reg_r1_256_319_6_6_n_0;
  wire lB_reg_r1_256_319_7_7_n_0;
  wire lB_reg_r1_320_383_0_2_i_1_n_0;
  wire lB_reg_r1_320_383_0_2_n_0;
  wire lB_reg_r1_320_383_0_2_n_1;
  wire lB_reg_r1_320_383_0_2_n_2;
  wire lB_reg_r1_320_383_3_5_n_0;
  wire lB_reg_r1_320_383_3_5_n_1;
  wire lB_reg_r1_320_383_3_5_n_2;
  wire lB_reg_r1_320_383_6_6_n_0;
  wire lB_reg_r1_320_383_7_7_n_0;
  wire lB_reg_r1_384_447_0_2_i_1_n_0;
  wire lB_reg_r1_384_447_0_2_n_0;
  wire lB_reg_r1_384_447_0_2_n_1;
  wire lB_reg_r1_384_447_0_2_n_2;
  wire lB_reg_r1_384_447_3_5_n_0;
  wire lB_reg_r1_384_447_3_5_n_1;
  wire lB_reg_r1_384_447_3_5_n_2;
  wire lB_reg_r1_384_447_6_6_n_0;
  wire lB_reg_r1_384_447_7_7_n_0;
  wire lB_reg_r1_448_511_0_2_i_1_n_0;
  wire lB_reg_r1_448_511_0_2_n_0;
  wire lB_reg_r1_448_511_0_2_n_1;
  wire lB_reg_r1_448_511_0_2_n_2;
  wire lB_reg_r1_448_511_3_5_n_0;
  wire lB_reg_r1_448_511_3_5_n_1;
  wire lB_reg_r1_448_511_3_5_n_2;
  wire lB_reg_r1_448_511_6_6_n_0;
  wire lB_reg_r1_448_511_7_7_n_0;
  wire lB_reg_r1_512_575_0_2_i_1_n_0;
  wire lB_reg_r1_512_575_0_2_n_0;
  wire lB_reg_r1_512_575_0_2_n_1;
  wire lB_reg_r1_512_575_0_2_n_2;
  wire lB_reg_r1_512_575_3_5_n_0;
  wire lB_reg_r1_512_575_3_5_n_1;
  wire lB_reg_r1_512_575_3_5_n_2;
  wire lB_reg_r1_512_575_6_6_n_0;
  wire lB_reg_r1_512_575_7_7_n_0;
  wire lB_reg_r1_576_639_0_2_i_1_n_0;
  wire lB_reg_r1_576_639_0_2_n_0;
  wire lB_reg_r1_576_639_0_2_n_1;
  wire lB_reg_r1_576_639_0_2_n_2;
  wire lB_reg_r1_576_639_3_5_n_0;
  wire lB_reg_r1_576_639_3_5_n_1;
  wire lB_reg_r1_576_639_3_5_n_2;
  wire lB_reg_r1_576_639_6_6_n_0;
  wire lB_reg_r1_576_639_7_7_n_0;
  wire lB_reg_r1_640_703_0_2_i_1_n_0;
  wire lB_reg_r1_640_703_0_2_n_0;
  wire lB_reg_r1_640_703_0_2_n_1;
  wire lB_reg_r1_640_703_0_2_n_2;
  wire lB_reg_r1_640_703_3_5_n_0;
  wire lB_reg_r1_640_703_3_5_n_1;
  wire lB_reg_r1_640_703_3_5_n_2;
  wire lB_reg_r1_640_703_6_6_n_0;
  wire lB_reg_r1_640_703_7_7_n_0;
  wire lB_reg_r1_64_127_0_2_i_1_n_0;
  wire lB_reg_r1_64_127_0_2_n_0;
  wire lB_reg_r1_64_127_0_2_n_1;
  wire lB_reg_r1_64_127_0_2_n_2;
  wire lB_reg_r1_64_127_3_5_n_0;
  wire lB_reg_r1_64_127_3_5_n_1;
  wire lB_reg_r1_64_127_3_5_n_2;
  wire lB_reg_r1_64_127_6_6_n_0;
  wire lB_reg_r1_64_127_7_7_n_0;
  wire lB_reg_r2_0_63_0_2_n_0;
  wire lB_reg_r2_0_63_0_2_n_1;
  wire lB_reg_r2_0_63_0_2_n_2;
  wire lB_reg_r2_0_63_3_5_n_0;
  wire lB_reg_r2_0_63_3_5_n_1;
  wire lB_reg_r2_0_63_3_5_n_2;
  wire lB_reg_r2_0_63_6_6_n_0;
  wire lB_reg_r2_0_63_7_7_n_0;
  wire lB_reg_r2_128_191_0_2_n_0;
  wire lB_reg_r2_128_191_0_2_n_1;
  wire lB_reg_r2_128_191_0_2_n_2;
  wire lB_reg_r2_128_191_3_5_n_0;
  wire lB_reg_r2_128_191_3_5_n_1;
  wire lB_reg_r2_128_191_3_5_n_2;
  wire lB_reg_r2_128_191_6_6_n_0;
  wire lB_reg_r2_128_191_7_7_n_0;
  wire lB_reg_r2_192_255_0_2_n_0;
  wire lB_reg_r2_192_255_0_2_n_1;
  wire lB_reg_r2_192_255_0_2_n_2;
  wire lB_reg_r2_192_255_3_5_n_0;
  wire lB_reg_r2_192_255_3_5_n_1;
  wire lB_reg_r2_192_255_3_5_n_2;
  wire lB_reg_r2_192_255_6_6_n_0;
  wire lB_reg_r2_192_255_7_7_n_0;
  wire lB_reg_r2_256_319_0_2_n_0;
  wire lB_reg_r2_256_319_0_2_n_1;
  wire lB_reg_r2_256_319_0_2_n_2;
  wire lB_reg_r2_256_319_3_5_n_0;
  wire lB_reg_r2_256_319_3_5_n_1;
  wire lB_reg_r2_256_319_3_5_n_2;
  wire lB_reg_r2_256_319_6_6_n_0;
  wire lB_reg_r2_256_319_7_7_n_0;
  wire lB_reg_r2_320_383_0_2_n_0;
  wire lB_reg_r2_320_383_0_2_n_1;
  wire lB_reg_r2_320_383_0_2_n_2;
  wire lB_reg_r2_320_383_3_5_n_0;
  wire lB_reg_r2_320_383_3_5_n_1;
  wire lB_reg_r2_320_383_3_5_n_2;
  wire lB_reg_r2_320_383_6_6_n_0;
  wire lB_reg_r2_320_383_7_7_n_0;
  wire lB_reg_r2_384_447_0_2_n_0;
  wire lB_reg_r2_384_447_0_2_n_1;
  wire lB_reg_r2_384_447_0_2_n_2;
  wire lB_reg_r2_384_447_3_5_n_0;
  wire lB_reg_r2_384_447_3_5_n_1;
  wire lB_reg_r2_384_447_3_5_n_2;
  wire lB_reg_r2_384_447_6_6_n_0;
  wire lB_reg_r2_384_447_7_7_n_0;
  wire lB_reg_r2_448_511_0_2_n_0;
  wire lB_reg_r2_448_511_0_2_n_1;
  wire lB_reg_r2_448_511_0_2_n_2;
  wire lB_reg_r2_448_511_3_5_n_0;
  wire lB_reg_r2_448_511_3_5_n_1;
  wire lB_reg_r2_448_511_3_5_n_2;
  wire lB_reg_r2_448_511_6_6_n_0;
  wire lB_reg_r2_448_511_7_7_n_0;
  wire lB_reg_r2_512_575_0_2_n_0;
  wire lB_reg_r2_512_575_0_2_n_1;
  wire lB_reg_r2_512_575_0_2_n_2;
  wire lB_reg_r2_512_575_3_5_n_0;
  wire lB_reg_r2_512_575_3_5_n_1;
  wire lB_reg_r2_512_575_3_5_n_2;
  wire lB_reg_r2_512_575_6_6_n_0;
  wire lB_reg_r2_512_575_7_7_n_0;
  wire lB_reg_r2_576_639_0_2_n_0;
  wire lB_reg_r2_576_639_0_2_n_1;
  wire lB_reg_r2_576_639_0_2_n_2;
  wire lB_reg_r2_576_639_3_5_n_0;
  wire lB_reg_r2_576_639_3_5_n_1;
  wire lB_reg_r2_576_639_3_5_n_2;
  wire lB_reg_r2_576_639_6_6_n_0;
  wire lB_reg_r2_576_639_7_7_n_0;
  wire lB_reg_r2_640_703_0_2_n_0;
  wire lB_reg_r2_640_703_0_2_n_1;
  wire lB_reg_r2_640_703_0_2_n_2;
  wire lB_reg_r2_640_703_3_5_n_0;
  wire lB_reg_r2_640_703_3_5_n_1;
  wire lB_reg_r2_640_703_3_5_n_2;
  wire lB_reg_r2_640_703_6_6_n_0;
  wire lB_reg_r2_640_703_7_7_n_0;
  wire lB_reg_r2_64_127_0_2_n_0;
  wire lB_reg_r2_64_127_0_2_n_1;
  wire lB_reg_r2_64_127_0_2_n_2;
  wire lB_reg_r2_64_127_3_5_n_0;
  wire lB_reg_r2_64_127_3_5_n_1;
  wire lB_reg_r2_64_127_3_5_n_2;
  wire lB_reg_r2_64_127_6_6_n_0;
  wire lB_reg_r2_64_127_7_7_n_0;
  wire lB_reg_r3_0_63_0_2_n_0;
  wire lB_reg_r3_0_63_0_2_n_1;
  wire lB_reg_r3_0_63_0_2_n_2;
  wire lB_reg_r3_0_63_3_5_n_0;
  wire lB_reg_r3_0_63_3_5_n_1;
  wire lB_reg_r3_0_63_3_5_n_2;
  wire lB_reg_r3_0_63_6_6_n_0;
  wire lB_reg_r3_0_63_7_7_n_0;
  wire lB_reg_r3_128_191_0_2_n_0;
  wire lB_reg_r3_128_191_0_2_n_1;
  wire lB_reg_r3_128_191_0_2_n_2;
  wire lB_reg_r3_128_191_3_5_n_0;
  wire lB_reg_r3_128_191_3_5_n_1;
  wire lB_reg_r3_128_191_3_5_n_2;
  wire lB_reg_r3_128_191_6_6_n_0;
  wire lB_reg_r3_128_191_7_7_n_0;
  wire lB_reg_r3_192_255_0_2_n_0;
  wire lB_reg_r3_192_255_0_2_n_1;
  wire lB_reg_r3_192_255_0_2_n_2;
  wire lB_reg_r3_192_255_3_5_n_0;
  wire lB_reg_r3_192_255_3_5_n_1;
  wire lB_reg_r3_192_255_3_5_n_2;
  wire lB_reg_r3_192_255_6_6_n_0;
  wire lB_reg_r3_192_255_7_7_n_0;
  wire lB_reg_r3_256_319_0_2_n_0;
  wire lB_reg_r3_256_319_0_2_n_1;
  wire lB_reg_r3_256_319_0_2_n_2;
  wire lB_reg_r3_256_319_3_5_n_0;
  wire lB_reg_r3_256_319_3_5_n_1;
  wire lB_reg_r3_256_319_3_5_n_2;
  wire lB_reg_r3_256_319_6_6_n_0;
  wire lB_reg_r3_256_319_7_7_n_0;
  wire lB_reg_r3_320_383_0_2_n_0;
  wire lB_reg_r3_320_383_0_2_n_1;
  wire lB_reg_r3_320_383_0_2_n_2;
  wire lB_reg_r3_320_383_3_5_n_0;
  wire lB_reg_r3_320_383_3_5_n_1;
  wire lB_reg_r3_320_383_3_5_n_2;
  wire lB_reg_r3_320_383_6_6_n_0;
  wire lB_reg_r3_320_383_7_7_n_0;
  wire lB_reg_r3_384_447_0_2_n_0;
  wire lB_reg_r3_384_447_0_2_n_1;
  wire lB_reg_r3_384_447_0_2_n_2;
  wire lB_reg_r3_384_447_3_5_n_0;
  wire lB_reg_r3_384_447_3_5_n_1;
  wire lB_reg_r3_384_447_3_5_n_2;
  wire lB_reg_r3_384_447_6_6_n_0;
  wire lB_reg_r3_384_447_7_7_n_0;
  wire lB_reg_r3_448_511_0_2_n_0;
  wire lB_reg_r3_448_511_0_2_n_1;
  wire lB_reg_r3_448_511_0_2_n_2;
  wire lB_reg_r3_448_511_3_5_n_0;
  wire lB_reg_r3_448_511_3_5_n_1;
  wire lB_reg_r3_448_511_3_5_n_2;
  wire lB_reg_r3_448_511_6_6_n_0;
  wire lB_reg_r3_448_511_7_7_n_0;
  wire lB_reg_r3_512_575_0_2_n_0;
  wire lB_reg_r3_512_575_0_2_n_1;
  wire lB_reg_r3_512_575_0_2_n_2;
  wire lB_reg_r3_512_575_3_5_n_0;
  wire lB_reg_r3_512_575_3_5_n_1;
  wire lB_reg_r3_512_575_3_5_n_2;
  wire lB_reg_r3_512_575_6_6_n_0;
  wire lB_reg_r3_512_575_7_7_n_0;
  wire lB_reg_r3_576_639_0_2_n_0;
  wire lB_reg_r3_576_639_0_2_n_1;
  wire lB_reg_r3_576_639_0_2_n_2;
  wire lB_reg_r3_576_639_3_5_n_0;
  wire lB_reg_r3_576_639_3_5_n_1;
  wire lB_reg_r3_576_639_3_5_n_2;
  wire lB_reg_r3_576_639_6_6_n_0;
  wire lB_reg_r3_576_639_7_7_n_0;
  wire lB_reg_r3_640_703_0_2_n_0;
  wire lB_reg_r3_640_703_0_2_n_1;
  wire lB_reg_r3_640_703_0_2_n_2;
  wire lB_reg_r3_640_703_3_5_n_0;
  wire lB_reg_r3_640_703_3_5_n_1;
  wire lB_reg_r3_640_703_3_5_n_2;
  wire lB_reg_r3_640_703_6_6_n_0;
  wire lB_reg_r3_640_703_7_7_n_0;
  wire lB_reg_r3_64_127_0_2_n_0;
  wire lB_reg_r3_64_127_0_2_n_1;
  wire lB_reg_r3_64_127_0_2_n_2;
  wire lB_reg_r3_64_127_3_5_n_0;
  wire lB_reg_r3_64_127_3_5_n_1;
  wire lB_reg_r3_64_127_3_5_n_2;
  wire lB_reg_r3_64_127_6_6_n_0;
  wire lB_reg_r3_64_127_7_7_n_0;
  wire [2:2]lineBuffDataValid;
  wire [2:2]lineBuffReadData;
  wire \mulData[0][0]_i_12_n_0 ;
  wire \mulData[0][0]_i_13_n_0 ;
  wire \mulData[0][0]_i_26_n_0 ;
  wire \mulData[0][0]_i_27_n_0 ;
  wire \mulData[0][0]_i_28_n_0 ;
  wire \mulData[0][0]_i_29_n_0 ;
  wire \mulData[0][1]_i_12_n_0 ;
  wire \mulData[0][1]_i_13_n_0 ;
  wire \mulData[0][1]_i_26_n_0 ;
  wire \mulData[0][1]_i_27_n_0 ;
  wire \mulData[0][1]_i_28_n_0 ;
  wire \mulData[0][1]_i_29_n_0 ;
  wire \mulData[0][2]_i_12_n_0 ;
  wire \mulData[0][2]_i_13_n_0 ;
  wire \mulData[0][2]_i_26_n_0 ;
  wire \mulData[0][2]_i_27_n_0 ;
  wire \mulData[0][2]_i_28_n_0 ;
  wire \mulData[0][2]_i_29_n_0 ;
  wire \mulData[0][3]_i_12_n_0 ;
  wire \mulData[0][3]_i_13_n_0 ;
  wire \mulData[0][3]_i_26_n_0 ;
  wire \mulData[0][3]_i_27_n_0 ;
  wire \mulData[0][3]_i_28_n_0 ;
  wire \mulData[0][3]_i_29_n_0 ;
  wire \mulData[0][4]_i_12_n_0 ;
  wire \mulData[0][4]_i_13_n_0 ;
  wire \mulData[0][4]_i_26_n_0 ;
  wire \mulData[0][4]_i_27_n_0 ;
  wire \mulData[0][4]_i_28_n_0 ;
  wire \mulData[0][4]_i_29_n_0 ;
  wire \mulData[0][5]_i_12_n_0 ;
  wire \mulData[0][5]_i_13_n_0 ;
  wire \mulData[0][5]_i_26_n_0 ;
  wire \mulData[0][5]_i_27_n_0 ;
  wire \mulData[0][5]_i_28_n_0 ;
  wire \mulData[0][5]_i_29_n_0 ;
  wire \mulData[0][6]_i_12_n_0 ;
  wire \mulData[0][6]_i_13_n_0 ;
  wire \mulData[0][6]_i_26_n_0 ;
  wire \mulData[0][6]_i_27_n_0 ;
  wire \mulData[0][6]_i_28_n_0 ;
  wire \mulData[0][6]_i_29_n_0 ;
  wire \mulData[0][7]_i_16_n_0 ;
  wire [7:0]\mulData[0][7]_i_17_0 ;
  wire \mulData[0][7]_i_17_n_0 ;
  wire \mulData[0][7]_i_39_n_0 ;
  wire \mulData[0][7]_i_40_n_0 ;
  wire \mulData[0][7]_i_42_n_0 ;
  wire \mulData[0][7]_i_44_n_0 ;
  wire \mulData[2][0]_i_15_n_0 ;
  wire \mulData[2][0]_i_16_n_0 ;
  wire \mulData[2][0]_i_17_n_0 ;
  wire \mulData[2][1]_i_15_n_0 ;
  wire \mulData[2][1]_i_16_n_0 ;
  wire \mulData[2][1]_i_17_n_0 ;
  wire \mulData[2][2]_i_15_n_0 ;
  wire \mulData[2][2]_i_16_n_0 ;
  wire \mulData[2][2]_i_17_n_0 ;
  wire \mulData[2][3]_i_15_n_0 ;
  wire \mulData[2][3]_i_16_n_0 ;
  wire \mulData[2][3]_i_17_n_0 ;
  wire \mulData[2][4]_i_15_n_0 ;
  wire \mulData[2][4]_i_16_n_0 ;
  wire \mulData[2][4]_i_17_n_0 ;
  wire \mulData[2][5]_i_15_n_0 ;
  wire \mulData[2][5]_i_16_n_0 ;
  wire \mulData[2][5]_i_17_n_0 ;
  wire \mulData[2][6]_i_15_n_0 ;
  wire \mulData[2][6]_i_16_n_0 ;
  wire \mulData[2][6]_i_17_n_0 ;
  wire \mulData[2][7]_i_15_n_0 ;
  wire \mulData[2][7]_i_16_n_0 ;
  wire \mulData[2][7]_i_17_n_0 ;
  wire \mulData[7][1]_i_18_n_0 ;
  wire \mulData[7][1]_i_19_n_0 ;
  wire \mulData[7][1]_i_20_n_0 ;
  wire \mulData[7][1]_i_21_n_0 ;
  wire \mulData[7][1]_i_8_n_0 ;
  wire \mulData[7][1]_i_9_n_0 ;
  wire \mulData[7][2]_i_18_n_0 ;
  wire \mulData[7][2]_i_19_n_0 ;
  wire \mulData[7][2]_i_20_n_0 ;
  wire \mulData[7][2]_i_21_n_0 ;
  wire \mulData[7][2]_i_8_n_0 ;
  wire \mulData[7][2]_i_9_n_0 ;
  wire \mulData[7][3]_i_18_n_0 ;
  wire \mulData[7][3]_i_19_n_0 ;
  wire \mulData[7][3]_i_20_n_0 ;
  wire \mulData[7][3]_i_21_n_0 ;
  wire \mulData[7][3]_i_8_n_0 ;
  wire \mulData[7][3]_i_9_n_0 ;
  wire \mulData[7][4]_i_18_n_0 ;
  wire \mulData[7][4]_i_19_n_0 ;
  wire \mulData[7][4]_i_20_n_0 ;
  wire \mulData[7][4]_i_21_n_0 ;
  wire \mulData[7][4]_i_8_n_0 ;
  wire \mulData[7][4]_i_9_n_0 ;
  wire \mulData[7][5]_i_18_n_0 ;
  wire \mulData[7][5]_i_19_n_0 ;
  wire \mulData[7][5]_i_20_n_0 ;
  wire \mulData[7][5]_i_21_n_0 ;
  wire \mulData[7][5]_i_8_n_0 ;
  wire \mulData[7][5]_i_9_n_0 ;
  wire \mulData[7][6]_i_18_n_0 ;
  wire \mulData[7][6]_i_19_n_0 ;
  wire \mulData[7][6]_i_20_n_0 ;
  wire \mulData[7][6]_i_21_n_0 ;
  wire \mulData[7][6]_i_8_n_0 ;
  wire \mulData[7][6]_i_9_n_0 ;
  wire \mulData[7][7]_i_18_n_0 ;
  wire \mulData[7][7]_i_19_n_0 ;
  wire \mulData[7][7]_i_20_n_0 ;
  wire \mulData[7][7]_i_21_n_0 ;
  wire \mulData[7][7]_i_8_n_0 ;
  wire \mulData[7][7]_i_9_n_0 ;
  wire \mulData[7][8]_i_10_n_0 ;
  wire \mulData[7][8]_i_11_n_0 ;
  wire \mulData[7][8]_i_23_n_0 ;
  wire \mulData[7][8]_i_24_n_0 ;
  wire \mulData[7][8]_i_25_n_0 ;
  wire \mulData[7][8]_i_26_n_0 ;
  wire \mulData[7][8]_i_27_n_0 ;
  wire \mulData[7][8]_i_9_n_0 ;
  wire \mulData_reg[3][1] ;
  wire \mulData_reg[3][1]_0 ;
  wire \mulData_reg[3][2] ;
  wire \mulData_reg[3][2]_0 ;
  wire \mulData_reg[3][3] ;
  wire \mulData_reg[3][3]_0 ;
  wire \mulData_reg[3][4] ;
  wire \mulData_reg[3][4]_0 ;
  wire \mulData_reg[3][5] ;
  wire \mulData_reg[3][5]_0 ;
  wire \mulData_reg[3][6] ;
  wire \mulData_reg[3][6]_0 ;
  wire \mulData_reg[3][7] ;
  wire \mulData_reg[3][7]_0 ;
  wire \mulData_reg[3][8] ;
  wire \mulData_reg[3][8]_0 ;
  wire \mulData_reg[4][2] ;
  wire \mulData_reg[4][2]_0 ;
  wire \mulData_reg[4][3] ;
  wire \mulData_reg[4][3]_0 ;
  wire \mulData_reg[4][4] ;
  wire \mulData_reg[4][4]_0 ;
  wire \mulData_reg[4][5] ;
  wire \mulData_reg[4][5]_0 ;
  wire \mulData_reg[4][6] ;
  wire \mulData_reg[4][6]_0 ;
  wire \mulData_reg[4][7] ;
  wire \mulData_reg[4][7]_0 ;
  wire \mulData_reg[4][8] ;
  wire \mulData_reg[4][8]_0 ;
  wire \mulData_reg[4][9] ;
  wire \mulData_reg[4][9]_0 ;
  wire \mulData_reg[5][1] ;
  wire \mulData_reg[5][1]_0 ;
  wire \mulData_reg[5][2] ;
  wire \mulData_reg[5][2]_0 ;
  wire \mulData_reg[5][3] ;
  wire \mulData_reg[5][3]_0 ;
  wire \mulData_reg[5][4] ;
  wire \mulData_reg[5][4]_0 ;
  wire \mulData_reg[5][5] ;
  wire \mulData_reg[5][5]_0 ;
  wire \mulData_reg[5][6] ;
  wire \mulData_reg[5][6]_0 ;
  wire \mulData_reg[5][7] ;
  wire \mulData_reg[5][7]_0 ;
  wire \mulData_reg[5][8] ;
  wire \mulData_reg[5][8]_0 ;
  wire [7:0]out_data0;
  wire [7:0]out_data00_out;
  wire [7:0]out_data02_out;
  wire out_tvalid;
  wire [9:1]plusOp1_in;
  wire \rdPtr[6]_i_1__1_n_0 ;
  wire \rdPtr[6]_i_2__1_n_0 ;
  wire \rdPtr[7]_i_2__1_n_0 ;
  wire \rdPtr[8]_i_1__1_n_0 ;
  wire [9:0]rdPtr__0;
  wire \rdPtr_reg[0]_0 ;
  wire \rdPtr_reg[0]_1 ;
  wire \rdPtr_reg[0]_2 ;
  wire \rdPtr_reg[0]_3 ;
  wire \rdPtr_reg[0]_4 ;
  wire \rdPtr_reg[0]_5 ;
  wire \rdPtr_reg[0]_6 ;
  wire \rdPtr_reg[0]_7 ;
  wire \rdPtr_reg[0]_rep_n_0 ;
  wire \rdPtr_reg[8]_0 ;
  wire \rdPtr_reg[8]_1 ;
  wire \rdPtr_reg[8]_2 ;
  wire \rdPtr_reg[8]_3 ;
  wire \rdPtr_reg[8]_4 ;
  wire \rdPtr_reg[8]_5 ;
  wire \rdPtr_reg[8]_6 ;
  wire \rdPtr_reg[8]_7 ;
  wire \rdPtr_reg[9]_0 ;
  wire \rdPtr_reg[9]_1 ;
  wire \rdPtr_reg[9]_2 ;
  wire \rdPtr_reg[9]_3 ;
  wire \rdPtr_reg[9]_4 ;
  wire \rdPtr_reg[9]_5 ;
  wire \rdPtr_reg[9]_6 ;
  wire \rdPtr_reg[9]_7 ;
  wire \rdPtr_reg_n_0_[0] ;
  wire \rdPtr_reg_n_0_[1] ;
  wire \rdPtr_reg_n_0_[2] ;
  wire \rdPtr_reg_n_0_[3] ;
  wire \rdPtr_reg_n_0_[4] ;
  wire \rdPtr_reg_n_0_[5] ;
  wire \rdPtr_reg_n_0_[6] ;
  wire \rdPtr_reg_n_0_[7] ;
  wire \rdPtr_reg_n_0_[8] ;
  wire \rdPtr_reg_n_0_[9] ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [10:0]wrPtr;
  wire \wrPtr[10]_i_3__1_n_0 ;
  wire \wrPtr[6]_i_2__1_n_0 ;
  wire \wrPtr_reg_n_0_[0] ;
  wire \wrPtr_reg_n_0_[10] ;
  wire \wrPtr_reg_n_0_[1] ;
  wire \wrPtr_reg_n_0_[2] ;
  wire \wrPtr_reg_n_0_[3] ;
  wire \wrPtr_reg_n_0_[4] ;
  wire \wrPtr_reg_n_0_[5] ;
  wire \wrPtr_reg_n_0_[6] ;
  wire \wrPtr_reg_n_0_[7] ;
  wire \wrPtr_reg_n_0_[8] ;
  wire \wrPtr_reg_n_0_[9] ;
  wire NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_0_2_n_0),
        .DOB(lB_reg_r1_0_63_0_2_n_1),
        .DOC(lB_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    lB_reg_r1_0_63_0_2_i_1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_3_5_n_0),
        .DOB(lB_reg_r1_0_63_3_5_n_1),
        .DOC(lB_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r1_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r1_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_0_2_n_0),
        .DOB(lB_reg_r1_128_191_0_2_n_1),
        .DOC(lB_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_128_191_0_2_i_1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[7] ),
        .O(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_3_5_n_0),
        .DOB(lB_reg_r1_128_191_3_5_n_1),
        .DOC(lB_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r1_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r1_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_0_2_n_0),
        .DOB(lB_reg_r1_192_255_0_2_n_1),
        .DOC(lB_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_192_255_0_2_i_1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_3_5_n_0),
        .DOB(lB_reg_r1_192_255_3_5_n_1),
        .DOC(lB_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r1_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r1_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_0_2_n_0),
        .DOB(lB_reg_r1_256_319_0_2_n_1),
        .DOC(lB_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_256_319_0_2_i_1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_3_5_n_0),
        .DOB(lB_reg_r1_256_319_3_5_n_1),
        .DOC(lB_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r1_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r1_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_0_2_n_0),
        .DOB(lB_reg_r1_320_383_0_2_n_1),
        .DOC(lB_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_320_383_0_2_i_1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_3_5_n_0),
        .DOB(lB_reg_r1_320_383_3_5_n_1),
        .DOC(lB_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r1_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r1_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_0_2_n_0),
        .DOB(lB_reg_r1_384_447_0_2_n_1),
        .DOC(lB_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_384_447_0_2_i_1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_3_5_n_0),
        .DOB(lB_reg_r1_384_447_3_5_n_1),
        .DOC(lB_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r1_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r1_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_0_2_n_0),
        .DOB(lB_reg_r1_448_511_0_2_n_1),
        .DOC(lB_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    lB_reg_r1_448_511_0_2_i_1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(s_axi_aresetn),
        .I4(lineBuffDataValid),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_3_5_n_0),
        .DOB(lB_reg_r1_448_511_3_5_n_1),
        .DOC(lB_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r1_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r1_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_0_2_n_0),
        .DOB(lB_reg_r1_512_575_0_2_n_1),
        .DOC(lB_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_512_575_0_2_i_1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .I5(\wrPtr_reg_n_0_[9] ),
        .O(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_3_5_n_0),
        .DOB(lB_reg_r1_512_575_3_5_n_1),
        .DOC(lB_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r1_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r1_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_0_2_n_0),
        .DOB(lB_reg_r1_576_639_0_2_n_1),
        .DOC(lB_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_576_639_0_2_i_1
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_3_5_n_0),
        .DOB(lB_reg_r1_576_639_3_5_n_1),
        .DOC(lB_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r1_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r1_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_0_2_n_0),
        .DOB(lB_reg_r1_640_703_0_2_n_1),
        .DOC(lB_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_640_703_0_2_i_1
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_3_5_n_0),
        .DOB(lB_reg_r1_640_703_3_5_n_1),
        .DOC(lB_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r1_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r1_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_0_2_n_0),
        .DOB(lB_reg_r1_64_127_0_2_n_1),
        .DOC(lB_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_64_127_0_2_i_1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_3_5_n_0),
        .DOB(lB_reg_r1_64_127_3_5_n_1),
        .DOC(lB_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r1_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r1_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_0_2_n_0),
        .DOB(lB_reg_r2_0_63_0_2_n_1),
        .DOC(lB_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    lB_reg_r2_0_63_0_2_i_1__1
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[5] ),
        .O(rdPtr__0[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r2_0_63_0_2_i_2__1
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .O(rdPtr__0[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r2_0_63_0_2_i_3__1
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .O(rdPtr__0[3]));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r2_0_63_0_2_i_4__1
       (.I0(\rdPtr_reg_n_0_[1] ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .O(rdPtr__0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r2_0_63_0_2_i_5__1
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .O(rdPtr__0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r2_0_63_0_2_i_6__1
       (.I0(\rdPtr_reg_n_0_[0] ),
        .O(rdPtr__0[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_3_5_n_0),
        .DOB(lB_reg_r2_0_63_3_5_n_1),
        .DOC(lB_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r2_0_63_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r2_0_63_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_0_2_n_0),
        .DOB(lB_reg_r2_128_191_0_2_n_1),
        .DOC(lB_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_3_5_n_0),
        .DOB(lB_reg_r2_128_191_3_5_n_1),
        .DOC(lB_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r2_128_191_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r2_128_191_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_0_2_n_0),
        .DOB(lB_reg_r2_192_255_0_2_n_1),
        .DOC(lB_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_3_5_n_0),
        .DOB(lB_reg_r2_192_255_3_5_n_1),
        .DOC(lB_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r2_192_255_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r2_192_255_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_0_2_n_0),
        .DOB(lB_reg_r2_256_319_0_2_n_1),
        .DOC(lB_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_3_5_n_0),
        .DOB(lB_reg_r2_256_319_3_5_n_1),
        .DOC(lB_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r2_256_319_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r2_256_319_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_0_2_n_0),
        .DOB(lB_reg_r2_320_383_0_2_n_1),
        .DOC(lB_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_3_5_n_0),
        .DOB(lB_reg_r2_320_383_3_5_n_1),
        .DOC(lB_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r2_320_383_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r2_320_383_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_0_2_n_0),
        .DOB(lB_reg_r2_384_447_0_2_n_1),
        .DOC(lB_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_3_5_n_0),
        .DOB(lB_reg_r2_384_447_3_5_n_1),
        .DOC(lB_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r2_384_447_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r2_384_447_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_0_2_n_0),
        .DOB(lB_reg_r2_448_511_0_2_n_1),
        .DOC(lB_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_3_5_n_0),
        .DOB(lB_reg_r2_448_511_3_5_n_1),
        .DOC(lB_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r2_448_511_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r2_448_511_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_0_2_n_0),
        .DOB(lB_reg_r2_512_575_0_2_n_1),
        .DOC(lB_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_3_5_n_0),
        .DOB(lB_reg_r2_512_575_3_5_n_1),
        .DOC(lB_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r2_512_575_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r2_512_575_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_0_2_n_0),
        .DOB(lB_reg_r2_576_639_0_2_n_1),
        .DOC(lB_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_3_5_n_0),
        .DOB(lB_reg_r2_576_639_3_5_n_1),
        .DOC(lB_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r2_576_639_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r2_576_639_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_0_2_n_0),
        .DOB(lB_reg_r2_640_703_0_2_n_1),
        .DOC(lB_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_3_5_n_0),
        .DOB(lB_reg_r2_640_703_3_5_n_1),
        .DOC(lB_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r2_640_703_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r2_640_703_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_0_2_n_0),
        .DOB(lB_reg_r2_64_127_0_2_n_1),
        .DOC(lB_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_3_5_n_0),
        .DOB(lB_reg_r2_64_127_3_5_n_1),
        .DOC(lB_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r2_64_127_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r2_64_127_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_0_2_n_0),
        .DOB(lB_reg_r3_0_63_0_2_n_1),
        .DOC(lB_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r3_0_63_0_2_i_1__1
       (.I0(\rdPtr_reg_n_0_[4] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[5] ),
        .O(plusOp1_in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r3_0_63_0_2_i_2__1
       (.I0(\rdPtr_reg_n_0_[3] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .I3(\rdPtr_reg_n_0_[4] ),
        .O(plusOp1_in[4]));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r3_0_63_0_2_i_3__1
       (.I0(\rdPtr_reg_n_0_[2] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[3] ),
        .O(plusOp1_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r3_0_63_0_2_i_4__1
       (.I0(\rdPtr_reg_n_0_[1] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .O(plusOp1_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r3_0_63_0_2_i_5__1
       (.I0(\rdPtr_reg_n_0_[1] ),
        .O(plusOp1_in[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_3_5_n_0),
        .DOB(lB_reg_r3_0_63_3_5_n_1),
        .DOC(lB_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r3_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r3_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_0_2_n_0),
        .DOB(lB_reg_r3_128_191_0_2_n_1),
        .DOC(lB_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_3_5_n_0),
        .DOB(lB_reg_r3_128_191_3_5_n_1),
        .DOC(lB_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r3_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r3_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_0_2_n_0),
        .DOB(lB_reg_r3_192_255_0_2_n_1),
        .DOC(lB_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_3_5_n_0),
        .DOB(lB_reg_r3_192_255_3_5_n_1),
        .DOC(lB_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r3_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r3_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_0_2_n_0),
        .DOB(lB_reg_r3_256_319_0_2_n_1),
        .DOC(lB_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_3_5_n_0),
        .DOB(lB_reg_r3_256_319_3_5_n_1),
        .DOC(lB_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r3_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r3_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_0_2_n_0),
        .DOB(lB_reg_r3_320_383_0_2_n_1),
        .DOC(lB_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_3_5_n_0),
        .DOB(lB_reg_r3_320_383_3_5_n_1),
        .DOC(lB_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r3_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r3_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_0_2_n_0),
        .DOB(lB_reg_r3_384_447_0_2_n_1),
        .DOC(lB_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_3_5_n_0),
        .DOB(lB_reg_r3_384_447_3_5_n_1),
        .DOC(lB_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r3_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r3_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_0_2_n_0),
        .DOB(lB_reg_r3_448_511_0_2_n_1),
        .DOC(lB_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_3_5_n_0),
        .DOB(lB_reg_r3_448_511_3_5_n_1),
        .DOC(lB_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r3_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r3_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_0_2_n_0),
        .DOB(lB_reg_r3_512_575_0_2_n_1),
        .DOC(lB_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_3_5_n_0),
        .DOB(lB_reg_r3_512_575_3_5_n_1),
        .DOC(lB_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r3_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r3_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_0_2_n_0),
        .DOB(lB_reg_r3_576_639_0_2_n_1),
        .DOC(lB_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_3_5_n_0),
        .DOB(lB_reg_r3_576_639_3_5_n_1),
        .DOC(lB_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r3_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r3_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_0_2_n_0),
        .DOB(lB_reg_r3_640_703_0_2_n_1),
        .DOC(lB_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_3_5_n_0),
        .DOB(lB_reg_r3_640_703_3_5_n_1),
        .DOC(lB_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r3_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r3_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [0]),
        .DIB(\mulData[0][7]_i_17_0 [1]),
        .DIC(\mulData[0][7]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_0_2_n_0),
        .DOB(lB_reg_r3_64_127_0_2_n_1),
        .DOC(lB_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_17_0 [3]),
        .DIB(\mulData[0][7]_i_17_0 [4]),
        .DIC(\mulData[0][7]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_3_5_n_0),
        .DOB(lB_reg_r3_64_127_3_5_n_1),
        .DOC(lB_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [6]),
        .DPO(lB_reg_r3_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_17_0 [7]),
        .DPO(lB_reg_r3_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][0]_i_12 
       (.I0(\mulData[0][0]_i_26_n_0 ),
        .I1(\mulData[0][0]_i_27_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\mulData[0][0]_i_28_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\mulData[0][0]_i_29_n_0 ),
        .O(\mulData[0][0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][0]_i_13 
       (.I0(lB_reg_r3_512_575_0_2_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_0_2_n_0),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_0_2_n_0),
        .I5(plusOp1_in[8]),
        .O(\mulData[0][0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_26 
       (.I0(lB_reg_r3_448_511_0_2_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_0_2_n_0),
        .O(\mulData[0][0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_27 
       (.I0(lB_reg_r3_320_383_0_2_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_0_2_n_0),
        .O(\mulData[0][0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_28 
       (.I0(lB_reg_r3_192_255_0_2_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_0_2_n_0),
        .O(\mulData[0][0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_29 
       (.I0(lB_reg_r3_64_127_0_2_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_0_2_n_0),
        .O(\mulData[0][0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][1]_i_12 
       (.I0(\mulData[0][1]_i_26_n_0 ),
        .I1(\mulData[0][1]_i_27_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\mulData[0][1]_i_28_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\mulData[0][1]_i_29_n_0 ),
        .O(\mulData[0][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][1]_i_13 
       (.I0(lB_reg_r3_512_575_0_2_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_0_2_n_1),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_0_2_n_1),
        .I5(plusOp1_in[8]),
        .O(\mulData[0][1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_26 
       (.I0(lB_reg_r3_448_511_0_2_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_0_2_n_1),
        .O(\mulData[0][1]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_27 
       (.I0(lB_reg_r3_320_383_0_2_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_0_2_n_1),
        .O(\mulData[0][1]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_28 
       (.I0(lB_reg_r3_192_255_0_2_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_0_2_n_1),
        .O(\mulData[0][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_29 
       (.I0(lB_reg_r3_64_127_0_2_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_0_2_n_1),
        .O(\mulData[0][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][2]_i_12 
       (.I0(\mulData[0][2]_i_26_n_0 ),
        .I1(\mulData[0][2]_i_27_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\mulData[0][2]_i_28_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\mulData[0][2]_i_29_n_0 ),
        .O(\mulData[0][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][2]_i_13 
       (.I0(lB_reg_r3_512_575_0_2_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_0_2_n_2),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_0_2_n_2),
        .I5(plusOp1_in[8]),
        .O(\mulData[0][2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_26 
       (.I0(lB_reg_r3_448_511_0_2_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_0_2_n_2),
        .O(\mulData[0][2]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_27 
       (.I0(lB_reg_r3_320_383_0_2_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_0_2_n_2),
        .O(\mulData[0][2]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_28 
       (.I0(lB_reg_r3_192_255_0_2_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_0_2_n_2),
        .O(\mulData[0][2]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_29 
       (.I0(lB_reg_r3_64_127_0_2_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_0_2_n_2),
        .O(\mulData[0][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][3]_i_12 
       (.I0(\mulData[0][3]_i_26_n_0 ),
        .I1(\mulData[0][3]_i_27_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\mulData[0][3]_i_28_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\mulData[0][3]_i_29_n_0 ),
        .O(\mulData[0][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][3]_i_13 
       (.I0(lB_reg_r3_512_575_3_5_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_3_5_n_0),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_3_5_n_0),
        .I5(plusOp1_in[8]),
        .O(\mulData[0][3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_26 
       (.I0(lB_reg_r3_448_511_3_5_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_3_5_n_0),
        .O(\mulData[0][3]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_27 
       (.I0(lB_reg_r3_320_383_3_5_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_3_5_n_0),
        .O(\mulData[0][3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_28 
       (.I0(lB_reg_r3_192_255_3_5_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_3_5_n_0),
        .O(\mulData[0][3]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_29 
       (.I0(lB_reg_r3_64_127_3_5_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_3_5_n_0),
        .O(\mulData[0][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][4]_i_12 
       (.I0(\mulData[0][4]_i_26_n_0 ),
        .I1(\mulData[0][4]_i_27_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\mulData[0][4]_i_28_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\mulData[0][4]_i_29_n_0 ),
        .O(\mulData[0][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][4]_i_13 
       (.I0(lB_reg_r3_512_575_3_5_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_3_5_n_1),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_3_5_n_1),
        .I5(plusOp1_in[8]),
        .O(\mulData[0][4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_26 
       (.I0(lB_reg_r3_448_511_3_5_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_3_5_n_1),
        .O(\mulData[0][4]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_27 
       (.I0(lB_reg_r3_320_383_3_5_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_3_5_n_1),
        .O(\mulData[0][4]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_28 
       (.I0(lB_reg_r3_192_255_3_5_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_3_5_n_1),
        .O(\mulData[0][4]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_29 
       (.I0(lB_reg_r3_64_127_3_5_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_3_5_n_1),
        .O(\mulData[0][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][5]_i_12 
       (.I0(\mulData[0][5]_i_26_n_0 ),
        .I1(\mulData[0][5]_i_27_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\mulData[0][5]_i_28_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\mulData[0][5]_i_29_n_0 ),
        .O(\mulData[0][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][5]_i_13 
       (.I0(lB_reg_r3_512_575_3_5_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_3_5_n_2),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_3_5_n_2),
        .I5(plusOp1_in[8]),
        .O(\mulData[0][5]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_26 
       (.I0(lB_reg_r3_448_511_3_5_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_3_5_n_2),
        .O(\mulData[0][5]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_27 
       (.I0(lB_reg_r3_320_383_3_5_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_3_5_n_2),
        .O(\mulData[0][5]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_28 
       (.I0(lB_reg_r3_192_255_3_5_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_3_5_n_2),
        .O(\mulData[0][5]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_29 
       (.I0(lB_reg_r3_64_127_3_5_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_3_5_n_2),
        .O(\mulData[0][5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][6]_i_12 
       (.I0(\mulData[0][6]_i_26_n_0 ),
        .I1(\mulData[0][6]_i_27_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\mulData[0][6]_i_28_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\mulData[0][6]_i_29_n_0 ),
        .O(\mulData[0][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][6]_i_13 
       (.I0(lB_reg_r3_512_575_6_6_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_6_6_n_0),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_6_6_n_0),
        .I5(plusOp1_in[8]),
        .O(\mulData[0][6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_26 
       (.I0(lB_reg_r3_448_511_6_6_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_6_6_n_0),
        .O(\mulData[0][6]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_27 
       (.I0(lB_reg_r3_320_383_6_6_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_6_6_n_0),
        .O(\mulData[0][6]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_28 
       (.I0(lB_reg_r3_192_255_6_6_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_6_6_n_0),
        .O(\mulData[0][6]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_29 
       (.I0(lB_reg_r3_64_127_6_6_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_6_6_n_0),
        .O(\mulData[0][6]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hC6CC)) 
    \mulData[0][7]_i_15 
       (.I0(\rdPtr_reg_n_0_[8] ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\rdPtr[7]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[7] ),
        .O(plusOp1_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][7]_i_16 
       (.I0(\mulData[0][7]_i_39_n_0 ),
        .I1(\mulData[0][7]_i_40_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\mulData[0][7]_i_42_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\mulData[0][7]_i_44_n_0 ),
        .O(\mulData[0][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][7]_i_17 
       (.I0(lB_reg_r3_512_575_7_7_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_7_7_n_0),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_7_7_n_0),
        .I5(plusOp1_in[8]),
        .O(\mulData[0][7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_39 
       (.I0(lB_reg_r3_448_511_7_7_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_7_7_n_0),
        .O(\mulData[0][7]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_40 
       (.I0(lB_reg_r3_320_383_7_7_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_7_7_n_0),
        .O(\mulData[0][7]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData[0][7]_i_41 
       (.I0(\rdPtr_reg_n_0_[7] ),
        .I1(\rdPtr[7]_i_2__1_n_0 ),
        .I2(\rdPtr_reg_n_0_[8] ),
        .O(plusOp1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_42 
       (.I0(lB_reg_r3_192_255_7_7_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_7_7_n_0),
        .O(\mulData[0][7]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mulData[0][7]_i_43 
       (.I0(\rdPtr[7]_i_2__1_n_0 ),
        .I1(\rdPtr_reg_n_0_[7] ),
        .O(plusOp1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_44 
       (.I0(lB_reg_r3_64_127_7_7_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_7_7_n_0),
        .O(\mulData[0][7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mulData[0][7]_i_45 
       (.I0(\rdPtr_reg_n_0_[5] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[6] ),
        .O(plusOp1_in[6]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][0]_i_15 
       (.I0(lB_reg_r1_512_575_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][0]_i_16 
       (.I0(lB_reg_r1_448_511_0_2_n_0),
        .I1(lB_reg_r1_384_447_0_2_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_0),
        .O(\mulData[2][0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][0]_i_17 
       (.I0(lB_reg_r1_192_255_0_2_n_0),
        .I1(lB_reg_r1_128_191_0_2_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_0),
        .O(\mulData[2][0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][0]_i_5 
       (.I0(\mulData[2][0]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][0]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][0]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][1]_i_15 
       (.I0(lB_reg_r1_512_575_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_1),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_1),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][1]_i_16 
       (.I0(lB_reg_r1_448_511_0_2_n_1),
        .I1(lB_reg_r1_384_447_0_2_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_1),
        .O(\mulData[2][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][1]_i_17 
       (.I0(lB_reg_r1_192_255_0_2_n_1),
        .I1(lB_reg_r1_128_191_0_2_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_1),
        .O(\mulData[2][1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][1]_i_5 
       (.I0(\mulData[2][1]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][1]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][1]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][2]_i_15 
       (.I0(lB_reg_r1_512_575_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_2),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_2),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][2]_i_16 
       (.I0(lB_reg_r1_448_511_0_2_n_2),
        .I1(lB_reg_r1_384_447_0_2_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_2),
        .O(\mulData[2][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][2]_i_17 
       (.I0(lB_reg_r1_192_255_0_2_n_2),
        .I1(lB_reg_r1_128_191_0_2_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_2),
        .O(\mulData[2][2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][2]_i_5 
       (.I0(\mulData[2][2]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][2]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][2]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][3]_i_15 
       (.I0(lB_reg_r1_512_575_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][3]_i_16 
       (.I0(lB_reg_r1_448_511_3_5_n_0),
        .I1(lB_reg_r1_384_447_3_5_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_0),
        .O(\mulData[2][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][3]_i_17 
       (.I0(lB_reg_r1_192_255_3_5_n_0),
        .I1(lB_reg_r1_128_191_3_5_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_0),
        .O(\mulData[2][3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][3]_i_5 
       (.I0(\mulData[2][3]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][3]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][3]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_3 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][4]_i_15 
       (.I0(lB_reg_r1_512_575_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_1),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_1),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][4]_i_16 
       (.I0(lB_reg_r1_448_511_3_5_n_1),
        .I1(lB_reg_r1_384_447_3_5_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_1),
        .O(\mulData[2][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][4]_i_17 
       (.I0(lB_reg_r1_192_255_3_5_n_1),
        .I1(lB_reg_r1_128_191_3_5_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_1),
        .O(\mulData[2][4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][4]_i_5 
       (.I0(\mulData[2][4]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][4]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][4]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_4 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][5]_i_15 
       (.I0(lB_reg_r1_512_575_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_2),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_2),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][5]_i_16 
       (.I0(lB_reg_r1_448_511_3_5_n_2),
        .I1(lB_reg_r1_384_447_3_5_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_2),
        .O(\mulData[2][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][5]_i_17 
       (.I0(lB_reg_r1_192_255_3_5_n_2),
        .I1(lB_reg_r1_128_191_3_5_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_2),
        .O(\mulData[2][5]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][5]_i_5 
       (.I0(\mulData[2][5]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][5]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][5]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][6]_i_15 
       (.I0(lB_reg_r1_512_575_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_6_6_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_6_6_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][6]_i_16 
       (.I0(lB_reg_r1_448_511_6_6_n_0),
        .I1(lB_reg_r1_384_447_6_6_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_6_6_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_6_6_n_0),
        .O(\mulData[2][6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][6]_i_17 
       (.I0(lB_reg_r1_192_255_6_6_n_0),
        .I1(lB_reg_r1_128_191_6_6_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_6_6_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_6_6_n_0),
        .O(\mulData[2][6]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][6]_i_5 
       (.I0(\mulData[2][6]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][6]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][6]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_6 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][7]_i_15 
       (.I0(lB_reg_r1_512_575_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_7_7_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_7_7_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][7]_i_16 
       (.I0(lB_reg_r1_448_511_7_7_n_0),
        .I1(lB_reg_r1_384_447_7_7_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_7_7_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_7_7_n_0),
        .O(\mulData[2][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][7]_i_17 
       (.I0(lB_reg_r1_192_255_7_7_n_0),
        .I1(lB_reg_r1_128_191_7_7_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_7_7_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_7_7_n_0),
        .O(\mulData[2][7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][7]_i_5 
       (.I0(\mulData[2][7]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][7]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][7]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_7 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[3][1]_i_1 
       (.I0(\rdPtr_reg[8]_0 ),
        .I1(\mulData_reg[3][1] ),
        .I2(out_data02_out[0]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[3][1]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[3][2]_i_1 
       (.I0(\rdPtr_reg[8]_1 ),
        .I1(\mulData_reg[3][2] ),
        .I2(out_data02_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[3][2]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[3][3]_i_1 
       (.I0(\rdPtr_reg[8]_2 ),
        .I1(\mulData_reg[3][3] ),
        .I2(out_data02_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[3][3]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[3][4]_i_1 
       (.I0(\rdPtr_reg[8]_3 ),
        .I1(\mulData_reg[3][4] ),
        .I2(out_data02_out[3]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[3][4]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[3][5]_i_1 
       (.I0(\rdPtr_reg[8]_4 ),
        .I1(\mulData_reg[3][5] ),
        .I2(out_data02_out[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[3][5]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[3][6]_i_1 
       (.I0(\rdPtr_reg[8]_5 ),
        .I1(\mulData_reg[3][6] ),
        .I2(out_data02_out[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[3][6]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[3][7]_i_1 
       (.I0(\rdPtr_reg[8]_6 ),
        .I1(\mulData_reg[3][7] ),
        .I2(out_data02_out[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[3][7]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[3][8]_i_1 
       (.I0(\rdPtr_reg[8]_7 ),
        .I1(\mulData_reg[3][8] ),
        .I2(out_data02_out[7]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[3][8]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[4][2]_i_1 
       (.I0(\rdPtr_reg[0]_0 ),
        .I1(\mulData_reg[4][2] ),
        .I2(out_data00_out[0]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[4][2]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[4][3]_i_1 
       (.I0(\rdPtr_reg[0]_1 ),
        .I1(\mulData_reg[4][3] ),
        .I2(out_data00_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[4][3]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[4][4]_i_1 
       (.I0(\rdPtr_reg[0]_2 ),
        .I1(\mulData_reg[4][4] ),
        .I2(out_data00_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[4][4]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[4][5]_i_1 
       (.I0(\rdPtr_reg[0]_3 ),
        .I1(\mulData_reg[4][5] ),
        .I2(out_data00_out[3]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[4][5]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[4][6]_i_1 
       (.I0(\rdPtr_reg[0]_4 ),
        .I1(\mulData_reg[4][6] ),
        .I2(out_data00_out[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[4][6]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[4][7]_i_1 
       (.I0(\rdPtr_reg[0]_5 ),
        .I1(\mulData_reg[4][7] ),
        .I2(out_data00_out[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[4][7]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[4][8]_i_1 
       (.I0(\rdPtr_reg[0]_6 ),
        .I1(\mulData_reg[4][8] ),
        .I2(out_data00_out[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[4][8]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[4][9]_i_1 
       (.I0(\rdPtr_reg[0]_7 ),
        .I1(\mulData_reg[4][9] ),
        .I2(out_data00_out[7]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[4][9]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[5][1]_i_1 
       (.I0(\rdPtr_reg[9]_0 ),
        .I1(\mulData_reg[5][1] ),
        .I2(out_data0[0]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[5][1]_0 ),
        .O(\currentRdLineBuffer_reg[1] [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[5][2]_i_1 
       (.I0(\rdPtr_reg[9]_1 ),
        .I1(\mulData_reg[5][2] ),
        .I2(out_data0[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[5][2]_0 ),
        .O(\currentRdLineBuffer_reg[1] [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[5][3]_i_1 
       (.I0(\rdPtr_reg[9]_2 ),
        .I1(\mulData_reg[5][3] ),
        .I2(out_data0[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[5][3]_0 ),
        .O(\currentRdLineBuffer_reg[1] [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[5][4]_i_1 
       (.I0(\rdPtr_reg[9]_3 ),
        .I1(\mulData_reg[5][4] ),
        .I2(out_data0[3]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[5][4]_0 ),
        .O(\currentRdLineBuffer_reg[1] [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[5][5]_i_1 
       (.I0(\rdPtr_reg[9]_4 ),
        .I1(\mulData_reg[5][5] ),
        .I2(out_data0[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[5][5]_0 ),
        .O(\currentRdLineBuffer_reg[1] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[5][6]_i_1 
       (.I0(\rdPtr_reg[9]_5 ),
        .I1(\mulData_reg[5][6] ),
        .I2(out_data0[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[5][6]_0 ),
        .O(\currentRdLineBuffer_reg[1] [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[5][7]_i_1 
       (.I0(\rdPtr_reg[9]_6 ),
        .I1(\mulData_reg[5][7] ),
        .I2(out_data0[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[5][7]_0 ),
        .O(\currentRdLineBuffer_reg[1] [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[5][8]_i_1 
       (.I0(\rdPtr_reg[9]_7 ),
        .I1(\mulData_reg[5][8] ),
        .I2(out_data0[7]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData_reg[5][8]_0 ),
        .O(\currentRdLineBuffer_reg[1] [7]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_18 
       (.I0(lB_reg_r2_448_511_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_0),
        .O(\mulData[7][1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_19 
       (.I0(lB_reg_r2_320_383_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_0),
        .O(\mulData[7][1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_20 
       (.I0(lB_reg_r2_192_255_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_0),
        .O(\mulData[7][1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_21 
       (.I0(lB_reg_r2_64_127_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_0),
        .O(\mulData[7][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][1]_i_8 
       (.I0(\mulData[7][1]_i_18_n_0 ),
        .I1(\mulData[7][1]_i_19_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData[7][1]_i_20_n_0 ),
        .I4(\mulData[7][8]_i_26_n_0 ),
        .I5(\mulData[7][1]_i_21_n_0 ),
        .O(\mulData[7][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][1]_i_9 
       (.I0(lB_reg_r2_512_575_0_2_n_0),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_0),
        .I3(\mulData[7][8]_i_26_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_0),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData[7][1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_18 
       (.I0(lB_reg_r2_448_511_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_1),
        .O(\mulData[7][2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_19 
       (.I0(lB_reg_r2_320_383_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_1),
        .O(\mulData[7][2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_20 
       (.I0(lB_reg_r2_192_255_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_1),
        .O(\mulData[7][2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_21 
       (.I0(lB_reg_r2_64_127_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_1),
        .O(\mulData[7][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][2]_i_8 
       (.I0(\mulData[7][2]_i_18_n_0 ),
        .I1(\mulData[7][2]_i_19_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData[7][2]_i_20_n_0 ),
        .I4(\mulData[7][8]_i_26_n_0 ),
        .I5(\mulData[7][2]_i_21_n_0 ),
        .O(\mulData[7][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][2]_i_9 
       (.I0(lB_reg_r2_512_575_0_2_n_1),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_1),
        .I3(\mulData[7][8]_i_26_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_1),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData[7][2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_18 
       (.I0(lB_reg_r2_448_511_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_2),
        .O(\mulData[7][3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_19 
       (.I0(lB_reg_r2_320_383_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_2),
        .O(\mulData[7][3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_20 
       (.I0(lB_reg_r2_192_255_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_2),
        .O(\mulData[7][3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_21 
       (.I0(lB_reg_r2_64_127_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_2),
        .O(\mulData[7][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][3]_i_8 
       (.I0(\mulData[7][3]_i_18_n_0 ),
        .I1(\mulData[7][3]_i_19_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData[7][3]_i_20_n_0 ),
        .I4(\mulData[7][8]_i_26_n_0 ),
        .I5(\mulData[7][3]_i_21_n_0 ),
        .O(\mulData[7][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][3]_i_9 
       (.I0(lB_reg_r2_512_575_0_2_n_2),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_2),
        .I3(\mulData[7][8]_i_26_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_2),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData[7][3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_18 
       (.I0(lB_reg_r2_448_511_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_0),
        .O(\mulData[7][4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_19 
       (.I0(lB_reg_r2_320_383_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_0),
        .O(\mulData[7][4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_20 
       (.I0(lB_reg_r2_192_255_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_0),
        .O(\mulData[7][4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_21 
       (.I0(lB_reg_r2_64_127_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_0),
        .O(\mulData[7][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][4]_i_8 
       (.I0(\mulData[7][4]_i_18_n_0 ),
        .I1(\mulData[7][4]_i_19_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData[7][4]_i_20_n_0 ),
        .I4(\mulData[7][8]_i_26_n_0 ),
        .I5(\mulData[7][4]_i_21_n_0 ),
        .O(\mulData[7][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][4]_i_9 
       (.I0(lB_reg_r2_512_575_3_5_n_0),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_0),
        .I3(\mulData[7][8]_i_26_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_0),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData[7][4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_18 
       (.I0(lB_reg_r2_448_511_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_1),
        .O(\mulData[7][5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_19 
       (.I0(lB_reg_r2_320_383_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_1),
        .O(\mulData[7][5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_20 
       (.I0(lB_reg_r2_192_255_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_1),
        .O(\mulData[7][5]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_21 
       (.I0(lB_reg_r2_64_127_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_1),
        .O(\mulData[7][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][5]_i_8 
       (.I0(\mulData[7][5]_i_18_n_0 ),
        .I1(\mulData[7][5]_i_19_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData[7][5]_i_20_n_0 ),
        .I4(\mulData[7][8]_i_26_n_0 ),
        .I5(\mulData[7][5]_i_21_n_0 ),
        .O(\mulData[7][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][5]_i_9 
       (.I0(lB_reg_r2_512_575_3_5_n_1),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_1),
        .I3(\mulData[7][8]_i_26_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_1),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData[7][5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_18 
       (.I0(lB_reg_r2_448_511_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_2),
        .O(\mulData[7][6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_19 
       (.I0(lB_reg_r2_320_383_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_2),
        .O(\mulData[7][6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_20 
       (.I0(lB_reg_r2_192_255_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_2),
        .O(\mulData[7][6]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_21 
       (.I0(lB_reg_r2_64_127_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_2),
        .O(\mulData[7][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][6]_i_8 
       (.I0(\mulData[7][6]_i_18_n_0 ),
        .I1(\mulData[7][6]_i_19_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData[7][6]_i_20_n_0 ),
        .I4(\mulData[7][8]_i_26_n_0 ),
        .I5(\mulData[7][6]_i_21_n_0 ),
        .O(\mulData[7][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][6]_i_9 
       (.I0(lB_reg_r2_512_575_3_5_n_2),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_2),
        .I3(\mulData[7][8]_i_26_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_2),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData[7][6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_18 
       (.I0(lB_reg_r2_448_511_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_6_6_n_0),
        .O(\mulData[7][7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_19 
       (.I0(lB_reg_r2_320_383_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_6_6_n_0),
        .O(\mulData[7][7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_20 
       (.I0(lB_reg_r2_192_255_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_6_6_n_0),
        .O(\mulData[7][7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_21 
       (.I0(lB_reg_r2_64_127_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_6_6_n_0),
        .O(\mulData[7][7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][7]_i_8 
       (.I0(\mulData[7][7]_i_18_n_0 ),
        .I1(\mulData[7][7]_i_19_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData[7][7]_i_20_n_0 ),
        .I4(\mulData[7][8]_i_26_n_0 ),
        .I5(\mulData[7][7]_i_21_n_0 ),
        .O(\mulData[7][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][7]_i_9 
       (.I0(lB_reg_r2_512_575_6_6_n_0),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_6_6_n_0),
        .I3(\mulData[7][8]_i_26_n_0 ),
        .I4(lB_reg_r2_640_703_6_6_n_0),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData[7][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][8]_i_10 
       (.I0(\mulData[7][8]_i_23_n_0 ),
        .I1(\mulData[7][8]_i_24_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData[7][8]_i_25_n_0 ),
        .I4(\mulData[7][8]_i_26_n_0 ),
        .I5(\mulData[7][8]_i_27_n_0 ),
        .O(\mulData[7][8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][8]_i_11 
       (.I0(lB_reg_r2_512_575_7_7_n_0),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_7_7_n_0),
        .I3(\mulData[7][8]_i_26_n_0 ),
        .I4(lB_reg_r2_640_703_7_7_n_0),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData[7][8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_23 
       (.I0(lB_reg_r2_448_511_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_7_7_n_0),
        .O(\mulData[7][8]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_24 
       (.I0(lB_reg_r2_320_383_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_7_7_n_0),
        .O(\mulData[7][8]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_25 
       (.I0(lB_reg_r2_192_255_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_7_7_n_0),
        .O(\mulData[7][8]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData[7][8]_i_26 
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr[7]_i_2__1_n_0 ),
        .I2(\rdPtr_reg_n_0_[7] ),
        .O(\mulData[7][8]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_27 
       (.I0(lB_reg_r2_64_127_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_7_7_n_0),
        .O(\mulData[7][8]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    \mulData[7][8]_i_9 
       (.I0(\rdPtr[7]_i_2__1_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[8] ),
        .I3(\rdPtr_reg_n_0_[9] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(\mulData[7][8]_i_9_n_0 ));
  MUXF7 \mulData_reg[0][0]_i_5 
       (.I0(\mulData[0][0]_i_12_n_0 ),
        .I1(\mulData[0][0]_i_13_n_0 ),
        .O(\rdPtr_reg[8]_0 ),
        .S(plusOp1_in[9]));
  MUXF7 \mulData_reg[0][1]_i_5 
       (.I0(\mulData[0][1]_i_12_n_0 ),
        .I1(\mulData[0][1]_i_13_n_0 ),
        .O(\rdPtr_reg[8]_1 ),
        .S(plusOp1_in[9]));
  MUXF7 \mulData_reg[0][2]_i_5 
       (.I0(\mulData[0][2]_i_12_n_0 ),
        .I1(\mulData[0][2]_i_13_n_0 ),
        .O(\rdPtr_reg[8]_2 ),
        .S(plusOp1_in[9]));
  MUXF7 \mulData_reg[0][3]_i_5 
       (.I0(\mulData[0][3]_i_12_n_0 ),
        .I1(\mulData[0][3]_i_13_n_0 ),
        .O(\rdPtr_reg[8]_3 ),
        .S(plusOp1_in[9]));
  MUXF7 \mulData_reg[0][4]_i_5 
       (.I0(\mulData[0][4]_i_12_n_0 ),
        .I1(\mulData[0][4]_i_13_n_0 ),
        .O(\rdPtr_reg[8]_4 ),
        .S(plusOp1_in[9]));
  MUXF7 \mulData_reg[0][5]_i_5 
       (.I0(\mulData[0][5]_i_12_n_0 ),
        .I1(\mulData[0][5]_i_13_n_0 ),
        .O(\rdPtr_reg[8]_5 ),
        .S(plusOp1_in[9]));
  MUXF7 \mulData_reg[0][6]_i_5 
       (.I0(\mulData[0][6]_i_12_n_0 ),
        .I1(\mulData[0][6]_i_13_n_0 ),
        .O(\rdPtr_reg[8]_6 ),
        .S(plusOp1_in[9]));
  MUXF7 \mulData_reg[0][7]_i_5 
       (.I0(\mulData[0][7]_i_16_n_0 ),
        .I1(\mulData[0][7]_i_17_n_0 ),
        .O(\rdPtr_reg[8]_7 ),
        .S(plusOp1_in[9]));
  MUXF7 \mulData_reg[7][1]_i_3 
       (.I0(\mulData[7][1]_i_8_n_0 ),
        .I1(\mulData[7][1]_i_9_n_0 ),
        .O(\rdPtr_reg[0]_0 ),
        .S(\mulData[7][8]_i_9_n_0 ));
  MUXF7 \mulData_reg[7][2]_i_3 
       (.I0(\mulData[7][2]_i_8_n_0 ),
        .I1(\mulData[7][2]_i_9_n_0 ),
        .O(\rdPtr_reg[0]_1 ),
        .S(\mulData[7][8]_i_9_n_0 ));
  MUXF7 \mulData_reg[7][3]_i_3 
       (.I0(\mulData[7][3]_i_8_n_0 ),
        .I1(\mulData[7][3]_i_9_n_0 ),
        .O(\rdPtr_reg[0]_2 ),
        .S(\mulData[7][8]_i_9_n_0 ));
  MUXF7 \mulData_reg[7][4]_i_3 
       (.I0(\mulData[7][4]_i_8_n_0 ),
        .I1(\mulData[7][4]_i_9_n_0 ),
        .O(\rdPtr_reg[0]_3 ),
        .S(\mulData[7][8]_i_9_n_0 ));
  MUXF7 \mulData_reg[7][5]_i_3 
       (.I0(\mulData[7][5]_i_8_n_0 ),
        .I1(\mulData[7][5]_i_9_n_0 ),
        .O(\rdPtr_reg[0]_4 ),
        .S(\mulData[7][8]_i_9_n_0 ));
  MUXF7 \mulData_reg[7][6]_i_3 
       (.I0(\mulData[7][6]_i_8_n_0 ),
        .I1(\mulData[7][6]_i_9_n_0 ),
        .O(\rdPtr_reg[0]_5 ),
        .S(\mulData[7][8]_i_9_n_0 ));
  MUXF7 \mulData_reg[7][7]_i_3 
       (.I0(\mulData[7][7]_i_8_n_0 ),
        .I1(\mulData[7][7]_i_9_n_0 ),
        .O(\rdPtr_reg[0]_6 ),
        .S(\mulData[7][8]_i_9_n_0 ));
  MUXF7 \mulData_reg[7][8]_i_3 
       (.I0(\mulData[7][8]_i_10_n_0 ),
        .I1(\mulData[7][8]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_7 ),
        .S(\mulData[7][8]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \rdPtr[5]_i_1__2 
       (.I0(currentRdLineBuffer[0]),
        .I1(currentRdLineBuffer[1]),
        .I2(E),
        .O(lineBuffReadData));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPtr[6]_i_1__1 
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr[6]_i_2__1_n_0 ),
        .I2(\rdPtr_reg_n_0_[6] ),
        .O(\rdPtr[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPtr[6]_i_2__1 
       (.I0(\rdPtr_reg_n_0_[4] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[5] ),
        .O(\rdPtr[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hBBBB4404)) 
    \rdPtr[7]_i_1__1 
       (.I0(\rdPtr[7]_i_2__1_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[9] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(rdPtr__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPtr[7]_i_2__1 
       (.I0(\rdPtr_reg_n_0_[5] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[6] ),
        .O(\rdPtr[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPtr[8]_i_1__1 
       (.I0(\rdPtr_reg_n_0_[7] ),
        .I1(\rdPtr[7]_i_2__1_n_0 ),
        .I2(\rdPtr_reg_n_0_[0] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .O(\rdPtr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hB4F0F0B0)) 
    \rdPtr[9]_i_1__1 
       (.I0(\rdPtr[7]_i_2__1_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[9] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(rdPtr__0[9]));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg_n_0_[0] ),
        .R(SR));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg[0]_rep_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[1]),
        .Q(\rdPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[2]),
        .Q(\rdPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[3]),
        .Q(\rdPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[4]),
        .Q(\rdPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[5]),
        .Q(\rdPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(\rdPtr[6]_i_1__1_n_0 ),
        .Q(\rdPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[7]),
        .Q(\rdPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(\rdPtr[8]_i_1__1_n_0 ),
        .Q(\rdPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[9]),
        .Q(\rdPtr_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPtr[0]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .O(wrPtr[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \wrPtr[10]_i_1__0 
       (.I0(out_tvalid),
        .I1(currentWrLineBuffer[1]),
        .I2(currentWrLineBuffer[0]),
        .O(lineBuffDataValid));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPtr[10]_i_2__1 
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr[10]_i_3__1_n_0 ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(\wrPtr_reg_n_0_[10] ),
        .O(wrPtr[10]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPtr[10]_i_3__1 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2__1_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(\wrPtr[10]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPtr[1]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(wrPtr[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPtr[2]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[1] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[2] ),
        .O(wrPtr[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPtr[3]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[2] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[1] ),
        .I3(\wrPtr_reg_n_0_[3] ),
        .O(wrPtr[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPtr[4]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[3] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .O(wrPtr[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPtr[5]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[4] ),
        .I1(\wrPtr_reg_n_0_[2] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[1] ),
        .I4(\wrPtr_reg_n_0_[3] ),
        .I5(\wrPtr_reg_n_0_[5] ),
        .O(wrPtr[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPtr[6]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2__1_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(wrPtr[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPtr[6]_i_2__1 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(\wrPtr[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPtr[7]_i_1__1 
       (.I0(\wrPtr[10]_i_3__1_n_0 ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[7] ),
        .O(wrPtr[7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPtr[8]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[7] ),
        .I1(\wrPtr[10]_i_3__1_n_0 ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPtr[9]_i_1__1 
       (.I0(\wrPtr[10]_i_3__1_n_0 ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[9] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[9]));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[0]),
        .Q(\wrPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[10] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[10]),
        .Q(\wrPtr_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[1]),
        .Q(\wrPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[2]),
        .Q(\wrPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[3]),
        .Q(\wrPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[4]),
        .Q(\wrPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[5]),
        .Q(\wrPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[6]),
        .Q(\wrPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[7]),
        .Q(\wrPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[8]),
        .Q(\wrPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[9]),
        .Q(\wrPtr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "line_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_line_buffer_2
   (\currentRdLineBuffer_reg[1] ,
    \rdPtr_reg[9]_0 ,
    \rdPtr_reg[9]_1 ,
    \rdPtr_reg[9]_2 ,
    \rdPtr_reg[9]_3 ,
    \rdPtr_reg[9]_4 ,
    \rdPtr_reg[9]_5 ,
    \rdPtr_reg[9]_6 ,
    \rdPtr_reg[9]_7 ,
    \currentRdLineBuffer_reg[1]_0 ,
    \rdPtr_reg[0]_0 ,
    \rdPtr_reg[0]_1 ,
    \rdPtr_reg[0]_2 ,
    \rdPtr_reg[0]_3 ,
    \rdPtr_reg[0]_4 ,
    \rdPtr_reg[0]_5 ,
    \rdPtr_reg[0]_6 ,
    \rdPtr_reg[0]_7 ,
    \currentRdLineBuffer_reg[1]_1 ,
    \rdPtr_reg[8]_0 ,
    \rdPtr_reg[8]_1 ,
    \rdPtr_reg[8]_2 ,
    \rdPtr_reg[8]_3 ,
    \rdPtr_reg[8]_4 ,
    \rdPtr_reg[8]_5 ,
    \rdPtr_reg[8]_6 ,
    \rdPtr_reg[8]_7 ,
    s_axi_aclk,
    \mulData[0][7]_i_14_0 ,
    SR,
    \mulData_reg[8][0] ,
    \mulData_reg[8][0]_0 ,
    currentRdLineBuffer,
    out_data0,
    \mulData_reg[8][1] ,
    \mulData_reg[8][1]_0 ,
    \mulData_reg[8][2] ,
    \mulData_reg[8][2]_0 ,
    \mulData_reg[8][3] ,
    \mulData_reg[8][3]_0 ,
    \mulData_reg[8][4] ,
    \mulData_reg[8][4]_0 ,
    \mulData_reg[8][5] ,
    \mulData_reg[8][5]_0 ,
    \mulData_reg[8][6] ,
    \mulData_reg[8][6]_0 ,
    \mulData_reg[8][7] ,
    \mulData_reg[8][7]_0 ,
    \mulData_reg[7][1] ,
    \mulData_reg[7][1]_0 ,
    out_data00_out,
    \mulData_reg[7][2] ,
    \mulData_reg[7][2]_0 ,
    \mulData_reg[7][3] ,
    \mulData_reg[7][3]_0 ,
    \mulData_reg[7][4] ,
    \mulData_reg[7][4]_0 ,
    \mulData_reg[7][5] ,
    \mulData_reg[7][5]_0 ,
    \mulData_reg[7][6] ,
    \mulData_reg[7][6]_0 ,
    \mulData_reg[7][7] ,
    \mulData_reg[7][7]_0 ,
    \mulData_reg[7][8] ,
    \mulData_reg[7][8]_0 ,
    \mulData_reg[6][0] ,
    \mulData_reg[6][0]_0 ,
    out_data02_out,
    \mulData_reg[6][1] ,
    \mulData_reg[6][1]_0 ,
    \mulData_reg[6][2] ,
    \mulData_reg[6][2]_0 ,
    \mulData_reg[6][3] ,
    \mulData_reg[6][3]_0 ,
    \mulData_reg[6][4] ,
    \mulData_reg[6][4]_0 ,
    \mulData_reg[6][5] ,
    \mulData_reg[6][5]_0 ,
    \mulData_reg[6][6] ,
    \mulData_reg[6][6]_0 ,
    \mulData_reg[6][7] ,
    \mulData_reg[6][7]_0 ,
    currentWrLineBuffer,
    out_tvalid,
    s_axi_aresetn,
    E);
  output [7:0]\currentRdLineBuffer_reg[1] ;
  output \rdPtr_reg[9]_0 ;
  output \rdPtr_reg[9]_1 ;
  output \rdPtr_reg[9]_2 ;
  output \rdPtr_reg[9]_3 ;
  output \rdPtr_reg[9]_4 ;
  output \rdPtr_reg[9]_5 ;
  output \rdPtr_reg[9]_6 ;
  output \rdPtr_reg[9]_7 ;
  output [7:0]\currentRdLineBuffer_reg[1]_0 ;
  output \rdPtr_reg[0]_0 ;
  output \rdPtr_reg[0]_1 ;
  output \rdPtr_reg[0]_2 ;
  output \rdPtr_reg[0]_3 ;
  output \rdPtr_reg[0]_4 ;
  output \rdPtr_reg[0]_5 ;
  output \rdPtr_reg[0]_6 ;
  output \rdPtr_reg[0]_7 ;
  output [7:0]\currentRdLineBuffer_reg[1]_1 ;
  output \rdPtr_reg[8]_0 ;
  output \rdPtr_reg[8]_1 ;
  output \rdPtr_reg[8]_2 ;
  output \rdPtr_reg[8]_3 ;
  output \rdPtr_reg[8]_4 ;
  output \rdPtr_reg[8]_5 ;
  output \rdPtr_reg[8]_6 ;
  output \rdPtr_reg[8]_7 ;
  input s_axi_aclk;
  input [7:0]\mulData[0][7]_i_14_0 ;
  input [0:0]SR;
  input \mulData_reg[8][0] ;
  input \mulData_reg[8][0]_0 ;
  input [1:0]currentRdLineBuffer;
  input [7:0]out_data0;
  input \mulData_reg[8][1] ;
  input \mulData_reg[8][1]_0 ;
  input \mulData_reg[8][2] ;
  input \mulData_reg[8][2]_0 ;
  input \mulData_reg[8][3] ;
  input \mulData_reg[8][3]_0 ;
  input \mulData_reg[8][4] ;
  input \mulData_reg[8][4]_0 ;
  input \mulData_reg[8][5] ;
  input \mulData_reg[8][5]_0 ;
  input \mulData_reg[8][6] ;
  input \mulData_reg[8][6]_0 ;
  input \mulData_reg[8][7] ;
  input \mulData_reg[8][7]_0 ;
  input \mulData_reg[7][1] ;
  input \mulData_reg[7][1]_0 ;
  input [7:0]out_data00_out;
  input \mulData_reg[7][2] ;
  input \mulData_reg[7][2]_0 ;
  input \mulData_reg[7][3] ;
  input \mulData_reg[7][3]_0 ;
  input \mulData_reg[7][4] ;
  input \mulData_reg[7][4]_0 ;
  input \mulData_reg[7][5] ;
  input \mulData_reg[7][5]_0 ;
  input \mulData_reg[7][6] ;
  input \mulData_reg[7][6]_0 ;
  input \mulData_reg[7][7] ;
  input \mulData_reg[7][7]_0 ;
  input \mulData_reg[7][8] ;
  input \mulData_reg[7][8]_0 ;
  input \mulData_reg[6][0] ;
  input \mulData_reg[6][0]_0 ;
  input [7:0]out_data02_out;
  input \mulData_reg[6][1] ;
  input \mulData_reg[6][1]_0 ;
  input \mulData_reg[6][2] ;
  input \mulData_reg[6][2]_0 ;
  input \mulData_reg[6][3] ;
  input \mulData_reg[6][3]_0 ;
  input \mulData_reg[6][4] ;
  input \mulData_reg[6][4]_0 ;
  input \mulData_reg[6][5] ;
  input \mulData_reg[6][5]_0 ;
  input \mulData_reg[6][6] ;
  input \mulData_reg[6][6]_0 ;
  input \mulData_reg[6][7] ;
  input \mulData_reg[6][7]_0 ;
  input [1:0]currentWrLineBuffer;
  input out_tvalid;
  input s_axi_aresetn;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire [1:0]currentRdLineBuffer;
  wire [7:0]\currentRdLineBuffer_reg[1] ;
  wire [7:0]\currentRdLineBuffer_reg[1]_0 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_1 ;
  wire [1:0]currentWrLineBuffer;
  wire lB_reg_r1_0_63_0_2_i_1__2_n_0;
  wire lB_reg_r1_0_63_0_2_n_0;
  wire lB_reg_r1_0_63_0_2_n_1;
  wire lB_reg_r1_0_63_0_2_n_2;
  wire lB_reg_r1_0_63_3_5_n_0;
  wire lB_reg_r1_0_63_3_5_n_1;
  wire lB_reg_r1_0_63_3_5_n_2;
  wire lB_reg_r1_0_63_6_6_n_0;
  wire lB_reg_r1_0_63_7_7_n_0;
  wire lB_reg_r1_128_191_0_2_i_1__2_n_0;
  wire lB_reg_r1_128_191_0_2_n_0;
  wire lB_reg_r1_128_191_0_2_n_1;
  wire lB_reg_r1_128_191_0_2_n_2;
  wire lB_reg_r1_128_191_3_5_n_0;
  wire lB_reg_r1_128_191_3_5_n_1;
  wire lB_reg_r1_128_191_3_5_n_2;
  wire lB_reg_r1_128_191_6_6_n_0;
  wire lB_reg_r1_128_191_7_7_n_0;
  wire lB_reg_r1_192_255_0_2_i_1__2_n_0;
  wire lB_reg_r1_192_255_0_2_n_0;
  wire lB_reg_r1_192_255_0_2_n_1;
  wire lB_reg_r1_192_255_0_2_n_2;
  wire lB_reg_r1_192_255_3_5_n_0;
  wire lB_reg_r1_192_255_3_5_n_1;
  wire lB_reg_r1_192_255_3_5_n_2;
  wire lB_reg_r1_192_255_6_6_n_0;
  wire lB_reg_r1_192_255_7_7_n_0;
  wire lB_reg_r1_256_319_0_2_i_1__2_n_0;
  wire lB_reg_r1_256_319_0_2_n_0;
  wire lB_reg_r1_256_319_0_2_n_1;
  wire lB_reg_r1_256_319_0_2_n_2;
  wire lB_reg_r1_256_319_3_5_n_0;
  wire lB_reg_r1_256_319_3_5_n_1;
  wire lB_reg_r1_256_319_3_5_n_2;
  wire lB_reg_r1_256_319_6_6_n_0;
  wire lB_reg_r1_256_319_7_7_n_0;
  wire lB_reg_r1_320_383_0_2_i_1__2_n_0;
  wire lB_reg_r1_320_383_0_2_n_0;
  wire lB_reg_r1_320_383_0_2_n_1;
  wire lB_reg_r1_320_383_0_2_n_2;
  wire lB_reg_r1_320_383_3_5_n_0;
  wire lB_reg_r1_320_383_3_5_n_1;
  wire lB_reg_r1_320_383_3_5_n_2;
  wire lB_reg_r1_320_383_6_6_n_0;
  wire lB_reg_r1_320_383_7_7_n_0;
  wire lB_reg_r1_384_447_0_2_i_1__2_n_0;
  wire lB_reg_r1_384_447_0_2_n_0;
  wire lB_reg_r1_384_447_0_2_n_1;
  wire lB_reg_r1_384_447_0_2_n_2;
  wire lB_reg_r1_384_447_3_5_n_0;
  wire lB_reg_r1_384_447_3_5_n_1;
  wire lB_reg_r1_384_447_3_5_n_2;
  wire lB_reg_r1_384_447_6_6_n_0;
  wire lB_reg_r1_384_447_7_7_n_0;
  wire lB_reg_r1_448_511_0_2_i_1__2_n_0;
  wire lB_reg_r1_448_511_0_2_n_0;
  wire lB_reg_r1_448_511_0_2_n_1;
  wire lB_reg_r1_448_511_0_2_n_2;
  wire lB_reg_r1_448_511_3_5_n_0;
  wire lB_reg_r1_448_511_3_5_n_1;
  wire lB_reg_r1_448_511_3_5_n_2;
  wire lB_reg_r1_448_511_6_6_n_0;
  wire lB_reg_r1_448_511_7_7_n_0;
  wire lB_reg_r1_512_575_0_2_i_1__2_n_0;
  wire lB_reg_r1_512_575_0_2_n_0;
  wire lB_reg_r1_512_575_0_2_n_1;
  wire lB_reg_r1_512_575_0_2_n_2;
  wire lB_reg_r1_512_575_3_5_n_0;
  wire lB_reg_r1_512_575_3_5_n_1;
  wire lB_reg_r1_512_575_3_5_n_2;
  wire lB_reg_r1_512_575_6_6_n_0;
  wire lB_reg_r1_512_575_7_7_n_0;
  wire lB_reg_r1_576_639_0_2_i_1__2_n_0;
  wire lB_reg_r1_576_639_0_2_n_0;
  wire lB_reg_r1_576_639_0_2_n_1;
  wire lB_reg_r1_576_639_0_2_n_2;
  wire lB_reg_r1_576_639_3_5_n_0;
  wire lB_reg_r1_576_639_3_5_n_1;
  wire lB_reg_r1_576_639_3_5_n_2;
  wire lB_reg_r1_576_639_6_6_n_0;
  wire lB_reg_r1_576_639_7_7_n_0;
  wire lB_reg_r1_640_703_0_2_i_1__2_n_0;
  wire lB_reg_r1_640_703_0_2_n_0;
  wire lB_reg_r1_640_703_0_2_n_1;
  wire lB_reg_r1_640_703_0_2_n_2;
  wire lB_reg_r1_640_703_3_5_n_0;
  wire lB_reg_r1_640_703_3_5_n_1;
  wire lB_reg_r1_640_703_3_5_n_2;
  wire lB_reg_r1_640_703_6_6_n_0;
  wire lB_reg_r1_640_703_7_7_n_0;
  wire lB_reg_r1_64_127_0_2_i_1__2_n_0;
  wire lB_reg_r1_64_127_0_2_n_0;
  wire lB_reg_r1_64_127_0_2_n_1;
  wire lB_reg_r1_64_127_0_2_n_2;
  wire lB_reg_r1_64_127_3_5_n_0;
  wire lB_reg_r1_64_127_3_5_n_1;
  wire lB_reg_r1_64_127_3_5_n_2;
  wire lB_reg_r1_64_127_6_6_n_0;
  wire lB_reg_r1_64_127_7_7_n_0;
  wire lB_reg_r2_0_63_0_2_n_0;
  wire lB_reg_r2_0_63_0_2_n_1;
  wire lB_reg_r2_0_63_0_2_n_2;
  wire lB_reg_r2_0_63_3_5_n_0;
  wire lB_reg_r2_0_63_3_5_n_1;
  wire lB_reg_r2_0_63_3_5_n_2;
  wire lB_reg_r2_0_63_6_6_n_0;
  wire lB_reg_r2_0_63_7_7_n_0;
  wire lB_reg_r2_128_191_0_2_n_0;
  wire lB_reg_r2_128_191_0_2_n_1;
  wire lB_reg_r2_128_191_0_2_n_2;
  wire lB_reg_r2_128_191_3_5_n_0;
  wire lB_reg_r2_128_191_3_5_n_1;
  wire lB_reg_r2_128_191_3_5_n_2;
  wire lB_reg_r2_128_191_6_6_n_0;
  wire lB_reg_r2_128_191_7_7_n_0;
  wire lB_reg_r2_192_255_0_2_n_0;
  wire lB_reg_r2_192_255_0_2_n_1;
  wire lB_reg_r2_192_255_0_2_n_2;
  wire lB_reg_r2_192_255_3_5_n_0;
  wire lB_reg_r2_192_255_3_5_n_1;
  wire lB_reg_r2_192_255_3_5_n_2;
  wire lB_reg_r2_192_255_6_6_n_0;
  wire lB_reg_r2_192_255_7_7_n_0;
  wire lB_reg_r2_256_319_0_2_n_0;
  wire lB_reg_r2_256_319_0_2_n_1;
  wire lB_reg_r2_256_319_0_2_n_2;
  wire lB_reg_r2_256_319_3_5_n_0;
  wire lB_reg_r2_256_319_3_5_n_1;
  wire lB_reg_r2_256_319_3_5_n_2;
  wire lB_reg_r2_256_319_6_6_n_0;
  wire lB_reg_r2_256_319_7_7_n_0;
  wire lB_reg_r2_320_383_0_2_n_0;
  wire lB_reg_r2_320_383_0_2_n_1;
  wire lB_reg_r2_320_383_0_2_n_2;
  wire lB_reg_r2_320_383_3_5_n_0;
  wire lB_reg_r2_320_383_3_5_n_1;
  wire lB_reg_r2_320_383_3_5_n_2;
  wire lB_reg_r2_320_383_6_6_n_0;
  wire lB_reg_r2_320_383_7_7_n_0;
  wire lB_reg_r2_384_447_0_2_n_0;
  wire lB_reg_r2_384_447_0_2_n_1;
  wire lB_reg_r2_384_447_0_2_n_2;
  wire lB_reg_r2_384_447_3_5_n_0;
  wire lB_reg_r2_384_447_3_5_n_1;
  wire lB_reg_r2_384_447_3_5_n_2;
  wire lB_reg_r2_384_447_6_6_n_0;
  wire lB_reg_r2_384_447_7_7_n_0;
  wire lB_reg_r2_448_511_0_2_n_0;
  wire lB_reg_r2_448_511_0_2_n_1;
  wire lB_reg_r2_448_511_0_2_n_2;
  wire lB_reg_r2_448_511_3_5_n_0;
  wire lB_reg_r2_448_511_3_5_n_1;
  wire lB_reg_r2_448_511_3_5_n_2;
  wire lB_reg_r2_448_511_6_6_n_0;
  wire lB_reg_r2_448_511_7_7_n_0;
  wire lB_reg_r2_512_575_0_2_n_0;
  wire lB_reg_r2_512_575_0_2_n_1;
  wire lB_reg_r2_512_575_0_2_n_2;
  wire lB_reg_r2_512_575_3_5_n_0;
  wire lB_reg_r2_512_575_3_5_n_1;
  wire lB_reg_r2_512_575_3_5_n_2;
  wire lB_reg_r2_512_575_6_6_n_0;
  wire lB_reg_r2_512_575_7_7_n_0;
  wire lB_reg_r2_576_639_0_2_n_0;
  wire lB_reg_r2_576_639_0_2_n_1;
  wire lB_reg_r2_576_639_0_2_n_2;
  wire lB_reg_r2_576_639_3_5_n_0;
  wire lB_reg_r2_576_639_3_5_n_1;
  wire lB_reg_r2_576_639_3_5_n_2;
  wire lB_reg_r2_576_639_6_6_n_0;
  wire lB_reg_r2_576_639_7_7_n_0;
  wire lB_reg_r2_640_703_0_2_n_0;
  wire lB_reg_r2_640_703_0_2_n_1;
  wire lB_reg_r2_640_703_0_2_n_2;
  wire lB_reg_r2_640_703_3_5_n_0;
  wire lB_reg_r2_640_703_3_5_n_1;
  wire lB_reg_r2_640_703_3_5_n_2;
  wire lB_reg_r2_640_703_6_6_n_0;
  wire lB_reg_r2_640_703_7_7_n_0;
  wire lB_reg_r2_64_127_0_2_n_0;
  wire lB_reg_r2_64_127_0_2_n_1;
  wire lB_reg_r2_64_127_0_2_n_2;
  wire lB_reg_r2_64_127_3_5_n_0;
  wire lB_reg_r2_64_127_3_5_n_1;
  wire lB_reg_r2_64_127_3_5_n_2;
  wire lB_reg_r2_64_127_6_6_n_0;
  wire lB_reg_r2_64_127_7_7_n_0;
  wire lB_reg_r3_0_63_0_2_i_1__2_n_0;
  wire lB_reg_r3_0_63_0_2_i_2__2_n_0;
  wire lB_reg_r3_0_63_0_2_i_3__2_n_0;
  wire lB_reg_r3_0_63_0_2_i_4__2_n_0;
  wire lB_reg_r3_0_63_0_2_i_5__2_n_0;
  wire lB_reg_r3_0_63_0_2_n_0;
  wire lB_reg_r3_0_63_0_2_n_1;
  wire lB_reg_r3_0_63_0_2_n_2;
  wire lB_reg_r3_0_63_3_5_n_0;
  wire lB_reg_r3_0_63_3_5_n_1;
  wire lB_reg_r3_0_63_3_5_n_2;
  wire lB_reg_r3_0_63_6_6_n_0;
  wire lB_reg_r3_0_63_7_7_n_0;
  wire lB_reg_r3_128_191_0_2_n_0;
  wire lB_reg_r3_128_191_0_2_n_1;
  wire lB_reg_r3_128_191_0_2_n_2;
  wire lB_reg_r3_128_191_3_5_n_0;
  wire lB_reg_r3_128_191_3_5_n_1;
  wire lB_reg_r3_128_191_3_5_n_2;
  wire lB_reg_r3_128_191_6_6_n_0;
  wire lB_reg_r3_128_191_7_7_n_0;
  wire lB_reg_r3_192_255_0_2_n_0;
  wire lB_reg_r3_192_255_0_2_n_1;
  wire lB_reg_r3_192_255_0_2_n_2;
  wire lB_reg_r3_192_255_3_5_n_0;
  wire lB_reg_r3_192_255_3_5_n_1;
  wire lB_reg_r3_192_255_3_5_n_2;
  wire lB_reg_r3_192_255_6_6_n_0;
  wire lB_reg_r3_192_255_7_7_n_0;
  wire lB_reg_r3_256_319_0_2_n_0;
  wire lB_reg_r3_256_319_0_2_n_1;
  wire lB_reg_r3_256_319_0_2_n_2;
  wire lB_reg_r3_256_319_3_5_n_0;
  wire lB_reg_r3_256_319_3_5_n_1;
  wire lB_reg_r3_256_319_3_5_n_2;
  wire lB_reg_r3_256_319_6_6_n_0;
  wire lB_reg_r3_256_319_7_7_n_0;
  wire lB_reg_r3_320_383_0_2_n_0;
  wire lB_reg_r3_320_383_0_2_n_1;
  wire lB_reg_r3_320_383_0_2_n_2;
  wire lB_reg_r3_320_383_3_5_n_0;
  wire lB_reg_r3_320_383_3_5_n_1;
  wire lB_reg_r3_320_383_3_5_n_2;
  wire lB_reg_r3_320_383_6_6_n_0;
  wire lB_reg_r3_320_383_7_7_n_0;
  wire lB_reg_r3_384_447_0_2_n_0;
  wire lB_reg_r3_384_447_0_2_n_1;
  wire lB_reg_r3_384_447_0_2_n_2;
  wire lB_reg_r3_384_447_3_5_n_0;
  wire lB_reg_r3_384_447_3_5_n_1;
  wire lB_reg_r3_384_447_3_5_n_2;
  wire lB_reg_r3_384_447_6_6_n_0;
  wire lB_reg_r3_384_447_7_7_n_0;
  wire lB_reg_r3_448_511_0_2_n_0;
  wire lB_reg_r3_448_511_0_2_n_1;
  wire lB_reg_r3_448_511_0_2_n_2;
  wire lB_reg_r3_448_511_3_5_n_0;
  wire lB_reg_r3_448_511_3_5_n_1;
  wire lB_reg_r3_448_511_3_5_n_2;
  wire lB_reg_r3_448_511_6_6_n_0;
  wire lB_reg_r3_448_511_7_7_n_0;
  wire lB_reg_r3_512_575_0_2_n_0;
  wire lB_reg_r3_512_575_0_2_n_1;
  wire lB_reg_r3_512_575_0_2_n_2;
  wire lB_reg_r3_512_575_3_5_n_0;
  wire lB_reg_r3_512_575_3_5_n_1;
  wire lB_reg_r3_512_575_3_5_n_2;
  wire lB_reg_r3_512_575_6_6_n_0;
  wire lB_reg_r3_512_575_7_7_n_0;
  wire lB_reg_r3_576_639_0_2_n_0;
  wire lB_reg_r3_576_639_0_2_n_1;
  wire lB_reg_r3_576_639_0_2_n_2;
  wire lB_reg_r3_576_639_3_5_n_0;
  wire lB_reg_r3_576_639_3_5_n_1;
  wire lB_reg_r3_576_639_3_5_n_2;
  wire lB_reg_r3_576_639_6_6_n_0;
  wire lB_reg_r3_576_639_7_7_n_0;
  wire lB_reg_r3_640_703_0_2_n_0;
  wire lB_reg_r3_640_703_0_2_n_1;
  wire lB_reg_r3_640_703_0_2_n_2;
  wire lB_reg_r3_640_703_3_5_n_0;
  wire lB_reg_r3_640_703_3_5_n_1;
  wire lB_reg_r3_640_703_3_5_n_2;
  wire lB_reg_r3_640_703_6_6_n_0;
  wire lB_reg_r3_640_703_7_7_n_0;
  wire lB_reg_r3_64_127_0_2_n_0;
  wire lB_reg_r3_64_127_0_2_n_1;
  wire lB_reg_r3_64_127_0_2_n_2;
  wire lB_reg_r3_64_127_3_5_n_0;
  wire lB_reg_r3_64_127_3_5_n_1;
  wire lB_reg_r3_64_127_3_5_n_2;
  wire lB_reg_r3_64_127_6_6_n_0;
  wire lB_reg_r3_64_127_7_7_n_0;
  wire [3:3]lineBuffDataValid;
  wire [3:3]lineBuffReadData;
  wire \mulData[0][0]_i_10_n_0 ;
  wire \mulData[0][0]_i_11_n_0 ;
  wire \mulData[0][0]_i_22_n_0 ;
  wire \mulData[0][0]_i_23_n_0 ;
  wire \mulData[0][0]_i_24_n_0 ;
  wire \mulData[0][0]_i_25_n_0 ;
  wire \mulData[0][1]_i_10_n_0 ;
  wire \mulData[0][1]_i_11_n_0 ;
  wire \mulData[0][1]_i_22_n_0 ;
  wire \mulData[0][1]_i_23_n_0 ;
  wire \mulData[0][1]_i_24_n_0 ;
  wire \mulData[0][1]_i_25_n_0 ;
  wire \mulData[0][2]_i_10_n_0 ;
  wire \mulData[0][2]_i_11_n_0 ;
  wire \mulData[0][2]_i_22_n_0 ;
  wire \mulData[0][2]_i_23_n_0 ;
  wire \mulData[0][2]_i_24_n_0 ;
  wire \mulData[0][2]_i_25_n_0 ;
  wire \mulData[0][3]_i_10_n_0 ;
  wire \mulData[0][3]_i_11_n_0 ;
  wire \mulData[0][3]_i_22_n_0 ;
  wire \mulData[0][3]_i_23_n_0 ;
  wire \mulData[0][3]_i_24_n_0 ;
  wire \mulData[0][3]_i_25_n_0 ;
  wire \mulData[0][4]_i_10_n_0 ;
  wire \mulData[0][4]_i_11_n_0 ;
  wire \mulData[0][4]_i_22_n_0 ;
  wire \mulData[0][4]_i_23_n_0 ;
  wire \mulData[0][4]_i_24_n_0 ;
  wire \mulData[0][4]_i_25_n_0 ;
  wire \mulData[0][5]_i_10_n_0 ;
  wire \mulData[0][5]_i_11_n_0 ;
  wire \mulData[0][5]_i_22_n_0 ;
  wire \mulData[0][5]_i_23_n_0 ;
  wire \mulData[0][5]_i_24_n_0 ;
  wire \mulData[0][5]_i_25_n_0 ;
  wire \mulData[0][6]_i_10_n_0 ;
  wire \mulData[0][6]_i_11_n_0 ;
  wire \mulData[0][6]_i_22_n_0 ;
  wire \mulData[0][6]_i_23_n_0 ;
  wire \mulData[0][6]_i_24_n_0 ;
  wire \mulData[0][6]_i_25_n_0 ;
  wire \mulData[0][7]_i_12_n_0 ;
  wire \mulData[0][7]_i_13_n_0 ;
  wire [7:0]\mulData[0][7]_i_14_0 ;
  wire \mulData[0][7]_i_14_n_0 ;
  wire \mulData[0][7]_i_32_n_0 ;
  wire \mulData[0][7]_i_33_n_0 ;
  wire \mulData[0][7]_i_34_n_0 ;
  wire \mulData[0][7]_i_35_n_0 ;
  wire \mulData[0][7]_i_36_n_0 ;
  wire \mulData[0][7]_i_37_n_0 ;
  wire \mulData[0][7]_i_38_n_0 ;
  wire \mulData[2][0]_i_12_n_0 ;
  wire \mulData[2][0]_i_13_n_0 ;
  wire \mulData[2][0]_i_14_n_0 ;
  wire \mulData[2][1]_i_12_n_0 ;
  wire \mulData[2][1]_i_13_n_0 ;
  wire \mulData[2][1]_i_14_n_0 ;
  wire \mulData[2][2]_i_12_n_0 ;
  wire \mulData[2][2]_i_13_n_0 ;
  wire \mulData[2][2]_i_14_n_0 ;
  wire \mulData[2][3]_i_12_n_0 ;
  wire \mulData[2][3]_i_13_n_0 ;
  wire \mulData[2][3]_i_14_n_0 ;
  wire \mulData[2][4]_i_12_n_0 ;
  wire \mulData[2][4]_i_13_n_0 ;
  wire \mulData[2][4]_i_14_n_0 ;
  wire \mulData[2][5]_i_12_n_0 ;
  wire \mulData[2][5]_i_13_n_0 ;
  wire \mulData[2][5]_i_14_n_0 ;
  wire \mulData[2][6]_i_12_n_0 ;
  wire \mulData[2][6]_i_13_n_0 ;
  wire \mulData[2][6]_i_14_n_0 ;
  wire \mulData[2][7]_i_12_n_0 ;
  wire \mulData[2][7]_i_13_n_0 ;
  wire \mulData[2][7]_i_14_n_0 ;
  wire \mulData[7][1]_i_14_n_0 ;
  wire \mulData[7][1]_i_15_n_0 ;
  wire \mulData[7][1]_i_16_n_0 ;
  wire \mulData[7][1]_i_17_n_0 ;
  wire \mulData[7][1]_i_6_n_0 ;
  wire \mulData[7][1]_i_7_n_0 ;
  wire \mulData[7][2]_i_14_n_0 ;
  wire \mulData[7][2]_i_15_n_0 ;
  wire \mulData[7][2]_i_16_n_0 ;
  wire \mulData[7][2]_i_17_n_0 ;
  wire \mulData[7][2]_i_6_n_0 ;
  wire \mulData[7][2]_i_7_n_0 ;
  wire \mulData[7][3]_i_14_n_0 ;
  wire \mulData[7][3]_i_15_n_0 ;
  wire \mulData[7][3]_i_16_n_0 ;
  wire \mulData[7][3]_i_17_n_0 ;
  wire \mulData[7][3]_i_6_n_0 ;
  wire \mulData[7][3]_i_7_n_0 ;
  wire \mulData[7][4]_i_14_n_0 ;
  wire \mulData[7][4]_i_15_n_0 ;
  wire \mulData[7][4]_i_16_n_0 ;
  wire \mulData[7][4]_i_17_n_0 ;
  wire \mulData[7][4]_i_6_n_0 ;
  wire \mulData[7][4]_i_7_n_0 ;
  wire \mulData[7][5]_i_14_n_0 ;
  wire \mulData[7][5]_i_15_n_0 ;
  wire \mulData[7][5]_i_16_n_0 ;
  wire \mulData[7][5]_i_17_n_0 ;
  wire \mulData[7][5]_i_6_n_0 ;
  wire \mulData[7][5]_i_7_n_0 ;
  wire \mulData[7][6]_i_14_n_0 ;
  wire \mulData[7][6]_i_15_n_0 ;
  wire \mulData[7][6]_i_16_n_0 ;
  wire \mulData[7][6]_i_17_n_0 ;
  wire \mulData[7][6]_i_6_n_0 ;
  wire \mulData[7][6]_i_7_n_0 ;
  wire \mulData[7][7]_i_14_n_0 ;
  wire \mulData[7][7]_i_15_n_0 ;
  wire \mulData[7][7]_i_16_n_0 ;
  wire \mulData[7][7]_i_17_n_0 ;
  wire \mulData[7][7]_i_6_n_0 ;
  wire \mulData[7][7]_i_7_n_0 ;
  wire \mulData[7][8]_i_18_n_0 ;
  wire \mulData[7][8]_i_19_n_0 ;
  wire \mulData[7][8]_i_20_n_0 ;
  wire \mulData[7][8]_i_21_n_0 ;
  wire \mulData[7][8]_i_22_n_0 ;
  wire \mulData[7][8]_i_6_n_0 ;
  wire \mulData[7][8]_i_7_n_0 ;
  wire \mulData[7][8]_i_8_n_0 ;
  wire \mulData_reg[6][0] ;
  wire \mulData_reg[6][0]_0 ;
  wire \mulData_reg[6][1] ;
  wire \mulData_reg[6][1]_0 ;
  wire \mulData_reg[6][2] ;
  wire \mulData_reg[6][2]_0 ;
  wire \mulData_reg[6][3] ;
  wire \mulData_reg[6][3]_0 ;
  wire \mulData_reg[6][4] ;
  wire \mulData_reg[6][4]_0 ;
  wire \mulData_reg[6][5] ;
  wire \mulData_reg[6][5]_0 ;
  wire \mulData_reg[6][6] ;
  wire \mulData_reg[6][6]_0 ;
  wire \mulData_reg[6][7] ;
  wire \mulData_reg[6][7]_0 ;
  wire \mulData_reg[7][1] ;
  wire \mulData_reg[7][1]_0 ;
  wire \mulData_reg[7][2] ;
  wire \mulData_reg[7][2]_0 ;
  wire \mulData_reg[7][3] ;
  wire \mulData_reg[7][3]_0 ;
  wire \mulData_reg[7][4] ;
  wire \mulData_reg[7][4]_0 ;
  wire \mulData_reg[7][5] ;
  wire \mulData_reg[7][5]_0 ;
  wire \mulData_reg[7][6] ;
  wire \mulData_reg[7][6]_0 ;
  wire \mulData_reg[7][7] ;
  wire \mulData_reg[7][7]_0 ;
  wire \mulData_reg[7][8] ;
  wire \mulData_reg[7][8]_0 ;
  wire \mulData_reg[8][0] ;
  wire \mulData_reg[8][0]_0 ;
  wire \mulData_reg[8][1] ;
  wire \mulData_reg[8][1]_0 ;
  wire \mulData_reg[8][2] ;
  wire \mulData_reg[8][2]_0 ;
  wire \mulData_reg[8][3] ;
  wire \mulData_reg[8][3]_0 ;
  wire \mulData_reg[8][4] ;
  wire \mulData_reg[8][4]_0 ;
  wire \mulData_reg[8][5] ;
  wire \mulData_reg[8][5]_0 ;
  wire \mulData_reg[8][6] ;
  wire \mulData_reg[8][6]_0 ;
  wire \mulData_reg[8][7] ;
  wire \mulData_reg[8][7]_0 ;
  wire [7:0]out_data0;
  wire [7:0]out_data00_out;
  wire [7:0]out_data02_out;
  wire out_tvalid;
  wire p_3_in;
  wire \rdPtr[6]_i_1__2_n_0 ;
  wire \rdPtr[6]_i_2__2_n_0 ;
  wire \rdPtr[7]_i_2__2_n_0 ;
  wire \rdPtr[8]_i_1__2_n_0 ;
  wire [9:0]rdPtr__0;
  wire \rdPtr_reg[0]_0 ;
  wire \rdPtr_reg[0]_1 ;
  wire \rdPtr_reg[0]_2 ;
  wire \rdPtr_reg[0]_3 ;
  wire \rdPtr_reg[0]_4 ;
  wire \rdPtr_reg[0]_5 ;
  wire \rdPtr_reg[0]_6 ;
  wire \rdPtr_reg[0]_7 ;
  wire \rdPtr_reg[0]_rep_n_0 ;
  wire \rdPtr_reg[8]_0 ;
  wire \rdPtr_reg[8]_1 ;
  wire \rdPtr_reg[8]_2 ;
  wire \rdPtr_reg[8]_3 ;
  wire \rdPtr_reg[8]_4 ;
  wire \rdPtr_reg[8]_5 ;
  wire \rdPtr_reg[8]_6 ;
  wire \rdPtr_reg[8]_7 ;
  wire \rdPtr_reg[9]_0 ;
  wire \rdPtr_reg[9]_1 ;
  wire \rdPtr_reg[9]_2 ;
  wire \rdPtr_reg[9]_3 ;
  wire \rdPtr_reg[9]_4 ;
  wire \rdPtr_reg[9]_5 ;
  wire \rdPtr_reg[9]_6 ;
  wire \rdPtr_reg[9]_7 ;
  wire \rdPtr_reg_n_0_[0] ;
  wire \rdPtr_reg_n_0_[1] ;
  wire \rdPtr_reg_n_0_[2] ;
  wire \rdPtr_reg_n_0_[3] ;
  wire \rdPtr_reg_n_0_[4] ;
  wire \rdPtr_reg_n_0_[5] ;
  wire \rdPtr_reg_n_0_[6] ;
  wire \rdPtr_reg_n_0_[7] ;
  wire \rdPtr_reg_n_0_[8] ;
  wire \rdPtr_reg_n_0_[9] ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [10:0]wrPtr;
  wire \wrPtr[10]_i_3__2_n_0 ;
  wire \wrPtr[6]_i_2__2_n_0 ;
  wire \wrPtr_reg_n_0_[0] ;
  wire \wrPtr_reg_n_0_[10] ;
  wire \wrPtr_reg_n_0_[1] ;
  wire \wrPtr_reg_n_0_[2] ;
  wire \wrPtr_reg_n_0_[3] ;
  wire \wrPtr_reg_n_0_[4] ;
  wire \wrPtr_reg_n_0_[5] ;
  wire \wrPtr_reg_n_0_[6] ;
  wire \wrPtr_reg_n_0_[7] ;
  wire \wrPtr_reg_n_0_[8] ;
  wire \wrPtr_reg_n_0_[9] ;
  wire NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_0_2_n_0),
        .DOB(lB_reg_r1_0_63_0_2_n_1),
        .DOC(lB_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    lB_reg_r1_0_63_0_2_i_1__2
       (.I0(p_3_in),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[9] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    lB_reg_r1_0_63_0_2_i_2
       (.I0(currentWrLineBuffer[1]),
        .I1(currentWrLineBuffer[0]),
        .I2(out_tvalid),
        .I3(s_axi_aresetn),
        .O(p_3_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_3_5_n_0),
        .DOB(lB_reg_r1_0_63_3_5_n_1),
        .DOC(lB_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r1_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r1_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_0_2_n_0),
        .DOB(lB_reg_r1_128_191_0_2_n_1),
        .DOC(lB_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    lB_reg_r1_128_191_0_2_i_1__2
       (.I0(p_3_in),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[9] ),
        .I4(\wrPtr_reg_n_0_[7] ),
        .O(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_3_5_n_0),
        .DOB(lB_reg_r1_128_191_3_5_n_1),
        .DOC(lB_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r1_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r1_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_0_2_n_0),
        .DOB(lB_reg_r1_192_255_0_2_n_1),
        .DOC(lB_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    lB_reg_r1_192_255_0_2_i_1__2
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(p_3_in),
        .O(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_3_5_n_0),
        .DOB(lB_reg_r1_192_255_3_5_n_1),
        .DOC(lB_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r1_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r1_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_0_2_n_0),
        .DOB(lB_reg_r1_256_319_0_2_n_1),
        .DOC(lB_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    lB_reg_r1_256_319_0_2_i_1__2
       (.I0(p_3_in),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[9] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_3_5_n_0),
        .DOB(lB_reg_r1_256_319_3_5_n_1),
        .DOC(lB_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r1_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r1_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_0_2_n_0),
        .DOB(lB_reg_r1_320_383_0_2_n_1),
        .DOC(lB_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    lB_reg_r1_320_383_0_2_i_1__2
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(p_3_in),
        .O(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_3_5_n_0),
        .DOB(lB_reg_r1_320_383_3_5_n_1),
        .DOC(lB_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r1_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r1_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_0_2_n_0),
        .DOB(lB_reg_r1_384_447_0_2_n_1),
        .DOC(lB_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    lB_reg_r1_384_447_0_2_i_1__2
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(p_3_in),
        .O(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_3_5_n_0),
        .DOB(lB_reg_r1_384_447_3_5_n_1),
        .DOC(lB_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r1_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r1_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_0_2_n_0),
        .DOB(lB_reg_r1_448_511_0_2_n_1),
        .DOC(lB_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    lB_reg_r1_448_511_0_2_i_1__2
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(p_3_in),
        .I4(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_3_5_n_0),
        .DOB(lB_reg_r1_448_511_3_5_n_1),
        .DOC(lB_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r1_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r1_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_0_2_n_0),
        .DOB(lB_reg_r1_512_575_0_2_n_1),
        .DOC(lB_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    lB_reg_r1_512_575_0_2_i_1__2
       (.I0(p_3_in),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .O(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_3_5_n_0),
        .DOB(lB_reg_r1_512_575_3_5_n_1),
        .DOC(lB_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r1_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r1_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_0_2_n_0),
        .DOB(lB_reg_r1_576_639_0_2_n_1),
        .DOC(lB_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    lB_reg_r1_576_639_0_2_i_1__2
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(p_3_in),
        .O(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_3_5_n_0),
        .DOB(lB_reg_r1_576_639_3_5_n_1),
        .DOC(lB_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r1_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r1_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_0_2_n_0),
        .DOB(lB_reg_r1_640_703_0_2_n_1),
        .DOC(lB_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    lB_reg_r1_640_703_0_2_i_1__2
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(p_3_in),
        .O(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_3_5_n_0),
        .DOB(lB_reg_r1_640_703_3_5_n_1),
        .DOC(lB_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r1_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r1_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_0_2_n_0),
        .DOB(lB_reg_r1_64_127_0_2_n_1),
        .DOC(lB_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    lB_reg_r1_64_127_0_2_i_1__2
       (.I0(p_3_in),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[9] ),
        .I4(\wrPtr_reg_n_0_[6] ),
        .O(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_3_5_n_0),
        .DOB(lB_reg_r1_64_127_3_5_n_1),
        .DOC(lB_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r1_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r1_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_0_2_n_0),
        .DOB(lB_reg_r2_0_63_0_2_n_1),
        .DOC(lB_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    lB_reg_r2_0_63_0_2_i_1__2
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[5] ),
        .O(rdPtr__0[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r2_0_63_0_2_i_2__2
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .O(rdPtr__0[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r2_0_63_0_2_i_3__2
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .O(rdPtr__0[3]));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r2_0_63_0_2_i_4__2
       (.I0(\rdPtr_reg_n_0_[1] ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .O(rdPtr__0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r2_0_63_0_2_i_5__2
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .O(rdPtr__0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r2_0_63_0_2_i_6__2
       (.I0(\rdPtr_reg_n_0_[0] ),
        .O(rdPtr__0[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_3_5_n_0),
        .DOB(lB_reg_r2_0_63_3_5_n_1),
        .DOC(lB_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r2_0_63_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r2_0_63_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_0_2_n_0),
        .DOB(lB_reg_r2_128_191_0_2_n_1),
        .DOC(lB_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_3_5_n_0),
        .DOB(lB_reg_r2_128_191_3_5_n_1),
        .DOC(lB_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r2_128_191_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r2_128_191_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_0_2_n_0),
        .DOB(lB_reg_r2_192_255_0_2_n_1),
        .DOC(lB_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_3_5_n_0),
        .DOB(lB_reg_r2_192_255_3_5_n_1),
        .DOC(lB_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r2_192_255_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r2_192_255_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_0_2_n_0),
        .DOB(lB_reg_r2_256_319_0_2_n_1),
        .DOC(lB_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_3_5_n_0),
        .DOB(lB_reg_r2_256_319_3_5_n_1),
        .DOC(lB_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r2_256_319_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r2_256_319_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_0_2_n_0),
        .DOB(lB_reg_r2_320_383_0_2_n_1),
        .DOC(lB_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_3_5_n_0),
        .DOB(lB_reg_r2_320_383_3_5_n_1),
        .DOC(lB_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r2_320_383_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r2_320_383_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_0_2_n_0),
        .DOB(lB_reg_r2_384_447_0_2_n_1),
        .DOC(lB_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_3_5_n_0),
        .DOB(lB_reg_r2_384_447_3_5_n_1),
        .DOC(lB_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r2_384_447_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r2_384_447_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_0_2_n_0),
        .DOB(lB_reg_r2_448_511_0_2_n_1),
        .DOC(lB_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_3_5_n_0),
        .DOB(lB_reg_r2_448_511_3_5_n_1),
        .DOC(lB_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r2_448_511_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r2_448_511_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_0_2_n_0),
        .DOB(lB_reg_r2_512_575_0_2_n_1),
        .DOC(lB_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_3_5_n_0),
        .DOB(lB_reg_r2_512_575_3_5_n_1),
        .DOC(lB_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r2_512_575_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r2_512_575_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_0_2_n_0),
        .DOB(lB_reg_r2_576_639_0_2_n_1),
        .DOC(lB_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_3_5_n_0),
        .DOB(lB_reg_r2_576_639_3_5_n_1),
        .DOC(lB_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r2_576_639_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r2_576_639_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_0_2_n_0),
        .DOB(lB_reg_r2_640_703_0_2_n_1),
        .DOC(lB_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_3_5_n_0),
        .DOB(lB_reg_r2_640_703_3_5_n_1),
        .DOC(lB_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r2_640_703_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r2_640_703_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_0_2_n_0),
        .DOB(lB_reg_r2_64_127_0_2_n_1),
        .DOC(lB_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_3_5_n_0),
        .DOB(lB_reg_r2_64_127_3_5_n_1),
        .DOC(lB_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r2_64_127_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r2_64_127_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_0_2_n_0),
        .DOB(lB_reg_r3_0_63_0_2_n_1),
        .DOC(lB_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r3_0_63_0_2_i_1__2
       (.I0(\rdPtr_reg_n_0_[4] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[5] ),
        .O(lB_reg_r3_0_63_0_2_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r3_0_63_0_2_i_2__2
       (.I0(\rdPtr_reg_n_0_[3] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .I3(\rdPtr_reg_n_0_[4] ),
        .O(lB_reg_r3_0_63_0_2_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r3_0_63_0_2_i_3__2
       (.I0(\rdPtr_reg_n_0_[2] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[3] ),
        .O(lB_reg_r3_0_63_0_2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r3_0_63_0_2_i_4__2
       (.I0(\rdPtr_reg_n_0_[1] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .O(lB_reg_r3_0_63_0_2_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r3_0_63_0_2_i_5__2
       (.I0(\rdPtr_reg_n_0_[1] ),
        .O(lB_reg_r3_0_63_0_2_i_5__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_3_5_n_0),
        .DOB(lB_reg_r3_0_63_3_5_n_1),
        .DOC(lB_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r3_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r3_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_0_2_n_0),
        .DOB(lB_reg_r3_128_191_0_2_n_1),
        .DOC(lB_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_3_5_n_0),
        .DOB(lB_reg_r3_128_191_3_5_n_1),
        .DOC(lB_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r3_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r3_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_0_2_n_0),
        .DOB(lB_reg_r3_192_255_0_2_n_1),
        .DOC(lB_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_3_5_n_0),
        .DOB(lB_reg_r3_192_255_3_5_n_1),
        .DOC(lB_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r3_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r3_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_0_2_n_0),
        .DOB(lB_reg_r3_256_319_0_2_n_1),
        .DOC(lB_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_3_5_n_0),
        .DOB(lB_reg_r3_256_319_3_5_n_1),
        .DOC(lB_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r3_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r3_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_0_2_n_0),
        .DOB(lB_reg_r3_320_383_0_2_n_1),
        .DOC(lB_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_3_5_n_0),
        .DOB(lB_reg_r3_320_383_3_5_n_1),
        .DOC(lB_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r3_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r3_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_0_2_n_0),
        .DOB(lB_reg_r3_384_447_0_2_n_1),
        .DOC(lB_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_3_5_n_0),
        .DOB(lB_reg_r3_384_447_3_5_n_1),
        .DOC(lB_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r3_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r3_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_0_2_n_0),
        .DOB(lB_reg_r3_448_511_0_2_n_1),
        .DOC(lB_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_3_5_n_0),
        .DOB(lB_reg_r3_448_511_3_5_n_1),
        .DOC(lB_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r3_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r3_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_0_2_n_0),
        .DOB(lB_reg_r3_512_575_0_2_n_1),
        .DOC(lB_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_3_5_n_0),
        .DOB(lB_reg_r3_512_575_3_5_n_1),
        .DOC(lB_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r3_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r3_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_0_2_n_0),
        .DOB(lB_reg_r3_576_639_0_2_n_1),
        .DOC(lB_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_3_5_n_0),
        .DOB(lB_reg_r3_576_639_3_5_n_1),
        .DOC(lB_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r3_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r3_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_0_2_n_0),
        .DOB(lB_reg_r3_640_703_0_2_n_1),
        .DOC(lB_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_3_5_n_0),
        .DOB(lB_reg_r3_640_703_3_5_n_1),
        .DOC(lB_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r3_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r3_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [0]),
        .DIB(\mulData[0][7]_i_14_0 [1]),
        .DIC(\mulData[0][7]_i_14_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_0_2_n_0),
        .DOB(lB_reg_r3_64_127_0_2_n_1),
        .DOC(lB_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData[0][7]_i_14_0 [3]),
        .DIB(\mulData[0][7]_i_14_0 [4]),
        .DIC(\mulData[0][7]_i_14_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_3_5_n_0),
        .DOB(lB_reg_r3_64_127_3_5_n_1),
        .DOC(lB_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [6]),
        .DPO(lB_reg_r3_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/SC/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData[0][7]_i_14_0 [7]),
        .DPO(lB_reg_r3_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][0]_i_10 
       (.I0(\mulData[0][0]_i_22_n_0 ),
        .I1(\mulData[0][0]_i_23_n_0 ),
        .I2(\mulData[0][7]_i_34_n_0 ),
        .I3(\mulData[0][0]_i_24_n_0 ),
        .I4(\mulData[0][7]_i_36_n_0 ),
        .I5(\mulData[0][0]_i_25_n_0 ),
        .O(\mulData[0][0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][0]_i_11 
       (.I0(lB_reg_r3_512_575_0_2_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_0),
        .I3(\mulData[0][7]_i_36_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_0),
        .I5(\mulData[0][7]_i_34_n_0 ),
        .O(\mulData[0][0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_22 
       (.I0(lB_reg_r3_448_511_0_2_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_0),
        .O(\mulData[0][0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_23 
       (.I0(lB_reg_r3_320_383_0_2_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_0),
        .O(\mulData[0][0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_24 
       (.I0(lB_reg_r3_192_255_0_2_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_0),
        .O(\mulData[0][0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][0]_i_25 
       (.I0(lB_reg_r3_64_127_0_2_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_0),
        .O(\mulData[0][0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][1]_i_10 
       (.I0(\mulData[0][1]_i_22_n_0 ),
        .I1(\mulData[0][1]_i_23_n_0 ),
        .I2(\mulData[0][7]_i_34_n_0 ),
        .I3(\mulData[0][1]_i_24_n_0 ),
        .I4(\mulData[0][7]_i_36_n_0 ),
        .I5(\mulData[0][1]_i_25_n_0 ),
        .O(\mulData[0][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][1]_i_11 
       (.I0(lB_reg_r3_512_575_0_2_n_1),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_1),
        .I3(\mulData[0][7]_i_36_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_1),
        .I5(\mulData[0][7]_i_34_n_0 ),
        .O(\mulData[0][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_22 
       (.I0(lB_reg_r3_448_511_0_2_n_1),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_1),
        .O(\mulData[0][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_23 
       (.I0(lB_reg_r3_320_383_0_2_n_1),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_1),
        .O(\mulData[0][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_24 
       (.I0(lB_reg_r3_192_255_0_2_n_1),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_1),
        .O(\mulData[0][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][1]_i_25 
       (.I0(lB_reg_r3_64_127_0_2_n_1),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_1),
        .O(\mulData[0][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][2]_i_10 
       (.I0(\mulData[0][2]_i_22_n_0 ),
        .I1(\mulData[0][2]_i_23_n_0 ),
        .I2(\mulData[0][7]_i_34_n_0 ),
        .I3(\mulData[0][2]_i_24_n_0 ),
        .I4(\mulData[0][7]_i_36_n_0 ),
        .I5(\mulData[0][2]_i_25_n_0 ),
        .O(\mulData[0][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][2]_i_11 
       (.I0(lB_reg_r3_512_575_0_2_n_2),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_2),
        .I3(\mulData[0][7]_i_36_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_2),
        .I5(\mulData[0][7]_i_34_n_0 ),
        .O(\mulData[0][2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_22 
       (.I0(lB_reg_r3_448_511_0_2_n_2),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_2),
        .O(\mulData[0][2]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_23 
       (.I0(lB_reg_r3_320_383_0_2_n_2),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_2),
        .O(\mulData[0][2]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_24 
       (.I0(lB_reg_r3_192_255_0_2_n_2),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_2),
        .O(\mulData[0][2]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][2]_i_25 
       (.I0(lB_reg_r3_64_127_0_2_n_2),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_2),
        .O(\mulData[0][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][3]_i_10 
       (.I0(\mulData[0][3]_i_22_n_0 ),
        .I1(\mulData[0][3]_i_23_n_0 ),
        .I2(\mulData[0][7]_i_34_n_0 ),
        .I3(\mulData[0][3]_i_24_n_0 ),
        .I4(\mulData[0][7]_i_36_n_0 ),
        .I5(\mulData[0][3]_i_25_n_0 ),
        .O(\mulData[0][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][3]_i_11 
       (.I0(lB_reg_r3_512_575_3_5_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_0),
        .I3(\mulData[0][7]_i_36_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_0),
        .I5(\mulData[0][7]_i_34_n_0 ),
        .O(\mulData[0][3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_22 
       (.I0(lB_reg_r3_448_511_3_5_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_0),
        .O(\mulData[0][3]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_23 
       (.I0(lB_reg_r3_320_383_3_5_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_0),
        .O(\mulData[0][3]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_24 
       (.I0(lB_reg_r3_192_255_3_5_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_0),
        .O(\mulData[0][3]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][3]_i_25 
       (.I0(lB_reg_r3_64_127_3_5_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_0),
        .O(\mulData[0][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][4]_i_10 
       (.I0(\mulData[0][4]_i_22_n_0 ),
        .I1(\mulData[0][4]_i_23_n_0 ),
        .I2(\mulData[0][7]_i_34_n_0 ),
        .I3(\mulData[0][4]_i_24_n_0 ),
        .I4(\mulData[0][7]_i_36_n_0 ),
        .I5(\mulData[0][4]_i_25_n_0 ),
        .O(\mulData[0][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][4]_i_11 
       (.I0(lB_reg_r3_512_575_3_5_n_1),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_1),
        .I3(\mulData[0][7]_i_36_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_1),
        .I5(\mulData[0][7]_i_34_n_0 ),
        .O(\mulData[0][4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_22 
       (.I0(lB_reg_r3_448_511_3_5_n_1),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_1),
        .O(\mulData[0][4]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_23 
       (.I0(lB_reg_r3_320_383_3_5_n_1),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_1),
        .O(\mulData[0][4]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_24 
       (.I0(lB_reg_r3_192_255_3_5_n_1),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_1),
        .O(\mulData[0][4]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][4]_i_25 
       (.I0(lB_reg_r3_64_127_3_5_n_1),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_1),
        .O(\mulData[0][4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][5]_i_10 
       (.I0(\mulData[0][5]_i_22_n_0 ),
        .I1(\mulData[0][5]_i_23_n_0 ),
        .I2(\mulData[0][7]_i_34_n_0 ),
        .I3(\mulData[0][5]_i_24_n_0 ),
        .I4(\mulData[0][7]_i_36_n_0 ),
        .I5(\mulData[0][5]_i_25_n_0 ),
        .O(\mulData[0][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][5]_i_11 
       (.I0(lB_reg_r3_512_575_3_5_n_2),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_2),
        .I3(\mulData[0][7]_i_36_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_2),
        .I5(\mulData[0][7]_i_34_n_0 ),
        .O(\mulData[0][5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_22 
       (.I0(lB_reg_r3_448_511_3_5_n_2),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_2),
        .O(\mulData[0][5]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_23 
       (.I0(lB_reg_r3_320_383_3_5_n_2),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_2),
        .O(\mulData[0][5]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_24 
       (.I0(lB_reg_r3_192_255_3_5_n_2),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_2),
        .O(\mulData[0][5]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][5]_i_25 
       (.I0(lB_reg_r3_64_127_3_5_n_2),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_2),
        .O(\mulData[0][5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][6]_i_10 
       (.I0(\mulData[0][6]_i_22_n_0 ),
        .I1(\mulData[0][6]_i_23_n_0 ),
        .I2(\mulData[0][7]_i_34_n_0 ),
        .I3(\mulData[0][6]_i_24_n_0 ),
        .I4(\mulData[0][7]_i_36_n_0 ),
        .I5(\mulData[0][6]_i_25_n_0 ),
        .O(\mulData[0][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][6]_i_11 
       (.I0(lB_reg_r3_512_575_6_6_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_576_639_6_6_n_0),
        .I3(\mulData[0][7]_i_36_n_0 ),
        .I4(lB_reg_r3_640_703_6_6_n_0),
        .I5(\mulData[0][7]_i_34_n_0 ),
        .O(\mulData[0][6]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_22 
       (.I0(lB_reg_r3_448_511_6_6_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_384_447_6_6_n_0),
        .O(\mulData[0][6]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_23 
       (.I0(lB_reg_r3_320_383_6_6_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_256_319_6_6_n_0),
        .O(\mulData[0][6]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_24 
       (.I0(lB_reg_r3_192_255_6_6_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_128_191_6_6_n_0),
        .O(\mulData[0][6]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][6]_i_25 
       (.I0(lB_reg_r3_64_127_6_6_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_0_63_6_6_n_0),
        .O(\mulData[0][6]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hC6CC)) 
    \mulData[0][7]_i_12 
       (.I0(\rdPtr_reg_n_0_[8] ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\rdPtr[7]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[7] ),
        .O(\mulData[0][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[0][7]_i_13 
       (.I0(\mulData[0][7]_i_32_n_0 ),
        .I1(\mulData[0][7]_i_33_n_0 ),
        .I2(\mulData[0][7]_i_34_n_0 ),
        .I3(\mulData[0][7]_i_35_n_0 ),
        .I4(\mulData[0][7]_i_36_n_0 ),
        .I5(\mulData[0][7]_i_37_n_0 ),
        .O(\mulData[0][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[0][7]_i_14 
       (.I0(lB_reg_r3_512_575_7_7_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_576_639_7_7_n_0),
        .I3(\mulData[0][7]_i_36_n_0 ),
        .I4(lB_reg_r3_640_703_7_7_n_0),
        .I5(\mulData[0][7]_i_34_n_0 ),
        .O(\mulData[0][7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_32 
       (.I0(lB_reg_r3_448_511_7_7_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_384_447_7_7_n_0),
        .O(\mulData[0][7]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_33 
       (.I0(lB_reg_r3_320_383_7_7_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_256_319_7_7_n_0),
        .O(\mulData[0][7]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData[0][7]_i_34 
       (.I0(\rdPtr_reg_n_0_[7] ),
        .I1(\rdPtr[7]_i_2__2_n_0 ),
        .I2(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[0][7]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_35 
       (.I0(lB_reg_r3_192_255_7_7_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_128_191_7_7_n_0),
        .O(\mulData[0][7]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mulData[0][7]_i_36 
       (.I0(\rdPtr[7]_i_2__2_n_0 ),
        .I1(\rdPtr_reg_n_0_[7] ),
        .O(\mulData[0][7]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData[0][7]_i_37 
       (.I0(lB_reg_r3_64_127_7_7_n_0),
        .I1(\mulData[0][7]_i_38_n_0 ),
        .I2(lB_reg_r3_0_63_7_7_n_0),
        .O(\mulData[0][7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mulData[0][7]_i_38 
       (.I0(\rdPtr_reg_n_0_[5] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[6] ),
        .O(\mulData[0][7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][0]_i_12 
       (.I0(lB_reg_r1_512_575_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][0]_i_13 
       (.I0(lB_reg_r1_448_511_0_2_n_0),
        .I1(lB_reg_r1_384_447_0_2_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_0),
        .O(\mulData[2][0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][0]_i_14 
       (.I0(lB_reg_r1_192_255_0_2_n_0),
        .I1(lB_reg_r1_128_191_0_2_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_0),
        .O(\mulData[2][0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][0]_i_4 
       (.I0(\mulData[2][0]_i_12_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][0]_i_13_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][0]_i_14_n_0 ),
        .O(\rdPtr_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][1]_i_12 
       (.I0(lB_reg_r1_512_575_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_1),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_1),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][1]_i_13 
       (.I0(lB_reg_r1_448_511_0_2_n_1),
        .I1(lB_reg_r1_384_447_0_2_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_1),
        .O(\mulData[2][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][1]_i_14 
       (.I0(lB_reg_r1_192_255_0_2_n_1),
        .I1(lB_reg_r1_128_191_0_2_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_1),
        .O(\mulData[2][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][1]_i_4 
       (.I0(\mulData[2][1]_i_12_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][1]_i_13_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][1]_i_14_n_0 ),
        .O(\rdPtr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][2]_i_12 
       (.I0(lB_reg_r1_512_575_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_2),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_2),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][2]_i_13 
       (.I0(lB_reg_r1_448_511_0_2_n_2),
        .I1(lB_reg_r1_384_447_0_2_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_2),
        .O(\mulData[2][2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][2]_i_14 
       (.I0(lB_reg_r1_192_255_0_2_n_2),
        .I1(lB_reg_r1_128_191_0_2_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_2),
        .O(\mulData[2][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][2]_i_4 
       (.I0(\mulData[2][2]_i_12_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][2]_i_13_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][2]_i_14_n_0 ),
        .O(\rdPtr_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][3]_i_12 
       (.I0(lB_reg_r1_512_575_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][3]_i_13 
       (.I0(lB_reg_r1_448_511_3_5_n_0),
        .I1(lB_reg_r1_384_447_3_5_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_0),
        .O(\mulData[2][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][3]_i_14 
       (.I0(lB_reg_r1_192_255_3_5_n_0),
        .I1(lB_reg_r1_128_191_3_5_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_0),
        .O(\mulData[2][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][3]_i_4 
       (.I0(\mulData[2][3]_i_12_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][3]_i_13_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][3]_i_14_n_0 ),
        .O(\rdPtr_reg[9]_3 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][4]_i_12 
       (.I0(lB_reg_r1_512_575_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_1),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_1),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][4]_i_13 
       (.I0(lB_reg_r1_448_511_3_5_n_1),
        .I1(lB_reg_r1_384_447_3_5_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_1),
        .O(\mulData[2][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][4]_i_14 
       (.I0(lB_reg_r1_192_255_3_5_n_1),
        .I1(lB_reg_r1_128_191_3_5_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_1),
        .O(\mulData[2][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][4]_i_4 
       (.I0(\mulData[2][4]_i_12_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][4]_i_13_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][4]_i_14_n_0 ),
        .O(\rdPtr_reg[9]_4 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][5]_i_12 
       (.I0(lB_reg_r1_512_575_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_2),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_2),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][5]_i_13 
       (.I0(lB_reg_r1_448_511_3_5_n_2),
        .I1(lB_reg_r1_384_447_3_5_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_2),
        .O(\mulData[2][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][5]_i_14 
       (.I0(lB_reg_r1_192_255_3_5_n_2),
        .I1(lB_reg_r1_128_191_3_5_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_2),
        .O(\mulData[2][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][5]_i_4 
       (.I0(\mulData[2][5]_i_12_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][5]_i_13_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][5]_i_14_n_0 ),
        .O(\rdPtr_reg[9]_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][6]_i_12 
       (.I0(lB_reg_r1_512_575_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_6_6_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_6_6_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][6]_i_13 
       (.I0(lB_reg_r1_448_511_6_6_n_0),
        .I1(lB_reg_r1_384_447_6_6_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_6_6_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_6_6_n_0),
        .O(\mulData[2][6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][6]_i_14 
       (.I0(lB_reg_r1_192_255_6_6_n_0),
        .I1(lB_reg_r1_128_191_6_6_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_6_6_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_6_6_n_0),
        .O(\mulData[2][6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][6]_i_4 
       (.I0(\mulData[2][6]_i_12_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][6]_i_13_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][6]_i_14_n_0 ),
        .O(\rdPtr_reg[9]_6 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[2][7]_i_12 
       (.I0(lB_reg_r1_512_575_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_7_7_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_7_7_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData[2][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][7]_i_13 
       (.I0(lB_reg_r1_448_511_7_7_n_0),
        .I1(lB_reg_r1_384_447_7_7_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_7_7_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_7_7_n_0),
        .O(\mulData[2][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[2][7]_i_14 
       (.I0(lB_reg_r1_192_255_7_7_n_0),
        .I1(lB_reg_r1_128_191_7_7_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_7_7_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_7_7_n_0),
        .O(\mulData[2][7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData[2][7]_i_4 
       (.I0(\mulData[2][7]_i_12_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData[2][7]_i_13_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData[2][7]_i_14_n_0 ),
        .O(\rdPtr_reg[9]_7 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[6][0]_i_1 
       (.I0(\rdPtr_reg[8]_0 ),
        .I1(\mulData_reg[6][0] ),
        .I2(\mulData_reg[6][0]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[0]),
        .O(\currentRdLineBuffer_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[6][1]_i_1 
       (.I0(\rdPtr_reg[8]_1 ),
        .I1(\mulData_reg[6][1] ),
        .I2(\mulData_reg[6][1]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[1]),
        .O(\currentRdLineBuffer_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[6][2]_i_1 
       (.I0(\rdPtr_reg[8]_2 ),
        .I1(\mulData_reg[6][2] ),
        .I2(\mulData_reg[6][2]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[2]),
        .O(\currentRdLineBuffer_reg[1]_1 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[6][3]_i_1 
       (.I0(\rdPtr_reg[8]_3 ),
        .I1(\mulData_reg[6][3] ),
        .I2(\mulData_reg[6][3]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[3]),
        .O(\currentRdLineBuffer_reg[1]_1 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[6][4]_i_1 
       (.I0(\rdPtr_reg[8]_4 ),
        .I1(\mulData_reg[6][4] ),
        .I2(\mulData_reg[6][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[4]),
        .O(\currentRdLineBuffer_reg[1]_1 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[6][5]_i_1 
       (.I0(\rdPtr_reg[8]_5 ),
        .I1(\mulData_reg[6][5] ),
        .I2(\mulData_reg[6][5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[5]),
        .O(\currentRdLineBuffer_reg[1]_1 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[6][6]_i_1 
       (.I0(\rdPtr_reg[8]_6 ),
        .I1(\mulData_reg[6][6] ),
        .I2(\mulData_reg[6][6]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[6]),
        .O(\currentRdLineBuffer_reg[1]_1 [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[6][7]_i_1 
       (.I0(\rdPtr_reg[8]_7 ),
        .I1(\mulData_reg[6][7] ),
        .I2(\mulData_reg[6][7]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[7]),
        .O(\currentRdLineBuffer_reg[1]_1 [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[7][1]_i_1 
       (.I0(\rdPtr_reg[0]_0 ),
        .I1(\mulData_reg[7][1] ),
        .I2(\mulData_reg[7][1]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[0]),
        .O(\currentRdLineBuffer_reg[1]_0 [0]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_14 
       (.I0(lB_reg_r2_448_511_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_0),
        .O(\mulData[7][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_15 
       (.I0(lB_reg_r2_320_383_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_0),
        .O(\mulData[7][1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_16 
       (.I0(lB_reg_r2_192_255_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_0),
        .O(\mulData[7][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][1]_i_17 
       (.I0(lB_reg_r2_64_127_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_0),
        .O(\mulData[7][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][1]_i_6 
       (.I0(\mulData[7][1]_i_14_n_0 ),
        .I1(\mulData[7][1]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData[7][1]_i_16_n_0 ),
        .I4(\mulData[7][8]_i_21_n_0 ),
        .I5(\mulData[7][1]_i_17_n_0 ),
        .O(\mulData[7][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][1]_i_7 
       (.I0(lB_reg_r2_512_575_0_2_n_0),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_0),
        .I3(\mulData[7][8]_i_21_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_0),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData[7][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[7][2]_i_1 
       (.I0(\rdPtr_reg[0]_1 ),
        .I1(\mulData_reg[7][2] ),
        .I2(\mulData_reg[7][2]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[1]),
        .O(\currentRdLineBuffer_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_14 
       (.I0(lB_reg_r2_448_511_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_1),
        .O(\mulData[7][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_15 
       (.I0(lB_reg_r2_320_383_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_1),
        .O(\mulData[7][2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_16 
       (.I0(lB_reg_r2_192_255_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_1),
        .O(\mulData[7][2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][2]_i_17 
       (.I0(lB_reg_r2_64_127_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_1),
        .O(\mulData[7][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][2]_i_6 
       (.I0(\mulData[7][2]_i_14_n_0 ),
        .I1(\mulData[7][2]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData[7][2]_i_16_n_0 ),
        .I4(\mulData[7][8]_i_21_n_0 ),
        .I5(\mulData[7][2]_i_17_n_0 ),
        .O(\mulData[7][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][2]_i_7 
       (.I0(lB_reg_r2_512_575_0_2_n_1),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_1),
        .I3(\mulData[7][8]_i_21_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_1),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData[7][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[7][3]_i_1 
       (.I0(\rdPtr_reg[0]_2 ),
        .I1(\mulData_reg[7][3] ),
        .I2(\mulData_reg[7][3]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[2]),
        .O(\currentRdLineBuffer_reg[1]_0 [2]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_14 
       (.I0(lB_reg_r2_448_511_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_2),
        .O(\mulData[7][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_15 
       (.I0(lB_reg_r2_320_383_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_2),
        .O(\mulData[7][3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_16 
       (.I0(lB_reg_r2_192_255_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_2),
        .O(\mulData[7][3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][3]_i_17 
       (.I0(lB_reg_r2_64_127_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_2),
        .O(\mulData[7][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][3]_i_6 
       (.I0(\mulData[7][3]_i_14_n_0 ),
        .I1(\mulData[7][3]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData[7][3]_i_16_n_0 ),
        .I4(\mulData[7][8]_i_21_n_0 ),
        .I5(\mulData[7][3]_i_17_n_0 ),
        .O(\mulData[7][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][3]_i_7 
       (.I0(lB_reg_r2_512_575_0_2_n_2),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_2),
        .I3(\mulData[7][8]_i_21_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_2),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData[7][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[7][4]_i_1 
       (.I0(\rdPtr_reg[0]_3 ),
        .I1(\mulData_reg[7][4] ),
        .I2(\mulData_reg[7][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[3]),
        .O(\currentRdLineBuffer_reg[1]_0 [3]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_14 
       (.I0(lB_reg_r2_448_511_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_0),
        .O(\mulData[7][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_15 
       (.I0(lB_reg_r2_320_383_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_0),
        .O(\mulData[7][4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_16 
       (.I0(lB_reg_r2_192_255_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_0),
        .O(\mulData[7][4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][4]_i_17 
       (.I0(lB_reg_r2_64_127_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_0),
        .O(\mulData[7][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][4]_i_6 
       (.I0(\mulData[7][4]_i_14_n_0 ),
        .I1(\mulData[7][4]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData[7][4]_i_16_n_0 ),
        .I4(\mulData[7][8]_i_21_n_0 ),
        .I5(\mulData[7][4]_i_17_n_0 ),
        .O(\mulData[7][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][4]_i_7 
       (.I0(lB_reg_r2_512_575_3_5_n_0),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_0),
        .I3(\mulData[7][8]_i_21_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_0),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData[7][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[7][5]_i_1 
       (.I0(\rdPtr_reg[0]_4 ),
        .I1(\mulData_reg[7][5] ),
        .I2(\mulData_reg[7][5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[4]),
        .O(\currentRdLineBuffer_reg[1]_0 [4]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_14 
       (.I0(lB_reg_r2_448_511_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_1),
        .O(\mulData[7][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_15 
       (.I0(lB_reg_r2_320_383_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_1),
        .O(\mulData[7][5]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_16 
       (.I0(lB_reg_r2_192_255_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_1),
        .O(\mulData[7][5]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][5]_i_17 
       (.I0(lB_reg_r2_64_127_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_1),
        .O(\mulData[7][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][5]_i_6 
       (.I0(\mulData[7][5]_i_14_n_0 ),
        .I1(\mulData[7][5]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData[7][5]_i_16_n_0 ),
        .I4(\mulData[7][8]_i_21_n_0 ),
        .I5(\mulData[7][5]_i_17_n_0 ),
        .O(\mulData[7][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][5]_i_7 
       (.I0(lB_reg_r2_512_575_3_5_n_1),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_1),
        .I3(\mulData[7][8]_i_21_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_1),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData[7][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[7][6]_i_1 
       (.I0(\rdPtr_reg[0]_5 ),
        .I1(\mulData_reg[7][6] ),
        .I2(\mulData_reg[7][6]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[5]),
        .O(\currentRdLineBuffer_reg[1]_0 [5]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_14 
       (.I0(lB_reg_r2_448_511_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_2),
        .O(\mulData[7][6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_15 
       (.I0(lB_reg_r2_320_383_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_2),
        .O(\mulData[7][6]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_16 
       (.I0(lB_reg_r2_192_255_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_2),
        .O(\mulData[7][6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][6]_i_17 
       (.I0(lB_reg_r2_64_127_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_2),
        .O(\mulData[7][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][6]_i_6 
       (.I0(\mulData[7][6]_i_14_n_0 ),
        .I1(\mulData[7][6]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData[7][6]_i_16_n_0 ),
        .I4(\mulData[7][8]_i_21_n_0 ),
        .I5(\mulData[7][6]_i_17_n_0 ),
        .O(\mulData[7][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][6]_i_7 
       (.I0(lB_reg_r2_512_575_3_5_n_2),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_2),
        .I3(\mulData[7][8]_i_21_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_2),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData[7][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[7][7]_i_1 
       (.I0(\rdPtr_reg[0]_6 ),
        .I1(\mulData_reg[7][7] ),
        .I2(\mulData_reg[7][7]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[6]),
        .O(\currentRdLineBuffer_reg[1]_0 [6]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_14 
       (.I0(lB_reg_r2_448_511_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_6_6_n_0),
        .O(\mulData[7][7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_15 
       (.I0(lB_reg_r2_320_383_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_6_6_n_0),
        .O(\mulData[7][7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_16 
       (.I0(lB_reg_r2_192_255_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_6_6_n_0),
        .O(\mulData[7][7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][7]_i_17 
       (.I0(lB_reg_r2_64_127_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_6_6_n_0),
        .O(\mulData[7][7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][7]_i_6 
       (.I0(\mulData[7][7]_i_14_n_0 ),
        .I1(\mulData[7][7]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData[7][7]_i_16_n_0 ),
        .I4(\mulData[7][8]_i_21_n_0 ),
        .I5(\mulData[7][7]_i_17_n_0 ),
        .O(\mulData[7][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][7]_i_7 
       (.I0(lB_reg_r2_512_575_6_6_n_0),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_6_6_n_0),
        .I3(\mulData[7][8]_i_21_n_0 ),
        .I4(lB_reg_r2_640_703_6_6_n_0),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData[7][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[7][8]_i_1 
       (.I0(\rdPtr_reg[0]_7 ),
        .I1(\mulData_reg[7][8] ),
        .I2(\mulData_reg[7][8]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[7]),
        .O(\currentRdLineBuffer_reg[1]_0 [7]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_18 
       (.I0(lB_reg_r2_448_511_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_7_7_n_0),
        .O(\mulData[7][8]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_19 
       (.I0(lB_reg_r2_320_383_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_7_7_n_0),
        .O(\mulData[7][8]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_20 
       (.I0(lB_reg_r2_192_255_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_7_7_n_0),
        .O(\mulData[7][8]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData[7][8]_i_21 
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr[7]_i_2__2_n_0 ),
        .I2(\rdPtr_reg_n_0_[7] ),
        .O(\mulData[7][8]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData[7][8]_i_22 
       (.I0(lB_reg_r2_64_127_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_7_7_n_0),
        .O(\mulData[7][8]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    \mulData[7][8]_i_6 
       (.I0(\rdPtr[7]_i_2__2_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[8] ),
        .I3(\rdPtr_reg_n_0_[9] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(\mulData[7][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData[7][8]_i_7 
       (.I0(\mulData[7][8]_i_18_n_0 ),
        .I1(\mulData[7][8]_i_19_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData[7][8]_i_20_n_0 ),
        .I4(\mulData[7][8]_i_21_n_0 ),
        .I5(\mulData[7][8]_i_22_n_0 ),
        .O(\mulData[7][8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData[7][8]_i_8 
       (.I0(lB_reg_r2_512_575_7_7_n_0),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_7_7_n_0),
        .I3(\mulData[7][8]_i_21_n_0 ),
        .I4(lB_reg_r2_640_703_7_7_n_0),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData[7][8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[8][0]_i_1 
       (.I0(\rdPtr_reg[9]_0 ),
        .I1(\mulData_reg[8][0] ),
        .I2(\mulData_reg[8][0]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0[0]),
        .O(\currentRdLineBuffer_reg[1] [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[8][1]_i_1 
       (.I0(\rdPtr_reg[9]_1 ),
        .I1(\mulData_reg[8][1] ),
        .I2(\mulData_reg[8][1]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0[1]),
        .O(\currentRdLineBuffer_reg[1] [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[8][2]_i_1 
       (.I0(\rdPtr_reg[9]_2 ),
        .I1(\mulData_reg[8][2] ),
        .I2(\mulData_reg[8][2]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0[2]),
        .O(\currentRdLineBuffer_reg[1] [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[8][3]_i_1 
       (.I0(\rdPtr_reg[9]_3 ),
        .I1(\mulData_reg[8][3] ),
        .I2(\mulData_reg[8][3]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0[3]),
        .O(\currentRdLineBuffer_reg[1] [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[8][4]_i_1 
       (.I0(\rdPtr_reg[9]_4 ),
        .I1(\mulData_reg[8][4] ),
        .I2(\mulData_reg[8][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0[4]),
        .O(\currentRdLineBuffer_reg[1] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[8][5]_i_1 
       (.I0(\rdPtr_reg[9]_5 ),
        .I1(\mulData_reg[8][5] ),
        .I2(\mulData_reg[8][5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0[5]),
        .O(\currentRdLineBuffer_reg[1] [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[8][6]_i_1 
       (.I0(\rdPtr_reg[9]_6 ),
        .I1(\mulData_reg[8][6] ),
        .I2(\mulData_reg[8][6]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0[6]),
        .O(\currentRdLineBuffer_reg[1] [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \mulData[8][7]_i_1 
       (.I0(\rdPtr_reg[9]_7 ),
        .I1(\mulData_reg[8][7] ),
        .I2(\mulData_reg[8][7]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0[7]),
        .O(\currentRdLineBuffer_reg[1] [7]));
  MUXF7 \mulData_reg[0][0]_i_4 
       (.I0(\mulData[0][0]_i_10_n_0 ),
        .I1(\mulData[0][0]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_0 ),
        .S(\mulData[0][7]_i_12_n_0 ));
  MUXF7 \mulData_reg[0][1]_i_4 
       (.I0(\mulData[0][1]_i_10_n_0 ),
        .I1(\mulData[0][1]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_1 ),
        .S(\mulData[0][7]_i_12_n_0 ));
  MUXF7 \mulData_reg[0][2]_i_4 
       (.I0(\mulData[0][2]_i_10_n_0 ),
        .I1(\mulData[0][2]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_2 ),
        .S(\mulData[0][7]_i_12_n_0 ));
  MUXF7 \mulData_reg[0][3]_i_4 
       (.I0(\mulData[0][3]_i_10_n_0 ),
        .I1(\mulData[0][3]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_3 ),
        .S(\mulData[0][7]_i_12_n_0 ));
  MUXF7 \mulData_reg[0][4]_i_4 
       (.I0(\mulData[0][4]_i_10_n_0 ),
        .I1(\mulData[0][4]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_4 ),
        .S(\mulData[0][7]_i_12_n_0 ));
  MUXF7 \mulData_reg[0][5]_i_4 
       (.I0(\mulData[0][5]_i_10_n_0 ),
        .I1(\mulData[0][5]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_5 ),
        .S(\mulData[0][7]_i_12_n_0 ));
  MUXF7 \mulData_reg[0][6]_i_4 
       (.I0(\mulData[0][6]_i_10_n_0 ),
        .I1(\mulData[0][6]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_6 ),
        .S(\mulData[0][7]_i_12_n_0 ));
  MUXF7 \mulData_reg[0][7]_i_4 
       (.I0(\mulData[0][7]_i_13_n_0 ),
        .I1(\mulData[0][7]_i_14_n_0 ),
        .O(\rdPtr_reg[8]_7 ),
        .S(\mulData[0][7]_i_12_n_0 ));
  MUXF7 \mulData_reg[7][1]_i_2 
       (.I0(\mulData[7][1]_i_6_n_0 ),
        .I1(\mulData[7][1]_i_7_n_0 ),
        .O(\rdPtr_reg[0]_0 ),
        .S(\mulData[7][8]_i_6_n_0 ));
  MUXF7 \mulData_reg[7][2]_i_2 
       (.I0(\mulData[7][2]_i_6_n_0 ),
        .I1(\mulData[7][2]_i_7_n_0 ),
        .O(\rdPtr_reg[0]_1 ),
        .S(\mulData[7][8]_i_6_n_0 ));
  MUXF7 \mulData_reg[7][3]_i_2 
       (.I0(\mulData[7][3]_i_6_n_0 ),
        .I1(\mulData[7][3]_i_7_n_0 ),
        .O(\rdPtr_reg[0]_2 ),
        .S(\mulData[7][8]_i_6_n_0 ));
  MUXF7 \mulData_reg[7][4]_i_2 
       (.I0(\mulData[7][4]_i_6_n_0 ),
        .I1(\mulData[7][4]_i_7_n_0 ),
        .O(\rdPtr_reg[0]_3 ),
        .S(\mulData[7][8]_i_6_n_0 ));
  MUXF7 \mulData_reg[7][5]_i_2 
       (.I0(\mulData[7][5]_i_6_n_0 ),
        .I1(\mulData[7][5]_i_7_n_0 ),
        .O(\rdPtr_reg[0]_4 ),
        .S(\mulData[7][8]_i_6_n_0 ));
  MUXF7 \mulData_reg[7][6]_i_2 
       (.I0(\mulData[7][6]_i_6_n_0 ),
        .I1(\mulData[7][6]_i_7_n_0 ),
        .O(\rdPtr_reg[0]_5 ),
        .S(\mulData[7][8]_i_6_n_0 ));
  MUXF7 \mulData_reg[7][7]_i_2 
       (.I0(\mulData[7][7]_i_6_n_0 ),
        .I1(\mulData[7][7]_i_7_n_0 ),
        .O(\rdPtr_reg[0]_6 ),
        .S(\mulData[7][8]_i_6_n_0 ));
  MUXF7 \mulData_reg[7][8]_i_2 
       (.I0(\mulData[7][8]_i_7_n_0 ),
        .I1(\mulData[7][8]_i_8_n_0 ),
        .O(\rdPtr_reg[0]_7 ),
        .S(\mulData[7][8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \rdPtr[5]_i_1__1 
       (.I0(currentRdLineBuffer[0]),
        .I1(E),
        .I2(currentRdLineBuffer[1]),
        .O(lineBuffReadData));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPtr[6]_i_1__2 
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr[6]_i_2__2_n_0 ),
        .I2(\rdPtr_reg_n_0_[6] ),
        .O(\rdPtr[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPtr[6]_i_2__2 
       (.I0(\rdPtr_reg_n_0_[4] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[5] ),
        .O(\rdPtr[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hBBBB4404)) 
    \rdPtr[7]_i_1__2 
       (.I0(\rdPtr[7]_i_2__2_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[9] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(rdPtr__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPtr[7]_i_2__2 
       (.I0(\rdPtr_reg_n_0_[5] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[6] ),
        .O(\rdPtr[7]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPtr[8]_i_1__2 
       (.I0(\rdPtr_reg_n_0_[7] ),
        .I1(\rdPtr[7]_i_2__2_n_0 ),
        .I2(\rdPtr_reg_n_0_[0] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .O(\rdPtr[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hB4F0F0B0)) 
    \rdPtr[9]_i_1__2 
       (.I0(\rdPtr[7]_i_2__2_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[9] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(rdPtr__0[9]));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg_n_0_[0] ),
        .R(SR));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg[0]_rep_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[1]),
        .Q(\rdPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[2]),
        .Q(\rdPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[3]),
        .Q(\rdPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[4]),
        .Q(\rdPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[5]),
        .Q(\rdPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(\rdPtr[6]_i_1__2_n_0 ),
        .Q(\rdPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[7]),
        .Q(\rdPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(\rdPtr[8]_i_1__2_n_0 ),
        .Q(\rdPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[9]),
        .Q(\rdPtr_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPtr[0]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .O(wrPtr[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \wrPtr[10]_i_1 
       (.I0(out_tvalid),
        .I1(currentWrLineBuffer[1]),
        .I2(currentWrLineBuffer[0]),
        .O(lineBuffDataValid));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPtr[10]_i_2__2 
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr[10]_i_3__2_n_0 ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(\wrPtr_reg_n_0_[10] ),
        .O(wrPtr[10]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPtr[10]_i_3__2 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2__2_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(\wrPtr[10]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPtr[1]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(wrPtr[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPtr[2]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[1] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[2] ),
        .O(wrPtr[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPtr[3]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[2] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[1] ),
        .I3(\wrPtr_reg_n_0_[3] ),
        .O(wrPtr[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPtr[4]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[3] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .O(wrPtr[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPtr[5]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[4] ),
        .I1(\wrPtr_reg_n_0_[2] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[1] ),
        .I4(\wrPtr_reg_n_0_[3] ),
        .I5(\wrPtr_reg_n_0_[5] ),
        .O(wrPtr[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPtr[6]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2__2_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(wrPtr[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPtr[6]_i_2__2 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(\wrPtr[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPtr[7]_i_1__2 
       (.I0(\wrPtr[10]_i_3__2_n_0 ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[7] ),
        .O(wrPtr[7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPtr[8]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[7] ),
        .I1(\wrPtr[10]_i_3__2_n_0 ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPtr[9]_i_1__2 
       (.I0(\wrPtr[10]_i_3__2_n_0 ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[9] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[9]));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[0]),
        .Q(\wrPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[10] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[10]),
        .Q(\wrPtr_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[1]),
        .Q(\wrPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[2]),
        .Q(\wrPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[3]),
        .Q(\wrPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[4]),
        .Q(\wrPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[5]),
        .Q(\wrPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[6]),
        .Q(\wrPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[7]),
        .Q(\wrPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[8]),
        .Q(\wrPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[9]),
        .Q(\wrPtr_reg_n_0_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2gray
   (out_tvalid,
    \m_axis_tdata_reg[23] ,
    \m_axis_tdata_reg[23]_0 ,
    \m_axis_tdata_reg[23]_1 ,
    \m_axis_tdata_reg[21] ,
    O,
    \m_axis_tdata_reg[7] ,
    CO,
    \m_axis_tdata_reg[7]_0 ,
    \m_axis_tdata_reg[13] ,
    \m_axis_tdata_reg[15] ,
    \m_axis_tdata_reg[15]_0 ,
    \grayPixel_reg[7]_0 ,
    E,
    s_axi_aclk,
    Q,
    grayPixel0_carry_i_3_0,
    multOp__25_carry_0,
    grayPixel0_carry__0_i_2_0,
    grayPixel0_carry__0_i_2_1,
    grayPixel0_carry__1_i_2_0,
    grayPixel0_carry__1_i_2_1,
    grayPixel0_carry_0,
    i___24_carry_i_1,
    grayPixel0_carry_1,
    S,
    grayPixel0_carry__0_0,
    grayPixel0_carry__0_1,
    grayPixel0_carry__1_0,
    grayPixel0_carry__1_1,
    grayPixel0__41_carry_0,
    \multOp_inferred__1/i___27_carry_0 ,
    i___27_carry__0_i_5,
    \grayPixel_reg[4]_0 ,
    \grayPixel_reg[4]_1 ,
    DI,
    \grayPixel_reg[7]_1 ,
    grayPixel0__41_carry__2_i_1_0,
    grayPixel0__41_carry_i_4_0,
    grayPixel0__41_carry__1_i_1_0);
  output out_tvalid;
  output [2:0]\m_axis_tdata_reg[23] ;
  output [0:0]\m_axis_tdata_reg[23]_0 ;
  output [0:0]\m_axis_tdata_reg[23]_1 ;
  output [0:0]\m_axis_tdata_reg[21] ;
  output [1:0]O;
  output [3:0]\m_axis_tdata_reg[7] ;
  output [0:0]CO;
  output [0:0]\m_axis_tdata_reg[7]_0 ;
  output [1:0]\m_axis_tdata_reg[13] ;
  output [0:0]\m_axis_tdata_reg[15] ;
  output [1:0]\m_axis_tdata_reg[15]_0 ;
  output [7:0]\grayPixel_reg[7]_0 ;
  input [0:0]E;
  input s_axi_aclk;
  input [23:0]Q;
  input [2:0]grayPixel0_carry_i_3_0;
  input [2:0]multOp__25_carry_0;
  input [2:0]grayPixel0_carry__0_i_2_0;
  input [3:0]grayPixel0_carry__0_i_2_1;
  input [0:0]grayPixel0_carry__1_i_2_0;
  input [1:0]grayPixel0_carry__1_i_2_1;
  input [2:0]grayPixel0_carry_0;
  input [2:0]i___24_carry_i_1;
  input [1:0]grayPixel0_carry_1;
  input [3:0]S;
  input [3:0]grayPixel0_carry__0_0;
  input [3:0]grayPixel0_carry__0_1;
  input [0:0]grayPixel0_carry__1_0;
  input [1:0]grayPixel0_carry__1_1;
  input [2:0]grayPixel0__41_carry_0;
  input [3:0]\multOp_inferred__1/i___27_carry_0 ;
  input [1:0]i___27_carry__0_i_5;
  input [2:0]\grayPixel_reg[4]_0 ;
  input [3:0]\grayPixel_reg[4]_1 ;
  input [3:0]DI;
  input [3:0]\grayPixel_reg[7]_1 ;
  input [0:0]grayPixel0__41_carry__2_i_1_0;
  input [0:0]grayPixel0__41_carry_i_4_0;
  input [0:0]grayPixel0__41_carry__1_i_1_0;

  wire [0:0]CO;
  wire [14:1]C__0;
  wire [3:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [23:0]Q;
  wire [3:0]S;
  wire [2:0]grayPixel0__41_carry_0;
  wire grayPixel0__41_carry__0_i_1_n_0;
  wire grayPixel0__41_carry__0_i_2_n_0;
  wire grayPixel0__41_carry__0_i_3_n_0;
  wire grayPixel0__41_carry__0_i_4_n_0;
  wire grayPixel0__41_carry__0_n_0;
  wire grayPixel0__41_carry__0_n_1;
  wire grayPixel0__41_carry__0_n_2;
  wire grayPixel0__41_carry__0_n_3;
  wire [0:0]grayPixel0__41_carry__1_i_1_0;
  wire grayPixel0__41_carry__1_i_1_n_0;
  wire grayPixel0__41_carry__1_i_2_n_0;
  wire grayPixel0__41_carry__1_i_3_n_0;
  wire grayPixel0__41_carry__1_i_4_n_0;
  wire grayPixel0__41_carry__1_n_0;
  wire grayPixel0__41_carry__1_n_1;
  wire grayPixel0__41_carry__1_n_2;
  wire grayPixel0__41_carry__1_n_3;
  wire [0:0]grayPixel0__41_carry__2_i_1_0;
  wire grayPixel0__41_carry__2_i_1_n_0;
  wire grayPixel0__41_carry__2_i_2_n_0;
  wire grayPixel0__41_carry__2_i_3_n_0;
  wire grayPixel0__41_carry__2_n_2;
  wire grayPixel0__41_carry__2_n_3;
  wire grayPixel0__41_carry_i_1_n_0;
  wire grayPixel0__41_carry_i_2_n_0;
  wire grayPixel0__41_carry_i_3_n_0;
  wire [0:0]grayPixel0__41_carry_i_4_0;
  wire grayPixel0__41_carry_i_4_n_0;
  wire grayPixel0__41_carry_n_0;
  wire grayPixel0__41_carry_n_1;
  wire grayPixel0__41_carry_n_2;
  wire grayPixel0__41_carry_n_3;
  wire [2:0]grayPixel0_carry_0;
  wire [1:0]grayPixel0_carry_1;
  wire [3:0]grayPixel0_carry__0_0;
  wire [3:0]grayPixel0_carry__0_1;
  wire grayPixel0_carry__0_i_1_n_0;
  wire [2:0]grayPixel0_carry__0_i_2_0;
  wire [3:0]grayPixel0_carry__0_i_2_1;
  wire grayPixel0_carry__0_i_2_n_0;
  wire grayPixel0_carry__0_i_3_n_0;
  wire grayPixel0_carry__0_i_4_n_0;
  wire grayPixel0_carry__0_n_0;
  wire grayPixel0_carry__0_n_1;
  wire grayPixel0_carry__0_n_2;
  wire grayPixel0_carry__0_n_3;
  wire [0:0]grayPixel0_carry__1_0;
  wire [1:0]grayPixel0_carry__1_1;
  wire grayPixel0_carry__1_i_1_n_0;
  wire [0:0]grayPixel0_carry__1_i_2_0;
  wire [1:0]grayPixel0_carry__1_i_2_1;
  wire grayPixel0_carry__1_i_2_n_0;
  wire grayPixel0_carry__1_i_3_n_0;
  wire grayPixel0_carry__1_i_4_n_0;
  wire grayPixel0_carry__1_n_0;
  wire grayPixel0_carry__1_n_1;
  wire grayPixel0_carry__1_n_2;
  wire grayPixel0_carry__1_n_3;
  wire grayPixel0_carry__2_i_2_n_0;
  wire grayPixel0_carry__2_n_0;
  wire grayPixel0_carry__2_n_2;
  wire grayPixel0_carry__2_n_3;
  wire grayPixel0_carry_i_1_n_0;
  wire grayPixel0_carry_i_2_n_0;
  wire [2:0]grayPixel0_carry_i_3_0;
  wire grayPixel0_carry_i_3_n_0;
  wire grayPixel0_carry_n_0;
  wire grayPixel0_carry_n_1;
  wire grayPixel0_carry_n_2;
  wire grayPixel0_carry_n_3;
  wire [2:0]\grayPixel_reg[4]_0 ;
  wire [3:0]\grayPixel_reg[4]_1 ;
  wire [7:0]\grayPixel_reg[7]_0 ;
  wire [3:0]\grayPixel_reg[7]_1 ;
  wire [2:0]i___24_carry_i_1;
  wire i___24_carry_i_3_n_0;
  wire [1:0]i___27_carry__0_i_5;
  wire i___27_carry_i_1_n_0;
  wire i___27_carry_i_2_n_0;
  wire i___27_carry_i_3_n_0;
  wire [1:0]\m_axis_tdata_reg[13] ;
  wire [0:0]\m_axis_tdata_reg[15] ;
  wire [1:0]\m_axis_tdata_reg[15]_0 ;
  wire [0:0]\m_axis_tdata_reg[21] ;
  wire [2:0]\m_axis_tdata_reg[23] ;
  wire [0:0]\m_axis_tdata_reg[23]_0 ;
  wire [0:0]\m_axis_tdata_reg[23]_1 ;
  wire [3:0]\m_axis_tdata_reg[7] ;
  wire [0:0]\m_axis_tdata_reg[7]_0 ;
  wire [15:1]multOp;
  wire [2:0]multOp__25_carry_0;
  wire multOp__25_carry__0_n_0;
  wire multOp__25_carry__0_n_1;
  wire multOp__25_carry__0_n_2;
  wire multOp__25_carry__0_n_3;
  wire multOp__25_carry__0_n_4;
  wire multOp__25_carry__0_n_5;
  wire multOp__25_carry__0_n_6;
  wire multOp__25_carry__0_n_7;
  wire multOp__25_carry__1_n_1;
  wire multOp__25_carry__1_n_2;
  wire multOp__25_carry__1_n_3;
  wire multOp__25_carry__1_n_4;
  wire multOp__25_carry__1_n_5;
  wire multOp__25_carry__1_n_6;
  wire multOp__25_carry__1_n_7;
  wire multOp__25_carry_i_1_n_0;
  wire multOp__25_carry_i_2_n_0;
  wire multOp__25_carry_i_3_n_0;
  wire multOp__25_carry_n_0;
  wire multOp__25_carry_n_1;
  wire multOp__25_carry_n_2;
  wire multOp__25_carry_n_3;
  wire multOp__25_carry_n_4;
  wire multOp__25_carry_n_5;
  wire multOp__25_carry_n_6;
  wire multOp__25_carry_n_7;
  wire multOp_carry__0_n_0;
  wire multOp_carry__0_n_1;
  wire multOp_carry__0_n_2;
  wire multOp_carry__0_n_3;
  wire multOp_carry__0_n_7;
  wire multOp_carry_n_0;
  wire multOp_carry_n_1;
  wire multOp_carry_n_2;
  wire multOp_carry_n_3;
  wire multOp_carry_n_4;
  wire multOp_carry_n_5;
  wire multOp_carry_n_6;
  wire multOp_carry_n_7;
  wire \multOp_inferred__0/i___24_carry__0_n_0 ;
  wire \multOp_inferred__0/i___24_carry__0_n_1 ;
  wire \multOp_inferred__0/i___24_carry__0_n_2 ;
  wire \multOp_inferred__0/i___24_carry__0_n_3 ;
  wire \multOp_inferred__0/i___24_carry__0_n_4 ;
  wire \multOp_inferred__0/i___24_carry__0_n_5 ;
  wire \multOp_inferred__0/i___24_carry__0_n_6 ;
  wire \multOp_inferred__0/i___24_carry__0_n_7 ;
  wire \multOp_inferred__0/i___24_carry__1_n_3 ;
  wire \multOp_inferred__0/i___24_carry__1_n_6 ;
  wire \multOp_inferred__0/i___24_carry__1_n_7 ;
  wire \multOp_inferred__0/i___24_carry_n_0 ;
  wire \multOp_inferred__0/i___24_carry_n_1 ;
  wire \multOp_inferred__0/i___24_carry_n_2 ;
  wire \multOp_inferred__0/i___24_carry_n_3 ;
  wire \multOp_inferred__0/i___24_carry_n_4 ;
  wire \multOp_inferred__0/i___24_carry_n_5 ;
  wire \multOp_inferred__0/i___24_carry_n_6 ;
  wire \multOp_inferred__0/i___24_carry_n_7 ;
  wire \multOp_inferred__0/i__carry__0_n_0 ;
  wire \multOp_inferred__0/i__carry__0_n_1 ;
  wire \multOp_inferred__0/i__carry__0_n_2 ;
  wire \multOp_inferred__0/i__carry__0_n_3 ;
  wire \multOp_inferred__0/i__carry_n_0 ;
  wire \multOp_inferred__0/i__carry_n_1 ;
  wire \multOp_inferred__0/i__carry_n_2 ;
  wire \multOp_inferred__0/i__carry_n_3 ;
  wire \multOp_inferred__0/i__carry_n_6 ;
  wire \multOp_inferred__0/i__carry_n_7 ;
  wire [3:0]\multOp_inferred__1/i___27_carry_0 ;
  wire \multOp_inferred__1/i___27_carry__0_n_0 ;
  wire \multOp_inferred__1/i___27_carry__0_n_1 ;
  wire \multOp_inferred__1/i___27_carry__0_n_2 ;
  wire \multOp_inferred__1/i___27_carry__0_n_3 ;
  wire \multOp_inferred__1/i___27_carry__1_n_0 ;
  wire \multOp_inferred__1/i___27_carry__1_n_1 ;
  wire \multOp_inferred__1/i___27_carry__1_n_2 ;
  wire \multOp_inferred__1/i___27_carry__1_n_3 ;
  wire \multOp_inferred__1/i___27_carry_n_0 ;
  wire \multOp_inferred__1/i___27_carry_n_1 ;
  wire \multOp_inferred__1/i___27_carry_n_2 ;
  wire \multOp_inferred__1/i___27_carry_n_3 ;
  wire \multOp_inferred__1/i__carry__0_n_0 ;
  wire \multOp_inferred__1/i__carry__0_n_1 ;
  wire \multOp_inferred__1/i__carry__0_n_2 ;
  wire \multOp_inferred__1/i__carry__0_n_3 ;
  wire \multOp_inferred__1/i__carry__0_n_6 ;
  wire \multOp_inferred__1/i__carry__0_n_7 ;
  wire \multOp_inferred__1/i__carry__1_n_3 ;
  wire \multOp_inferred__1/i__carry_n_0 ;
  wire \multOp_inferred__1/i__carry_n_1 ;
  wire \multOp_inferred__1/i__carry_n_2 ;
  wire \multOp_inferred__1/i__carry_n_3 ;
  wire \multOp_inferred__1/i__carry_n_4 ;
  wire \multOp_inferred__1/i__carry_n_5 ;
  wire out_tvalid;
  wire [7:0]p_0_in;
  wire s_axi_aclk;
  wire [3:0]NLW_grayPixel0__41_carry_O_UNCONNECTED;
  wire [2:0]NLW_grayPixel0__41_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_grayPixel0__41_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_grayPixel0__41_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_grayPixel0_carry_O_UNCONNECTED;
  wire [2:2]NLW_grayPixel0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_grayPixel0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_multOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_multOp_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_multOp_inferred__0/i___24_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_multOp_inferred__0/i___24_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_multOp_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_multOp_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_multOp_inferred__1/i___27_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_multOp_inferred__1/i___27_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_multOp_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_multOp_inferred__1/i__carry__1_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grayPixel0__41_carry
       (.CI(1'b0),
        .CO({grayPixel0__41_carry_n_0,grayPixel0__41_carry_n_1,grayPixel0__41_carry_n_2,grayPixel0__41_carry_n_3}),
        .CYINIT(1'b0),
        .DI(multOp[4:1]),
        .O(NLW_grayPixel0__41_carry_O_UNCONNECTED[3:0]),
        .S({grayPixel0__41_carry_i_1_n_0,grayPixel0__41_carry_i_2_n_0,grayPixel0__41_carry_i_3_n_0,grayPixel0__41_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grayPixel0__41_carry__0
       (.CI(grayPixel0__41_carry_n_0),
        .CO({grayPixel0__41_carry__0_n_0,grayPixel0__41_carry__0_n_1,grayPixel0__41_carry__0_n_2,grayPixel0__41_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(multOp[8:5]),
        .O({p_0_in[0],NLW_grayPixel0__41_carry__0_O_UNCONNECTED[2:0]}),
        .S({grayPixel0__41_carry__0_i_1_n_0,grayPixel0__41_carry__0_i_2_n_0,grayPixel0__41_carry__0_i_3_n_0,grayPixel0__41_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__0_i_1
       (.I0(multOp[8]),
        .I1(C__0[8]),
        .O(grayPixel0__41_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__0_i_2
       (.I0(multOp[7]),
        .I1(C__0[7]),
        .O(grayPixel0__41_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__0_i_3
       (.I0(multOp[6]),
        .I1(C__0[6]),
        .O(grayPixel0__41_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__0_i_4
       (.I0(multOp[5]),
        .I1(C__0[5]),
        .O(grayPixel0__41_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grayPixel0__41_carry__1
       (.CI(grayPixel0__41_carry__0_n_0),
        .CO({grayPixel0__41_carry__1_n_0,grayPixel0__41_carry__1_n_1,grayPixel0__41_carry__1_n_2,grayPixel0__41_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(multOp[12:9]),
        .O(p_0_in[4:1]),
        .S({grayPixel0__41_carry__1_i_1_n_0,grayPixel0__41_carry__1_i_2_n_0,grayPixel0__41_carry__1_i_3_n_0,grayPixel0__41_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__1_i_1
       (.I0(multOp[12]),
        .I1(C__0[12]),
        .O(grayPixel0__41_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__1_i_2
       (.I0(multOp[11]),
        .I1(C__0[11]),
        .O(grayPixel0__41_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__1_i_3
       (.I0(multOp[10]),
        .I1(C__0[10]),
        .O(grayPixel0__41_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__1_i_4
       (.I0(multOp[9]),
        .I1(C__0[9]),
        .O(grayPixel0__41_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grayPixel0__41_carry__2
       (.CI(grayPixel0__41_carry__1_n_0),
        .CO({NLW_grayPixel0__41_carry__2_CO_UNCONNECTED[3:2],grayPixel0__41_carry__2_n_2,grayPixel0__41_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,multOp[14:13]}),
        .O({NLW_grayPixel0__41_carry__2_O_UNCONNECTED[3],p_0_in[7:5]}),
        .S({1'b0,grayPixel0__41_carry__2_i_1_n_0,grayPixel0__41_carry__2_i_2_n_0,grayPixel0__41_carry__2_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__2_i_1
       (.I0(multOp[15]),
        .I1(grayPixel0_carry__2_n_0),
        .O(grayPixel0__41_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__2_i_2
       (.I0(multOp[14]),
        .I1(C__0[14]),
        .O(grayPixel0__41_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__2_i_3
       (.I0(multOp[13]),
        .I1(C__0[13]),
        .O(grayPixel0__41_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry_i_1
       (.I0(multOp[4]),
        .I1(C__0[4]),
        .O(grayPixel0__41_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry_i_2
       (.I0(multOp[3]),
        .I1(C__0[3]),
        .O(grayPixel0__41_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry_i_3
       (.I0(multOp[2]),
        .I1(C__0[2]),
        .O(grayPixel0__41_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry_i_4
       (.I0(multOp[1]),
        .I1(C__0[1]),
        .O(grayPixel0__41_carry_i_4_n_0));
  CARRY4 grayPixel0_carry
       (.CI(1'b0),
        .CO({grayPixel0_carry_n_0,grayPixel0_carry_n_1,grayPixel0_carry_n_2,grayPixel0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\multOp_inferred__0/i___24_carry_n_7 ,\multOp_inferred__0/i__carry_n_6 ,\multOp_inferred__0/i__carry_n_7 ,Q[0]}),
        .O({C__0[3:1],NLW_grayPixel0_carry_O_UNCONNECTED[0]}),
        .S({grayPixel0_carry_i_1_n_0,grayPixel0_carry_i_2_n_0,grayPixel0_carry_i_3_n_0,grayPixel0__41_carry_i_4_0}));
  CARRY4 grayPixel0_carry__0
       (.CI(grayPixel0_carry_n_0),
        .CO({grayPixel0_carry__0_n_0,grayPixel0_carry__0_n_1,grayPixel0_carry__0_n_2,grayPixel0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\multOp_inferred__0/i___24_carry__0_n_7 ,\multOp_inferred__0/i___24_carry_n_4 ,\multOp_inferred__0/i___24_carry_n_5 ,\multOp_inferred__0/i___24_carry_n_6 }),
        .O(C__0[7:4]),
        .S({grayPixel0_carry__0_i_1_n_0,grayPixel0_carry__0_i_2_n_0,grayPixel0_carry__0_i_3_n_0,grayPixel0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__0_i_1
       (.I0(\multOp_inferred__0/i___24_carry__0_n_7 ),
        .I1(multOp__25_carry__0_n_6),
        .O(grayPixel0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__0_i_2
       (.I0(\multOp_inferred__0/i___24_carry_n_4 ),
        .I1(multOp__25_carry__0_n_7),
        .O(grayPixel0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__0_i_3
       (.I0(\multOp_inferred__0/i___24_carry_n_5 ),
        .I1(multOp__25_carry_n_4),
        .O(grayPixel0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__0_i_4
       (.I0(\multOp_inferred__0/i___24_carry_n_6 ),
        .I1(multOp__25_carry_n_5),
        .O(grayPixel0_carry__0_i_4_n_0));
  CARRY4 grayPixel0_carry__1
       (.CI(grayPixel0_carry__0_n_0),
        .CO({grayPixel0_carry__1_n_0,grayPixel0_carry__1_n_1,grayPixel0_carry__1_n_2,grayPixel0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\multOp_inferred__0/i___24_carry__1_n_7 ,\multOp_inferred__0/i___24_carry__0_n_4 ,\multOp_inferred__0/i___24_carry__0_n_5 ,\multOp_inferred__0/i___24_carry__0_n_6 }),
        .O(C__0[11:8]),
        .S({grayPixel0_carry__1_i_1_n_0,grayPixel0_carry__1_i_2_n_0,grayPixel0_carry__1_i_3_n_0,grayPixel0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__1_i_1
       (.I0(\multOp_inferred__0/i___24_carry__1_n_7 ),
        .I1(multOp__25_carry__1_n_6),
        .O(grayPixel0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__1_i_2
       (.I0(\multOp_inferred__0/i___24_carry__0_n_4 ),
        .I1(multOp__25_carry__1_n_7),
        .O(grayPixel0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__1_i_3
       (.I0(\multOp_inferred__0/i___24_carry__0_n_5 ),
        .I1(multOp__25_carry__0_n_4),
        .O(grayPixel0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__1_i_4
       (.I0(\multOp_inferred__0/i___24_carry__0_n_6 ),
        .I1(multOp__25_carry__0_n_5),
        .O(grayPixel0_carry__1_i_4_n_0));
  CARRY4 grayPixel0_carry__2
       (.CI(grayPixel0_carry__1_n_0),
        .CO({grayPixel0_carry__2_n_0,NLW_grayPixel0_carry__2_CO_UNCONNECTED[2],grayPixel0_carry__2_n_2,grayPixel0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\multOp_inferred__0/i___24_carry__1_n_6 }),
        .O({NLW_grayPixel0_carry__2_O_UNCONNECTED[3],C__0[14:12]}),
        .S({1'b1,grayPixel0__41_carry__1_i_1_0,multOp__25_carry__1_n_4,grayPixel0_carry__2_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__2_i_2
       (.I0(\multOp_inferred__0/i___24_carry__1_n_6 ),
        .I1(multOp__25_carry__1_n_5),
        .O(grayPixel0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry_i_1
       (.I0(\multOp_inferred__0/i___24_carry_n_7 ),
        .I1(multOp__25_carry_n_6),
        .O(grayPixel0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry_i_2
       (.I0(\multOp_inferred__0/i__carry_n_6 ),
        .I1(multOp__25_carry_n_7),
        .O(grayPixel0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry_i_3
       (.I0(\multOp_inferred__0/i__carry_n_7 ),
        .I1(multOp_carry_n_7),
        .O(grayPixel0_carry_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(\grayPixel_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(\grayPixel_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(\grayPixel_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(\grayPixel_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(\grayPixel_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(\grayPixel_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(\grayPixel_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(\grayPixel_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    grayValid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(out_tvalid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    i___24_carry_i_3
       (.I0(O[0]),
        .I1(Q[0]),
        .O(i___24_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___27_carry_i_1
       (.I0(\multOp_inferred__1/i__carry__0_n_6 ),
        .I1(Q[10]),
        .O(i___27_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___27_carry_i_2
       (.I0(\multOp_inferred__1/i__carry__0_n_7 ),
        .I1(Q[9]),
        .O(i___27_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___27_carry_i_3
       (.I0(\multOp_inferred__1/i__carry_n_4 ),
        .I1(Q[8]),
        .O(i___27_carry_i_3_n_0));
  CARRY4 multOp__25_carry
       (.CI(1'b0),
        .CO({multOp__25_carry_n_0,multOp__25_carry_n_1,multOp__25_carry_n_2,multOp__25_carry_n_3}),
        .CYINIT(1'b0),
        .DI({multOp_carry__0_n_7,multOp_carry_n_4,multOp_carry_n_5,1'b0}),
        .O({multOp__25_carry_n_4,multOp__25_carry_n_5,multOp__25_carry_n_6,multOp__25_carry_n_7}),
        .S({multOp__25_carry_i_1_n_0,multOp__25_carry_i_2_n_0,multOp__25_carry_i_3_n_0,multOp_carry_n_6}));
  CARRY4 multOp__25_carry__0
       (.CI(multOp__25_carry_n_0),
        .CO({multOp__25_carry__0_n_0,multOp__25_carry__0_n_1,multOp__25_carry__0_n_2,multOp__25_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({grayPixel0_carry__0_i_2_0,Q[16]}),
        .O({multOp__25_carry__0_n_4,multOp__25_carry__0_n_5,multOp__25_carry__0_n_6,multOp__25_carry__0_n_7}),
        .S(grayPixel0_carry__0_i_2_1));
  CARRY4 multOp__25_carry__1
       (.CI(multOp__25_carry__0_n_0),
        .CO({\m_axis_tdata_reg[21] ,multOp__25_carry__1_n_1,multOp__25_carry__1_n_2,multOp__25_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[21],grayPixel0_carry__1_i_2_0}),
        .O({multOp__25_carry__1_n_4,multOp__25_carry__1_n_5,multOp__25_carry__1_n_6,multOp__25_carry__1_n_7}),
        .S({Q[23:22],grayPixel0_carry__1_i_2_1}));
  LUT2 #(
    .INIT(4'h6)) 
    multOp__25_carry_i_1
       (.I0(multOp_carry__0_n_7),
        .I1(Q[18]),
        .O(multOp__25_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    multOp__25_carry_i_2
       (.I0(multOp_carry_n_4),
        .I1(Q[17]),
        .O(multOp__25_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    multOp__25_carry_i_3
       (.I0(multOp_carry_n_5),
        .I1(Q[16]),
        .O(multOp__25_carry_i_3_n_0));
  CARRY4 multOp_carry
       (.CI(1'b0),
        .CO({multOp_carry_n_0,multOp_carry_n_1,multOp_carry_n_2,multOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[20:18],1'b0}),
        .O({multOp_carry_n_4,multOp_carry_n_5,multOp_carry_n_6,multOp_carry_n_7}),
        .S({grayPixel0_carry_i_3_0,Q[17]}));
  CARRY4 multOp_carry__0
       (.CI(multOp_carry_n_0),
        .CO({multOp_carry__0_n_0,multOp_carry__0_n_1,multOp_carry__0_n_2,multOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[23:21]}),
        .O({\m_axis_tdata_reg[23] ,multOp_carry__0_n_7}),
        .S({Q[22],multOp__25_carry_0}));
  CARRY4 multOp_carry__1
       (.CI(multOp_carry__0_n_0),
        .CO({NLW_multOp_carry__1_CO_UNCONNECTED[3:2],\m_axis_tdata_reg[23]_0 ,NLW_multOp_carry__1_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_multOp_carry__1_O_UNCONNECTED[3:1],\m_axis_tdata_reg[23]_1 }),
        .S({1'b0,1'b0,1'b1,Q[23]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__0/i___24_carry 
       (.CI(1'b0),
        .CO({\multOp_inferred__0/i___24_carry_n_0 ,\multOp_inferred__0/i___24_carry_n_1 ,\multOp_inferred__0/i___24_carry_n_2 ,\multOp_inferred__0/i___24_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({grayPixel0_carry_1,i___24_carry_i_3_n_0,1'b0}),
        .O({\multOp_inferred__0/i___24_carry_n_4 ,\multOp_inferred__0/i___24_carry_n_5 ,\multOp_inferred__0/i___24_carry_n_6 ,\multOp_inferred__0/i___24_carry_n_7 }),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__0/i___24_carry__0 
       (.CI(\multOp_inferred__0/i___24_carry_n_0 ),
        .CO({\multOp_inferred__0/i___24_carry__0_n_0 ,\multOp_inferred__0/i___24_carry__0_n_1 ,\multOp_inferred__0/i___24_carry__0_n_2 ,\multOp_inferred__0/i___24_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(grayPixel0_carry__0_0),
        .O({\multOp_inferred__0/i___24_carry__0_n_4 ,\multOp_inferred__0/i___24_carry__0_n_5 ,\multOp_inferred__0/i___24_carry__0_n_6 ,\multOp_inferred__0/i___24_carry__0_n_7 }),
        .S(grayPixel0_carry__0_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__0/i___24_carry__1 
       (.CI(\multOp_inferred__0/i___24_carry__0_n_0 ),
        .CO({\NLW_multOp_inferred__0/i___24_carry__1_CO_UNCONNECTED [3:1],\multOp_inferred__0/i___24_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,grayPixel0_carry__1_0}),
        .O({\NLW_multOp_inferred__0/i___24_carry__1_O_UNCONNECTED [3:2],\multOp_inferred__0/i___24_carry__1_n_6 ,\multOp_inferred__0/i___24_carry__1_n_7 }),
        .S({1'b0,1'b0,grayPixel0_carry__1_1}));
  CARRY4 \multOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\multOp_inferred__0/i__carry_n_0 ,\multOp_inferred__0/i__carry_n_1 ,\multOp_inferred__0/i__carry_n_2 ,\multOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[4:2],1'b0}),
        .O({O,\multOp_inferred__0/i__carry_n_6 ,\multOp_inferred__0/i__carry_n_7 }),
        .S({grayPixel0_carry_0,Q[1]}));
  CARRY4 \multOp_inferred__0/i__carry__0 
       (.CI(\multOp_inferred__0/i__carry_n_0 ),
        .CO({\multOp_inferred__0/i__carry__0_n_0 ,\multOp_inferred__0/i__carry__0_n_1 ,\multOp_inferred__0/i__carry__0_n_2 ,\multOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[7:5]}),
        .O(\m_axis_tdata_reg[7] ),
        .S({Q[6],i___24_carry_i_1}));
  CARRY4 \multOp_inferred__0/i__carry__1 
       (.CI(\multOp_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_multOp_inferred__0/i__carry__1_CO_UNCONNECTED [3:2],CO,\NLW_multOp_inferred__0/i__carry__1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_multOp_inferred__0/i__carry__1_O_UNCONNECTED [3:1],\m_axis_tdata_reg[7]_0 }),
        .S({1'b0,1'b0,1'b1,Q[7]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__1/i___27_carry 
       (.CI(1'b0),
        .CO({\multOp_inferred__1/i___27_carry_n_0 ,\multOp_inferred__1/i___27_carry_n_1 ,\multOp_inferred__1/i___27_carry_n_2 ,\multOp_inferred__1/i___27_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\multOp_inferred__1/i__carry__0_n_6 ,\multOp_inferred__1/i__carry__0_n_7 ,\multOp_inferred__1/i__carry_n_4 ,1'b0}),
        .O(multOp[6:3]),
        .S({i___27_carry_i_1_n_0,i___27_carry_i_2_n_0,i___27_carry_i_3_n_0,\multOp_inferred__1/i__carry_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__1/i___27_carry__0 
       (.CI(\multOp_inferred__1/i___27_carry_n_0 ),
        .CO({\multOp_inferred__1/i___27_carry__0_n_0 ,\multOp_inferred__1/i___27_carry__0_n_1 ,\multOp_inferred__1/i___27_carry__0_n_2 ,\multOp_inferred__1/i___27_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\grayPixel_reg[4]_0 ,Q[8]}),
        .O(multOp[10:7]),
        .S(\grayPixel_reg[4]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__1/i___27_carry__1 
       (.CI(\multOp_inferred__1/i___27_carry__0_n_0 ),
        .CO({\multOp_inferred__1/i___27_carry__1_n_0 ,\multOp_inferred__1/i___27_carry__1_n_1 ,\multOp_inferred__1/i___27_carry__1_n_2 ,\multOp_inferred__1/i___27_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(multOp[14:11]),
        .S(\grayPixel_reg[7]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__1/i___27_carry__2 
       (.CI(\multOp_inferred__1/i___27_carry__1_n_0 ),
        .CO(\NLW_multOp_inferred__1/i___27_carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_multOp_inferred__1/i___27_carry__2_O_UNCONNECTED [3:1],multOp[15]}),
        .S({1'b0,1'b0,1'b0,grayPixel0__41_carry__2_i_1_0}));
  CARRY4 \multOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\multOp_inferred__1/i__carry_n_0 ,\multOp_inferred__1/i__carry_n_1 ,\multOp_inferred__1/i__carry_n_2 ,\multOp_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[9:8],1'b0,1'b1}),
        .O({\multOp_inferred__1/i__carry_n_4 ,\multOp_inferred__1/i__carry_n_5 ,multOp[2:1]}),
        .S({grayPixel0__41_carry_0,Q[8]}));
  CARRY4 \multOp_inferred__1/i__carry__0 
       (.CI(\multOp_inferred__1/i__carry_n_0 ),
        .CO({\multOp_inferred__1/i__carry__0_n_0 ,\multOp_inferred__1/i__carry__0_n_1 ,\multOp_inferred__1/i__carry__0_n_2 ,\multOp_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[13:10]),
        .O({\m_axis_tdata_reg[13] ,\multOp_inferred__1/i__carry__0_n_6 ,\multOp_inferred__1/i__carry__0_n_7 }),
        .S(\multOp_inferred__1/i___27_carry_0 ));
  CARRY4 \multOp_inferred__1/i__carry__1 
       (.CI(\multOp_inferred__1/i__carry__0_n_0 ),
        .CO({\NLW_multOp_inferred__1/i__carry__1_CO_UNCONNECTED [3],\m_axis_tdata_reg[15] ,\NLW_multOp_inferred__1/i__carry__1_CO_UNCONNECTED [1],\multOp_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[15:14]}),
        .O({\NLW_multOp_inferred__1/i__carry__1_O_UNCONNECTED [3:2],\m_axis_tdata_reg[15]_0 }),
        .S({1'b0,1'b1,i___27_carry__0_i_5}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
