time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
9,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]",[None]
9,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
11,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]",[None]
11,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']",[],"[None, None]",[None]
11,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]",[None]
11,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']",[None]
13,3 added to ready queue,enqueue,3,,['3'],[],"['2', '1']",[None]
13,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '2']",[],"[None, '1']",[None]
13,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '2', '1']",[],"[None, None]",[None]
13,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '1']",[],"['3', None]",[None]
13,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['1'],[],"['3', '2']",[None]
14,4 added to ready queue,enqueue,4,,"['1', '4']",[],"['3', '2']",[None]
14,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['1', '4', '3']",[],"[None, '2']",[None]
14,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '3']",[],"['1', '2']",[None]
15,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '3', '2']",[],"['1', None]",[None]
15,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '2']",[],"['1', '4']",[None]
16,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '2', '1']",[],"[None, '4']",[None]
16,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '1']",[],"['3', '4']",[None]
17,5 added to ready queue,enqueue,5,,"['2', '1', '5']",[],"['3', '4']",[None]
17,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '1', '5', '4']",[],"['3', None]",[None]
17,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '5', '4']",[],"['3', '2']",[None]
18,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '5', '4', '3']",[],"[None, '2']",[None]
18,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['1', '5', '4', '3', '2']",[],"[None, None]",[None]
18,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '4', '3', '2']",[],"['1', None]",[None]
18,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '3', '2']",[],"['1', '5']",[None]
20,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '3', '2', '1']",[],"[None, '5']",[None]
20,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['4', '3', '2', '1']",['5'],"[None, None]",[None]
20,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '2', '1']",['5'],"['4', None]",[None]
20,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '1']",['5'],"['4', '3']",[None]
20,5 dispatched to IO0,dispatch_io,5,IO0,"['2', '1']",[],"['4', '3']",['5']
22,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '1', '4']",[],"[None, '3']",['5']
22,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '1', '4', '3']",[],"[None, None]",['5']
22,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '4', '3']",[],"['2', None]",['5']
22,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '3']",[],"['2', '1']",['5']
23,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['4', '3']",['1'],"['2', None]",['5']
23,5 finished I/O → ready queue,io_to_ready,5,IO0,"['4', '3', '5']",['1'],"['2', None]",[None]
23,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '5']",['1'],"['2', '4']",[None]
23,1 dispatched to IO0,dispatch_io,1,IO0,"['3', '5']",[],"['2', '4']",['1']
24,6 added to ready queue,enqueue,6,,"['3', '5', '6']",[],"['2', '4']",['1']
24,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '5', '6', '2']",[],"[None, '4']",['1']
24,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['3', '5', '6', '2']",['4'],"[None, None]",['1']
24,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '6', '2']",['4'],"['3', None]",['1']
24,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '2']",['4'],"['3', '5']",['1']
26,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '2', '3']",['4'],"[None, '5']",['1']
26,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '2', '3', '5']",['4'],"[None, None]",['1']
26,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '3', '5']",['4'],"['6', None]",['1']
26,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['3', '5']",['4'],"['6', '2']",['1']
28,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['3', '5', '6']",['4'],"[None, '2']",['1']
28,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '5', '6', '2']",['4'],"[None, None]",['1']
28,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '6', '2']",['4'],"['3', None]",['1']
28,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '2']",['4'],"['3', '5']",['1']
29,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['6', '2', '3']",['4'],"[None, '5']",['1']
29,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '3']",['4'],"['6', '5']",['1']
30,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '3', '5']",['4'],"['6', None]",['1']
30,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['3', '5']",['4'],"['6', '2']",['1']
31,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['3', '5', '6']",['4'],"[None, '2']",['1']
31,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '6']",['4'],"['3', '2']",['1']
32,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['5', '6']","['4', '2']","['3', None]",['1']
32,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['6'],"['4', '2']","['3', '5']",['1']
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '3']","['4', '2']","[None, '5']",['1']
33,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['6', '3']","['4', '2', '5']","[None, None]",['1']
33,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['3'],"['4', '2', '5']","['6', None]",['1']
33,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['4', '2', '5']","['6', '3']",['1']
34,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['4', '2', '5']","[None, '3']",['1']
34,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['4', '2', '5']","['6', '3']",['1']
35,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['4', '2', '5']","['6', None]",['1']
35,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['4', '2', '5']","['6', '3']",['1']
36,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['4', '2', '5']","[None, '3']",['1']
36,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['4', '2', '5']","['6', '3']",['1']
37,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['4', '2', '5']","['6', None]",['1']
37,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['4', '2', '5']","['6', '3']",['1']
38,7 added to ready queue,enqueue,7,,['7'],"['4', '2', '5']","['6', '3']",['1']
38,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '6']","['4', '2', '5']","[None, '3']",['1']
38,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['7', '6', '3']","['4', '2', '5']","[None, None]",['1']
38,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '3']","['4', '2', '5']","['7', None]",['1']
38,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['3'],"['4', '2', '5']","['7', '6']",['1']
39,1 finished I/O → ready queue,io_to_ready,1,IO0,"['3', '1']","['4', '2', '5']","['7', '6']",[None]
39,4 dispatched to IO0,dispatch_io,4,IO0,"['3', '1']","['2', '5']","['7', '6']",['4']
40,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['3', '1', '7']","['2', '5']","[None, '6']",['4']
40,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['3', '1', '7', '6']","['2', '5']","[None, None]",['4']
40,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '7', '6']","['2', '5']","['3', None]",['4']
40,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '6']","['2', '5']","['3', '1']",['4']
42,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['7', '6', '3']","['2', '5']","[None, '1']",['4']
42,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '6', '3', '1']","['2', '5']","[None, None]",['4']
42,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '3', '1']","['2', '5']","['7', None]",['4']
42,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '1']","['2', '5']","['7', '6']",['4']
44,8 added to ready queue,enqueue,8,,"['3', '1', '8']","['2', '5']","['7', '6']",['4']
44,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['3', '1', '8', '7']","['2', '5']","[None, '6']",['4']
44,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['3', '1', '8', '7', '6']","['2', '5']","[None, None]",['4']
44,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '8', '7', '6']","['2', '5']","['3', None]",['4']
44,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '7', '6']","['2', '5']","['3', '1']",['4']
46,9 added to ready queue,enqueue,9,,"['8', '7', '6', '9']","['2', '5']","['3', '1']",['4']
46,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['8', '7', '6', '9', '3']","['2', '5']","[None, '1']",['4']
46,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '7', '6', '9', '3', '1']","['2', '5']","[None, None]",['4']
46,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '6', '9', '3', '1']","['2', '5']","['8', None]",['4']
46,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['6', '9', '3', '1']","['2', '5']","['8', '7']",['4']
47,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['6', '9', '3', '1']","['2', '5', '7']","['8', None]",['4']
47,4 finished I/O → ready queue,io_to_ready,4,IO0,"['6', '9', '3', '1', '4']","['2', '5', '7']","['8', None]",[None]
47,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '3', '1', '4']","['2', '5', '7']","['8', '6']",[None]
47,2 dispatched to IO0,dispatch_io,2,IO0,"['9', '3', '1', '4']","['5', '7']","['8', '6']",['2']
48,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '3', '1', '4', '8']","['5', '7']","[None, '6']",['2']
48,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '1', '4', '8']","['5', '7']","['9', '6']",['2']
49,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['3', '1', '4', '8', '6']","['5', '7']","['9', None]",['2']
49,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '4', '8', '6']","['5', '7']","['9', '3']",['2']
50,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['1', '4', '8', '6', '9']","['5', '7']","[None, '3']",['2']
50,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['1', '4', '8', '6', '9', '3']","['5', '7']","[None, None]",['2']
50,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '8', '6', '9', '3']","['5', '7']","['1', None]",['2']
50,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '6', '9', '3']","['5', '7']","['1', '4']",['2']
51,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['8', '6', '9', '3', '4']","['5', '7']","['1', None]",['2']
51,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['6', '9', '3', '4']","['5', '7']","['1', '8']",['2']
52,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['6', '9', '3', '4', '1']","['5', '7']","[None, '8']",['2']
52,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '3', '4', '1']","['5', '7']","['6', '8']",['2']
53,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['9', '3', '4', '1', '6']","['5', '7']","[None, '8']",['2']
53,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['9', '3', '4', '1', '6', '8']","['5', '7']","[None, None]",['2']
53,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '4', '1', '6', '8']","['5', '7']","['9', None]",['2']
53,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '1', '6', '8']","['5', '7']","['9', '3']",['2']
54,10 added to ready queue,enqueue,10,,"['4', '1', '6', '8', '10']","['5', '7']","['9', '3']",['2']
55,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['4', '1', '6', '8', '10', '9']","['5', '7']","[None, '3']",['2']
55,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '1', '6', '8', '10', '9', '3']","['5', '7']","[None, None]",['2']
55,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '6', '8', '10', '9', '3']","['5', '7']","['4', None]",['2']
55,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '8', '10', '9', '3']","['5', '7']","['4', '1']",['2']
57,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '8', '10', '9', '3', '4']","['5', '7']","[None, '1']",['2']
57,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '8', '10', '9', '3', '4', '1']","['5', '7']","[None, None]",['2']
57,2 finished I/O → ready queue,io_to_ready,2,IO0,"['6', '8', '10', '9', '3', '4', '1', '2']","['5', '7']","[None, None]",[None]
57,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '10', '9', '3', '4', '1', '2']","['5', '7']","['6', None]",[None]
57,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '9', '3', '4', '1', '2']","['5', '7']","['6', '8']",[None]
57,5 dispatched to IO0,dispatch_io,5,IO0,"['10', '9', '3', '4', '1', '2']",['7'],"['6', '8']",['5']
59,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '9', '3', '4', '1', '2', '6']",['7'],"[None, '8']",['5']
59,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['10', '9', '3', '4', '1', '2', '6', '8']",['7'],"[None, None]",['5']
59,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '3', '4', '1', '2', '6', '8']",['7'],"['10', None]",['5']
59,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '4', '1', '2', '6', '8']",['7'],"['10', '9']",['5']
60,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['3', '4', '1', '2', '6', '8', '9']",['7'],"['10', None]",['5']
60,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '1', '2', '6', '8', '9']",['7'],"['10', '3']",['5']
61,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['4', '1', '2', '6', '8', '9', '10']",['7'],"[None, '3']",['5']
61,5 finished I/O → ready queue,io_to_ready,5,IO0,"['4', '1', '2', '6', '8', '9', '10', '5']",['7'],"[None, '3']",[None]
61,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '2', '6', '8', '9', '10', '5']",['7'],"['4', '3']",[None]
61,7 dispatched to IO0,dispatch_io,7,IO0,"['1', '2', '6', '8', '9', '10', '5']",[],"['4', '3']",['7']
62,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '2', '6', '8', '9', '10', '5', '3']",[],"['4', None]",['7']
62,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['2', '6', '8', '9', '10', '5', '3']",[],"['4', '1']",['7']
63,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['2', '6', '8', '9', '10', '5', '3']",['4'],"[None, '1']",['7']
63,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '8', '9', '10', '5', '3']",['4'],"['2', '1']",['7']
64,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '8', '9', '10', '5', '3', '1']",['4'],"['2', None]",['7']
64,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '9', '10', '5', '3', '1']",['4'],"['2', '6']",['7']
65,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['8', '9', '10', '5', '3', '1', '2']",['4'],"[None, '6']",['7']
65,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '10', '5', '3', '1', '2']",['4'],"['8', '6']",['7']
66,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '10', '5', '3', '1', '2', '6']",['4'],"['8', None]",['7']
66,7 finished I/O → ready queue,io_to_ready,7,IO0,"['9', '10', '5', '3', '1', '2', '6', '7']",['4'],"['8', None]",[None]
66,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '5', '3', '1', '2', '6', '7']",['4'],"['8', '9']",[None]
66,4 dispatched to IO0,dispatch_io,4,IO0,"['10', '5', '3', '1', '2', '6', '7']",[],"['8', '9']",['4']
67,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '5', '3', '1', '2', '6', '7', '8']",[],"[None, '9']",['4']
67,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '3', '1', '2', '6', '7', '8']",[],"['10', '9']",['4']
68,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['5', '3', '1', '2', '6', '7', '8', '9']",[],"['10', None]",['4']
68,4 finished I/O → ready queue,io_to_ready,4,IO0,"['5', '3', '1', '2', '6', '7', '8', '9', '4']",[],"['10', None]",[None]
68,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['3', '1', '2', '6', '7', '8', '9', '4']",[],"['10', '5']",[None]
69,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['3', '1', '2', '6', '7', '8', '9', '4', '10']",[],"[None, '5']",[None]
69,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '2', '6', '7', '8', '9', '4', '10']",[],"['3', '5']",[None]
70,11 added to ready queue,enqueue,11,,"['1', '2', '6', '7', '8', '9', '4', '10', '11']",[],"['3', '5']",[None]
70,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '2', '6', '7', '8', '9', '4', '10', '11', '5']",[],"['3', None]",[None]
70,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['2', '6', '7', '8', '9', '4', '10', '11', '5']",[],"['3', '1']",[None]
71,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '6', '7', '8', '9', '4', '10', '11', '5', '3']",[],"[None, '1']",[None]
71,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['2', '6', '7', '8', '9', '4', '10', '11', '5', '3', '1']",[],"[None, None]",[None]
71,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '7', '8', '9', '4', '10', '11', '5', '3', '1']",[],"['2', None]",[None]
71,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '8', '9', '4', '10', '11', '5', '3', '1']",[],"['2', '6']",[None]
73,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['7', '8', '9', '4', '10', '11', '5', '3', '1', '2']",[],"[None, '6']",[None]
73,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['7', '8', '9', '4', '10', '11', '5', '3', '1', '2']",['6'],"[None, None]",[None]
73,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '9', '4', '10', '11', '5', '3', '1', '2']",['6'],"['7', None]",[None]
73,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '4', '10', '11', '5', '3', '1', '2']",['6'],"['7', '8']",[None]
73,6 dispatched to IO0,dispatch_io,6,IO0,"['9', '4', '10', '11', '5', '3', '1', '2']",[],"['7', '8']",['6']
75,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['9', '4', '10', '11', '5', '3', '1', '2', '7']",[],"[None, '8']",['6']
75,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '4', '10', '11', '5', '3', '1', '2', '7', '8']",[],"[None, None]",['6']
75,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '10', '11', '5', '3', '1', '2', '7', '8']",[],"['9', None]",['6']
75,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '11', '5', '3', '1', '2', '7', '8']",[],"['9', '4']",['6']
77,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['10', '11', '5', '3', '1', '2', '7', '8']",['9'],"[None, '4']",['6']
77,4 finished all bursts,finished,4,CPU1,"['10', '11', '5', '3', '1', '2', '7', '8']",['9'],"[None, None]",['6']
77,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '5', '3', '1', '2', '7', '8']",['9'],"['10', None]",['6']
77,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['5', '3', '1', '2', '7', '8']",['9'],"['10', '11']",['6']
79,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '3', '1', '2', '7', '8', '10']",['9'],"[None, '11']",['6']
79,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['5', '3', '1', '2', '7', '8', '10', '11']",['9'],"[None, None]",['6']
79,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '1', '2', '7', '8', '10', '11']",['9'],"['5', None]",['6']
79,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '2', '7', '8', '10', '11']",['9'],"['5', '3']",['6']
80,12 added to ready queue,enqueue,12,,"['1', '2', '7', '8', '10', '11', '12']",['9'],"['5', '3']",['6']
81,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['1', '2', '7', '8', '10', '11', '12']","['9', '5']","[None, '3']",['6']
81,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['1', '2', '7', '8', '10', '11', '12']","['9', '5', '3']","[None, None]",['6']
81,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '7', '8', '10', '11', '12']","['9', '5', '3']","['1', None]",['6']
81,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['7', '8', '10', '11', '12']","['9', '5', '3']","['1', '2']",['6']
83,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['7', '8', '10', '11', '12', '1']","['9', '5', '3']","[None, '2']",['6']
83,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['7', '8', '10', '11', '12', '1', '2']","['9', '5', '3']","[None, None]",['6']
83,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '10', '11', '12', '1', '2']","['9', '5', '3']","['7', None]",['6']
83,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '11', '12', '1', '2']","['9', '5', '3']","['7', '8']",['6']
84,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['10', '11', '12', '1', '2']","['9', '5', '3', '8']","['7', None]",['6']
84,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '12', '1', '2']","['9', '5', '3', '8']","['7', '10']",['6']
85,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['11', '12', '1', '2', '7']","['9', '5', '3', '8']","[None, '10']",['6']
85,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '1', '2', '7']","['9', '5', '3', '8']","['11', '10']",['6']
86,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['12', '1', '2', '7']","['9', '5', '3', '8', '10']","['11', None]",['6']
86,6 finished I/O → ready queue,io_to_ready,6,IO0,"['12', '1', '2', '7', '6']","['9', '5', '3', '8', '10']","['11', None]",[None]
86,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['1', '2', '7', '6']","['9', '5', '3', '8', '10']","['11', '12']",[None]
86,9 dispatched to IO0,dispatch_io,9,IO0,"['1', '2', '7', '6']","['5', '3', '8', '10']","['11', '12']",['9']
87,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['1', '2', '7', '6', '11']","['5', '3', '8', '10']","[None, '12']",['9']
87,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '7', '6', '11']","['5', '3', '8', '10']","['1', '12']",['9']
88,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '7', '6', '11', '12']","['5', '3', '8', '10']","['1', None]",['9']
88,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['7', '6', '11', '12']","['5', '3', '8', '10']","['1', '2']",['9']
89,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['7', '6', '11', '12', '1']","['5', '3', '8', '10']","[None, '2']",['9']
89,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '11', '12', '1']","['5', '3', '8', '10']","['7', '2']",['9']
90,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['6', '11', '12', '1']","['5', '3', '8', '10', '7']","[None, '2']",['9']
90,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['6', '11', '12', '1', '2']","['5', '3', '8', '10', '7']","[None, None]",['9']
90,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '12', '1', '2']","['5', '3', '8', '10', '7']","['6', None]",['9']
90,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '1', '2']","['5', '3', '8', '10', '7']","['6', '11']",['9']
91,13 added to ready queue,enqueue,13,,"['12', '1', '2', '13']","['5', '3', '8', '10', '7']","['6', '11']",['9']
91,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['12', '1', '2', '13']","['5', '3', '8', '10', '7', '11']","['6', None]",['9']
91,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['1', '2', '13']","['5', '3', '8', '10', '7', '11']","['6', '12']",['9']
92,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '2', '13', '6']","['5', '3', '8', '10', '7', '11']","[None, '12']",['9']
92,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '13', '6']","['5', '3', '8', '10', '7', '11']","['1', '12']",['9']
93,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '13', '6', '12']","['5', '3', '8', '10', '7', '11']","['1', None]",['9']
93,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['13', '6', '12']","['5', '3', '8', '10', '7', '11']","['1', '2']",['9']
94,14 added to ready queue,enqueue,14,,"['13', '6', '12', '14']","['5', '3', '8', '10', '7', '11']","['1', '2']",['9']
94,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '6', '12', '14', '1']","['5', '3', '8', '10', '7', '11']","[None, '2']",['9']
94,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['13', '6', '12', '14', '1', '2']","['5', '3', '8', '10', '7', '11']","[None, None]",['9']
94,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['6', '12', '14', '1', '2']","['5', '3', '8', '10', '7', '11']","['13', None]",['9']
94,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '14', '1', '2']","['5', '3', '8', '10', '7', '11']","['13', '6']",['9']
95,15 added to ready queue,enqueue,15,,"['12', '14', '1', '2', '15']","['5', '3', '8', '10', '7', '11']","['13', '6']",['9']
96,16 added to ready queue,enqueue,16,,"['12', '14', '1', '2', '15', '16']","['5', '3', '8', '10', '7', '11']","['13', '6']",['9']
96,17 added to ready queue,enqueue,17,,"['12', '14', '1', '2', '15', '16', '17']","['5', '3', '8', '10', '7', '11']","['13', '6']",['9']
96,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '14', '1', '2', '15', '16', '17', '13']","['5', '3', '8', '10', '7', '11']","[None, '6']",['9']
96,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['12', '14', '1', '2', '15', '16', '17', '13', '6']","['5', '3', '8', '10', '7', '11']","[None, None]",['9']
96,9 finished I/O → ready queue,io_to_ready,9,IO0,"['12', '14', '1', '2', '15', '16', '17', '13', '6', '9']","['5', '3', '8', '10', '7', '11']","[None, None]",[None]
96,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '1', '2', '15', '16', '17', '13', '6', '9']","['5', '3', '8', '10', '7', '11']","['12', None]",[None]
96,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['1', '2', '15', '16', '17', '13', '6', '9']","['5', '3', '8', '10', '7', '11']","['12', '14']",[None]
96,5 dispatched to IO0,dispatch_io,5,IO0,"['1', '2', '15', '16', '17', '13', '6', '9']","['3', '8', '10', '7', '11']","['12', '14']",['5']
97,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['1', '2', '15', '16', '17', '13', '6', '9']","['3', '8', '10', '7', '11', '12']","[None, '14']",['5']
97,5 finished I/O → ready queue,io_to_ready,5,IO0,"['1', '2', '15', '16', '17', '13', '6', '9', '5']","['3', '8', '10', '7', '11', '12']","[None, '14']",[None]
97,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '15', '16', '17', '13', '6', '9', '5']","['3', '8', '10', '7', '11', '12']","['1', '14']",[None]
97,3 dispatched to IO0,dispatch_io,3,IO0,"['2', '15', '16', '17', '13', '6', '9', '5']","['8', '10', '7', '11', '12']","['1', '14']",['3']
98,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['2', '15', '16', '17', '13', '6', '9', '5', '14']","['8', '10', '7', '11', '12']","['1', None]",['3']
98,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '16', '17', '13', '6', '9', '5', '14']","['8', '10', '7', '11', '12']","['1', '2']",['3']
99,18 added to ready queue,enqueue,18,,"['15', '16', '17', '13', '6', '9', '5', '14', '18']","['8', '10', '7', '11', '12']","['1', '2']",['3']
99,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['15', '16', '17', '13', '6', '9', '5', '14', '18', '1']","['8', '10', '7', '11', '12']","[None, '2']",['3']
99,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '17', '13', '6', '9', '5', '14', '18', '1']","['8', '10', '7', '11', '12']","['15', '2']",['3']
100,19 added to ready queue,enqueue,19,,"['16', '17', '13', '6', '9', '5', '14', '18', '1', '19']","['8', '10', '7', '11', '12']","['15', '2']",['3']
100,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['16', '17', '13', '6', '9', '5', '14', '18', '1', '19', '2']","['8', '10', '7', '11', '12']","['15', None]",['3']
100,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '13', '6', '9', '5', '14', '18', '1', '19', '2']","['8', '10', '7', '11', '12']","['15', '16']",['3']
101,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '13', '6', '9', '5', '14', '18', '1', '19', '2', '15']","['8', '10', '7', '11', '12']","[None, '16']",['3']
101,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '6', '9', '5', '14', '18', '1', '19', '2', '15']","['8', '10', '7', '11', '12']","['17', '16']",['3']
102,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['13', '6', '9', '5', '14', '18', '1', '19', '2', '15', '16']","['8', '10', '7', '11', '12']","['17', None]",['3']
102,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '9', '5', '14', '18', '1', '19', '2', '15', '16']","['8', '10', '7', '11', '12']","['17', '13']",['3']
103,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['6', '9', '5', '14', '18', '1', '19', '2', '15', '16', '17']","['8', '10', '7', '11', '12']","[None, '13']",['3']
103,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '5', '14', '18', '1', '19', '2', '15', '16', '17']","['8', '10', '7', '11', '12']","['6', '13']",['3']
104,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['9', '5', '14', '18', '1', '19', '2', '15', '16', '17', '13']","['8', '10', '7', '11', '12']","['6', None]",['3']
104,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '14', '18', '1', '19', '2', '15', '16', '17', '13']","['8', '10', '7', '11', '12']","['6', '9']",['3']
105,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '14', '18', '1', '19', '2', '15', '16', '17', '13', '6']","['8', '10', '7', '11', '12']","[None, '9']",['3']
105,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['14', '18', '1', '19', '2', '15', '16', '17', '13', '6']","['8', '10', '7', '11', '12']","['5', '9']",['3']
106,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['14', '18', '1', '19', '2', '15', '16', '17', '13', '6', '9']","['8', '10', '7', '11', '12']","['5', None]",['3']
106,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['18', '1', '19', '2', '15', '16', '17', '13', '6', '9']","['8', '10', '7', '11', '12']","['5', '14']",['3']
107,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['18', '1', '19', '2', '15', '16', '17', '13', '6', '9', '5']","['8', '10', '7', '11', '12']","[None, '14']",['3']
107,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['1', '19', '2', '15', '16', '17', '13', '6', '9', '5']","['8', '10', '7', '11', '12']","['18', '14']",['3']
108,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['1', '19', '2', '15', '16', '17', '13', '6', '9', '5']","['8', '10', '7', '11', '12', '14']","['18', None]",['3']
108,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['19', '2', '15', '16', '17', '13', '6', '9', '5']","['8', '10', '7', '11', '12', '14']","['18', '1']",['3']
109,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['19', '2', '15', '16', '17', '13', '6', '9', '5', '18']","['8', '10', '7', '11', '12', '14']","[None, '1']",['3']
109,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['19', '2', '15', '16', '17', '13', '6', '9', '5', '18']","['8', '10', '7', '11', '12', '14', '1']","[None, None]",['3']
109,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['2', '15', '16', '17', '13', '6', '9', '5', '18']","['8', '10', '7', '11', '12', '14', '1']","['19', None]",['3']
109,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '16', '17', '13', '6', '9', '5', '18']","['8', '10', '7', '11', '12', '14', '1']","['19', '2']",['3']
111,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['15', '16', '17', '13', '6', '9', '5', '18', '19']","['8', '10', '7', '11', '12', '14', '1']","[None, '2']",['3']
111,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['15', '16', '17', '13', '6', '9', '5', '18', '19', '2']","['8', '10', '7', '11', '12', '14', '1']","[None, None]",['3']
111,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '17', '13', '6', '9', '5', '18', '19', '2']","['8', '10', '7', '11', '12', '14', '1']","['15', None]",['3']
111,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '13', '6', '9', '5', '18', '19', '2']","['8', '10', '7', '11', '12', '14', '1']","['15', '16']",['3']
113,20 added to ready queue,enqueue,20,,"['17', '13', '6', '9', '5', '18', '19', '2', '20']","['8', '10', '7', '11', '12', '14', '1']","['15', '16']",['3']
113,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '13', '6', '9', '5', '18', '19', '2', '20', '15']","['8', '10', '7', '11', '12', '14', '1']","[None, '16']",['3']
113,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['17', '13', '6', '9', '5', '18', '19', '2', '20', '15']","['8', '10', '7', '11', '12', '14', '1', '16']","[None, None]",['3']
113,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '6', '9', '5', '18', '19', '2', '20', '15']","['8', '10', '7', '11', '12', '14', '1', '16']","['17', None]",['3']
113,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '9', '5', '18', '19', '2', '20', '15']","['8', '10', '7', '11', '12', '14', '1', '16']","['17', '13']",['3']
115,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['6', '9', '5', '18', '19', '2', '20', '15', '17']","['8', '10', '7', '11', '12', '14', '1', '16']","[None, '13']",['3']
115,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['6', '9', '5', '18', '19', '2', '20', '15', '17', '13']","['8', '10', '7', '11', '12', '14', '1', '16']","[None, None]",['3']
115,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '5', '18', '19', '2', '20', '15', '17', '13']","['8', '10', '7', '11', '12', '14', '1', '16']","['6', None]",['3']
115,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '18', '19', '2', '20', '15', '17', '13']","['8', '10', '7', '11', '12', '14', '1', '16']","['6', '9']",['3']
117,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['5', '18', '19', '2', '20', '15', '17', '13', '6']","['8', '10', '7', '11', '12', '14', '1', '16']","[None, '9']",['3']
117,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['5', '18', '19', '2', '20', '15', '17', '13', '6', '9']","['8', '10', '7', '11', '12', '14', '1', '16']","[None, None]",['3']
117,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '19', '2', '20', '15', '17', '13', '6', '9']","['8', '10', '7', '11', '12', '14', '1', '16']","['5', None]",['3']
117,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '2', '20', '15', '17', '13', '6', '9']","['8', '10', '7', '11', '12', '14', '1', '16']","['5', '18']",['3']
119,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['19', '2', '20', '15', '17', '13', '6', '9']","['8', '10', '7', '11', '12', '14', '1', '16', '5']","[None, '18']",['3']
119,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '2', '20', '15', '17', '13', '6', '9', '18']","['8', '10', '7', '11', '12', '14', '1', '16', '5']","[None, None]",['3']
119,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['2', '20', '15', '17', '13', '6', '9', '18']","['8', '10', '7', '11', '12', '14', '1', '16', '5']","['19', None]",['3']
119,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['20', '15', '17', '13', '6', '9', '18']","['8', '10', '7', '11', '12', '14', '1', '16', '5']","['19', '2']",['3']
121,21 added to ready queue,enqueue,21,,"['20', '15', '17', '13', '6', '9', '18', '21']","['8', '10', '7', '11', '12', '14', '1', '16', '5']","['19', '2']",['3']
121,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['20', '15', '17', '13', '6', '9', '18', '21', '19']","['8', '10', '7', '11', '12', '14', '1', '16', '5']","[None, '2']",['3']
121,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['20', '15', '17', '13', '6', '9', '18', '21', '19']","['8', '10', '7', '11', '12', '14', '1', '16', '5', '2']","[None, None]",['3']
121,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['15', '17', '13', '6', '9', '18', '21', '19']","['8', '10', '7', '11', '12', '14', '1', '16', '5', '2']","['20', None]",['3']
121,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['17', '13', '6', '9', '18', '21', '19']","['8', '10', '7', '11', '12', '14', '1', '16', '5', '2']","['20', '15']",['3']
123,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['17', '13', '6', '9', '18', '21', '19', '20']","['8', '10', '7', '11', '12', '14', '1', '16', '5', '2']","[None, '15']",['3']
123,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['17', '13', '6', '9', '18', '21', '19', '20', '15']","['8', '10', '7', '11', '12', '14', '1', '16', '5', '2']","[None, None]",['3']
123,3 finished I/O → ready queue,io_to_ready,3,IO0,"['17', '13', '6', '9', '18', '21', '19', '20', '15', '3']","['8', '10', '7', '11', '12', '14', '1', '16', '5', '2']","[None, None]",[None]
123,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '6', '9', '18', '21', '19', '20', '15', '3']","['8', '10', '7', '11', '12', '14', '1', '16', '5', '2']","['17', None]",[None]
123,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '9', '18', '21', '19', '20', '15', '3']","['8', '10', '7', '11', '12', '14', '1', '16', '5', '2']","['17', '13']",[None]
123,8 dispatched to IO0,dispatch_io,8,IO0,"['6', '9', '18', '21', '19', '20', '15', '3']","['10', '7', '11', '12', '14', '1', '16', '5', '2']","['17', '13']",['8']
124,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['6', '9', '18', '21', '19', '20', '15', '3']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17']","[None, '13']",['8']
124,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '18', '21', '19', '20', '15', '3']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17']","['6', '13']",['8']
125,6 finished all bursts,finished,6,CPU0,"['9', '18', '21', '19', '20', '15', '3']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17']","[None, '13']",['8']
125,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['9', '18', '21', '19', '20', '15', '3', '13']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17']","[None, None]",['8']
125,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['18', '21', '19', '20', '15', '3', '13']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17']","['9', None]",['8']
125,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['21', '19', '20', '15', '3', '13']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17']","['9', '18']",['8']
127,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['21', '19', '20', '15', '3', '13', '9']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17']","[None, '18']",['8']
127,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['21', '19', '20', '15', '3', '13', '9', '18']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17']","[None, None]",['8']
127,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '20', '15', '3', '13', '9', '18']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17']","['21', None]",['8']
127,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '15', '3', '13', '9', '18']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17']","['21', '19']",['8']
129,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['20', '15', '3', '13', '9', '18']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21']","[None, '19']",['8']
129,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['20', '15', '3', '13', '9', '18', '19']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21']","[None, None]",['8']
129,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['15', '3', '13', '9', '18', '19']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21']","['20', None]",['8']
129,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['3', '13', '9', '18', '19']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21']","['20', '15']",['8']
131,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['3', '13', '9', '18', '19', '20']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21']","[None, '15']",['8']
131,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['3', '13', '9', '18', '19', '20', '15']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21']","[None, None]",['8']
131,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['13', '9', '18', '19', '20', '15']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21']","['3', None]",['8']
131,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['9', '18', '19', '20', '15']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21']","['3', '13']",['8']
132,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['9', '18', '19', '20', '15']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['3', None]",['8']
132,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '19', '20', '15']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['3', '9']",['8']
133,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['18', '19', '20', '15', '3']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","[None, '9']",['8']
133,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['18', '19', '20', '15', '3', '9']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","[None, None]",['8']
133,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '20', '15', '3', '9']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['18', None]",['8']
133,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '15', '3', '9']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['18', '19']",['8']
134,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['20', '15', '3', '9', '19']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['18', None]",['8']
134,8 finished I/O → ready queue,io_to_ready,8,IO0,"['20', '15', '3', '9', '19', '8']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['18', None]",[None]
134,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['15', '3', '9', '19', '8']","['10', '7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['18', '20']",[None]
134,10 dispatched to IO0,dispatch_io,10,IO0,"['15', '3', '9', '19', '8']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['18', '20']",['10']
135,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '3', '9', '19', '8', '18']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","[None, '20']",['10']
135,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['15', '3', '9', '19', '8', '18', '20']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","[None, None]",['10']
135,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['3', '9', '19', '8', '18', '20']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['15', None]",['10']
135,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '19', '8', '18', '20']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['15', '3']",['10']
137,22 added to ready queue,enqueue,22,,"['9', '19', '8', '18', '20', '22']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['15', '3']",['10']
137,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['9', '19', '8', '18', '20', '22', '15']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","[None, '3']",['10']
137,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '19', '8', '18', '20', '22', '15', '3']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","[None, None]",['10']
137,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['19', '8', '18', '20', '22', '15', '3']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['9', None]",['10']
137,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['8', '18', '20', '22', '15', '3']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['9', '19']",['10']
139,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '18', '20', '22', '15', '3', '9']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","[None, '19']",['10']
139,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['8', '18', '20', '22', '15', '3', '9', '19']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","[None, None]",['10']
139,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['18', '20', '22', '15', '3', '9', '19']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['8', None]",['10']
139,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '22', '15', '3', '9', '19']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13']","['8', '18']",['10']
140,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['20', '22', '15', '3', '9', '19']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['8', None]",['10']
140,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['22', '15', '3', '9', '19']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['8', '20']",['10']
141,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['22', '15', '3', '9', '19', '8']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","[None, '20']",['10']
141,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['15', '3', '9', '19', '8']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['22', '20']",['10']
142,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['15', '3', '9', '19', '8', '20']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['22', None]",['10']
142,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['3', '9', '19', '8', '20']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['22', '15']",['10']
143,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['3', '9', '19', '8', '20', '22']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","[None, '15']",['10']
143,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '19', '8', '20', '22']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['3', '15']",['10']
144,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['9', '19', '8', '20', '22', '15']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['3', None]",['10']
144,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['19', '8', '20', '22', '15']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['3', '9']",['10']
145,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['19', '8', '20', '22', '15', '3']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","[None, '9']",['10']
145,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['8', '20', '22', '15', '3']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['19', '9']",['10']
146,9 finished all bursts,finished,9,CPU1,"['8', '20', '22', '15', '3']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['19', None]",['10']
146,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '22', '15', '3']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['19', '8']",['10']
147,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['20', '22', '15', '3', '19']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","[None, '8']",['10']
147,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['22', '15', '3', '19']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['20', '8']",['10']
148,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['22', '15', '3', '19', '8']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['20', None]",['10']
148,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['15', '3', '19', '8']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['20', '22']",['10']
149,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['15', '3', '19', '8', '20']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","[None, '22']",['10']
149,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['3', '19', '8', '20']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['15', '22']",['10']
150,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['3', '19', '8', '20', '22']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['15', None]",['10']
150,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['19', '8', '20', '22']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","['15', '3']",['10']
151,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['19', '8', '20', '22', '15']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18']","[None, '3']",['10']
151,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['19', '8', '20', '22', '15']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3']","[None, None]",['10']
151,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['8', '20', '22', '15']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3']","['19', None]",['10']
151,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '22', '15']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3']","['19', '8']",['10']
152,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['20', '22', '15']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19']","[None, '8']",['10']
152,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['20', '22', '15']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8']","[None, None]",['10']
152,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['22', '15']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8']","['20', None]",['10']
152,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['15'],"['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8']","['20', '22']",['10']
153,20 finished CPU → wait queue,cpu_to_io,20,CPU0,['15'],"['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, '22']",['10']
153,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['15', '22']",['10']
154,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,['22'],"['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['15', None]",['10']
154,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['15', '22']",['10']
155,23 added to ready queue,enqueue,23,,['23'],"['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['15', '22']",['10']
155,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['23', '15']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, '22']",['10']
155,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['23', '15', '22']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, None]",['10']
155,10 finished I/O → ready queue,io_to_ready,10,IO0,"['23', '15', '22', '10']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, None]",[None]
155,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '22', '10']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['23', None]",[None]
155,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['22', '10']","['7', '11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['23', '15']",[None]
155,7 dispatched to IO0,dispatch_io,7,IO0,"['22', '10']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['23', '15']",['7']
157,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['22', '10', '23']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, '15']",['7']
157,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['22', '10', '23', '15']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, None]",['7']
157,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '23', '15']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['22', None]",['7']
157,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['23', '15']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['22', '10']",['7']
159,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '15', '22']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, '10']",['7']
159,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['23', '15', '22', '10']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, None]",['7']
159,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '22', '10']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['23', None]",['7']
159,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['22', '10']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['23', '15']",['7']
161,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['22', '10', '23']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, '15']",['7']
161,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['22', '10', '23', '15']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, None]",['7']
161,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '23', '15']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['22', None]",['7']
161,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['23', '15']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['22', '10']",['7']
163,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '15', '22']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, '10']",['7']
163,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['23', '15', '22', '10']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, None]",['7']
163,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '22', '10']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['23', None]",['7']
163,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['22', '10']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['23', '15']",['7']
164,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['22', '10', '15']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['23', None]",['7']
164,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['10', '15']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['23', '22']",['7']
165,24 added to ready queue,enqueue,24,,"['10', '15', '24']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","['23', '22']",['7']
165,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['10', '15', '24', '23']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20']","[None, '22']",['7']
165,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['10', '15', '24', '23']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22']","[None, None]",['7']
165,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['15', '24', '23']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22']","['10', None]",['7']
165,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['24', '23']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22']","['10', '15']",['7']
167,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['24', '23', '10']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22']","[None, '15']",['7']
167,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['24', '23', '10', '15']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22']","[None, None]",['7']
167,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '10', '15']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22']","['24', None]",['7']
167,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['10', '15']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22']","['24', '23']",['7']
169,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['10', '15', '24']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22']","[None, '23']",['7']
169,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['10', '15', '24', '23']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22']","[None, None]",['7']
169,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['15', '24', '23']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22']","['10', None]",['7']
169,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['24', '23']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22']","['10', '15']",['7']
170,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['24', '23']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","[None, '15']",['7']
170,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['23'],"['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","['24', '15']",['7']
171,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['23', '15']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","['24', None]",['7']
171,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['15'],"['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","['24', '23']",['7']
172,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['15', '24']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","[None, '23']",['7']
172,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['24'],"['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","['15', '23']",['7']
173,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '23']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","['15', None]",['7']
173,7 finished I/O → ready queue,io_to_ready,7,IO0,"['24', '23', '7']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","['15', None]",[None]
173,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '7']","['11', '12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","['15', '24']",[None]
173,11 dispatched to IO0,dispatch_io,11,IO0,"['23', '7']","['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","['15', '24']",['11']
174,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['23', '7', '15']","['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","[None, '24']",['11']
174,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['7', '15']","['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","['23', '24']",['11']
175,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['7', '15', '24']","['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","['23', None]",['11']
175,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['15', '24']","['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10']","['23', '7']",['11']
176,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['15', '24']","['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23']","[None, '7']",['11']
176,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['24'],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23']","['15', '7']",['11']
177,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['24', '7']","['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23']","['15', None]",['11']
177,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['7'],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23']","['15', '24']",['11']
178,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['7', '15']","['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23']","[None, '24']",['11']
178,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['15'],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23']","['7', '24']",['11']
179,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['15', '24']","['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23']","['7', None]",['11']
179,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['24'],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23']","['7', '15']",['11']
180,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['24', '7']","['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23']","[None, '15']",['11']
180,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['24', '7']","['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15']","[None, None]",['11']
180,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['7'],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15']","['24', None]",['11']
180,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15']","['24', '7']",['11']
181,7 finished CPU → wait queue,cpu_to_io,7,CPU1,[],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7']","['24', None]",['11']
182,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","[None, None]",['11']
185,25 added to ready queue,enqueue,25,,['25'],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","[None, None]",['11']
185,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', None]",['11']
187,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","[None, None]",['11']
187,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', None]",['11']
188,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', None]",[None]
188,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['12', '14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', '11']",[None]
188,12 dispatched to IO0,dispatch_io,12,IO0,[],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', '11']",['12']
189,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","[None, '11']",['12']
189,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', '11']",['12']
190,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","[None, '11']",['12']
190,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['25', '11']","['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","[None, None]",['12']
190,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['11'],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', None]",['12']
190,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', '11']",['12']
192,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","[None, '11']",['12']
192,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['25', '11']","['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","[None, None]",['12']
192,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['11'],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', None]",['12']
192,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', '11']",['12']
194,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","[None, '11']",['12']
194,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['25', '11']","['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","[None, None]",['12']
194,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['11'],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', None]",['12']
194,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', '11']",['12']
196,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","[None, '11']",['12']
196,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['25', '11']","['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","[None, None]",['12']
196,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['11'],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', None]",['12']
196,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24']","['25', '11']",['12']
198,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","[None, '11']",['12']
198,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","[None, None]",['12']
198,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","['11', None]",['12']
199,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","['11', None]",[None]
199,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['14', '1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","['11', '12']",[None]
199,14 dispatched to IO0,dispatch_io,14,IO0,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","['11', '12']",['14']
200,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","[None, '12']",['14']
200,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","['11', '12']",['14']
201,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","['11', None]",['14']
201,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","['11', '12']",['14']
202,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","[None, '12']",['14']
202,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","['11', '12']",['14']
203,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","['11', None]",['14']
203,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","['11', '12']",['14']
204,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","[None, '12']",['14']
204,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['11', '12']","['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","[None, None]",['14']
204,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['12'],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","['11', None]",['14']
204,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25']","['11', '12']",['14']
206,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11']","[None, '12']",['14']
206,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11']","[None, None]",['14']
206,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11']","['12', None]",['14']
207,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11']","[None, None]",['14']
207,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11']","['12', None]",['14']
209,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11']","[None, None]",['14']
209,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11']","['12', None]",['14']
211,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11']","[None, None]",['14']
211,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11']","['12', None]",['14']
213,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11']","[None, None]",['14']
213,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11']","['12', None]",['14']
215,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['14']
215,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",[None]
215,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['1', '16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['14', None]",[None]
215,1 dispatched to IO0,dispatch_io,1,IO0,[],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['14', None]",['1']
217,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['1']
217,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['14', None]",['1']
219,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['1']
219,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['14', None]",['1']
221,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,['14'],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['1']
221,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['14', None]",['1']
223,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['1']
223,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['14', None]",['1']
225,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['1']
225,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['14', None]",['1']
227,14 finished all bursts,finished,14,CPU0,[],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['1']
231,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",[None]
231,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['16', '5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['1', None]",[None]
231,16 dispatched to IO0,dispatch_io,16,IO0,[],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['1', None]",['16']
233,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['16']
233,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['1', None]",['16']
235,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['16']
235,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['1', None]",['16']
237,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['16']
237,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['1', None]",['16']
239,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['16']
239,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['1', None]",['16']
241,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['16']
241,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['1', None]",['16']
243,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","[None, None]",['16']
243,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12']","['1', None]",['16']
244,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1']","[None, None]",['16']
249,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1']","[None, None]",[None]
249,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['5', '2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1']","['16', None]",[None]
249,5 dispatched to IO0,dispatch_io,5,IO0,[],"['2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1']","['16', None]",['5']
251,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1']","[None, None]",['5']
251,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1']","['16', None]",['5']
252,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16']","[None, None]",['5']
255,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16']","[None, None]",[None]
255,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['2', '17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16']","['5', None]",[None]
255,2 dispatched to IO0,dispatch_io,2,IO0,[],"['17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16']","['5', None]",['2']
257,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16']","[None, None]",['2']
257,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16']","['5', None]",['2']
259,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16']","[None, None]",['2']
259,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16']","['5', None]",['2']
260,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5']","[None, None]",['2']
270,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5']","[None, None]",[None]
270,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['17', '21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5']","['2', None]",[None]
270,17 dispatched to IO0,dispatch_io,17,IO0,[],"['21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5']","['2', None]",['17']
272,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5']","[None, None]",['17']
272,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5']","['2', None]",['17']
274,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5']","[None, None]",['17']
274,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5']","['2', None]",['17']
276,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],"['21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","[None, None]",['17']
287,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","[None, None]",[None]
287,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['21', '13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","['17', None]",[None]
287,21 dispatched to IO0,dispatch_io,21,IO0,[],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","['17', None]",['21']
289,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","[None, None]",['21']
289,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","['17', None]",['21']
291,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","[None, None]",['21']
291,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","['17', None]",['21']
293,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","[None, None]",['21']
293,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","['17', None]",['21']
294,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","[None, None]",['21']
294,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","['17', None]",['21']
296,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","[None, None]",['21']
296,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","['17', None]",['21']
298,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","[None, None]",['21']
298,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","['17', None]",['21']
299,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","['17', None]",[None]
299,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['13', '18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","['17', '21']",[None]
299,13 dispatched to IO0,dispatch_io,13,IO0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","['17', '21']",['13']
300,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","[None, '21']",['13']
300,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2']","['17', '21']",['13']
301,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, '21']",['13']
301,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, None]",['13']
301,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', None]",['13']
303,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, None]",['13']
303,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', None]",['13']
304,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, None]",['13']
304,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', None]",['13']
306,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, None]",['13']
306,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', None]",['13']
308,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, None]",['13']
308,13 finished I/O → ready queue,io_to_ready,13,IO0,"['21', '13']","['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, None]",[None]
308,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['13'],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', None]",[None]
308,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['18', '3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', '13']",[None]
308,18 dispatched to IO0,dispatch_io,18,IO0,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', '13']",['18']
310,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, '13']",['18']
310,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['21', '13']","['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, None]",['18']
310,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['13'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', None]",['18']
310,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', '13']",['18']
312,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, '13']",['18']
312,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['21', '13']","['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, None]",['18']
312,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['13'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', None]",['18']
312,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', '13']",['18']
313,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, '13']",['18']
313,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', '13']",['18']
314,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', None]",['18']
314,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', '13']",['18']
315,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, '13']",['18']
315,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', '13']",['18']
316,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', None]",['18']
316,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', '13']",['18']
317,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, '13']",['18']
317,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', '13']",['18']
318,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, '13']",['18']
318,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['21', '13']","['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, None]",['18']
318,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['13'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', None]",['18']
318,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', '13']",['18']
320,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, '13']",['18']
320,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['21', '13']","['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","[None, None]",['18']
320,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['13'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', None]",['18']
320,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17']","['21', '13']",['18']
322,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","[None, '13']",['18']
322,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","[None, None]",['18']
322,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['13', None]",['18']
324,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","[None, None]",['18']
324,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['13', None]",['18']
326,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","[None, None]",['18']
326,18 finished I/O → ready queue,io_to_ready,18,IO0,"['13', '18']","['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","[None, None]",[None]
326,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['18'],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['13', None]",[None]
326,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['3', '19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['13', '18']",[None]
326,3 dispatched to IO0,dispatch_io,3,IO0,[],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['13', '18']",['3']
327,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","[None, '18']",['3']
327,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['13', '18']",['3']
328,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['13', None]",['3']
328,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['13', '18']",['3']
329,13 finished all bursts,finished,13,CPU0,[],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","[None, '18']",['3']
330,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","[None, None]",['3']
330,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['18', None]",['3']
331,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","[None, None]",['3']
331,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['18', None]",['3']
333,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","[None, None]",['3']
333,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['18', None]",['3']
335,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","[None, None]",['3']
335,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['18', None]",['3']
337,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","[None, None]",['3']
337,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21']","['18', None]",['3']
338,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18']","[None, None]",['3']
347,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18']","[None, None]",[None]
347,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['19', '8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18']","['3', None]",[None]
347,19 dispatched to IO0,dispatch_io,19,IO0,[],"['8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18']","['3', None]",['19']
349,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18']","[None, None]",['19']
349,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18']","['3', None]",['19']
351,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18']","[None, None]",['19']
351,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18']","['3', None]",['19']
353,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18']","[None, None]",['19']
353,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18']","['3', None]",['19']
354,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],"['8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3']","[None, None]",['19']
367,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3']","[None, None]",[None]
367,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['8', '20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3']","['19', None]",[None]
367,8 dispatched to IO0,dispatch_io,8,IO0,[],"['20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3']","['19', None]",['8']
369,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3']","[None, None]",['8']
369,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3']","['19', None]",['8']
371,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19']","[None, None]",['8']
381,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19']","[None, None]",[None]
381,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['20', '22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19']","['8', None]",[None]
381,20 dispatched to IO0,dispatch_io,20,IO0,[],"['22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19']","['8', None]",['20']
383,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19']","[None, None]",['20']
383,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19']","['8', None]",['20']
385,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8']","[None, None]",['20']
385,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8']","[None, None]",[None]
385,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['22', '10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8']","['20', None]",[None]
385,22 dispatched to IO0,dispatch_io,22,IO0,[],"['10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8']","['20', None]",['22']
387,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8']","[None, None]",['22']
387,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8']","['20', None]",['22']
389,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8']","[None, None]",['22']
389,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8']","['20', None]",['22']
391,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20']","[None, None]",['22']
400,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20']","[None, None]",[None]
400,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['10', '23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20']","['22', None]",[None]
400,10 dispatched to IO0,dispatch_io,10,IO0,[],"['23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20']","['22', None]",['10']
402,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20']","[None, None]",['10']
402,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20']","['22', None]",['10']
403,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22']","[None, None]",['10']
421,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22']","[None, None]",[None]
421,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['23', '15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22']","['10', None]",[None]
421,23 dispatched to IO0,dispatch_io,23,IO0,[],"['15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22']","['10', None]",['23']
423,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22']","[None, None]",['23']
423,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22']","['10', None]",['23']
425,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22']","[None, None]",['23']
425,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22']","['10', None]",['23']
427,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22']","[None, None]",['23']
427,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22']","['10', None]",['23']
429,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10']","[None, None]",['23']
440,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10']","[None, None]",[None]
440,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['15', '7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10']","['23', None]",[None]
440,15 dispatched to IO0,dispatch_io,15,IO0,[],"['7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10']","['23', None]",['15']
442,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23']","[None, None]",['15']
449,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23']","[None, None]",[None]
449,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['7', '24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23']","['15', None]",[None]
449,7 dispatched to IO0,dispatch_io,7,IO0,[],"['24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23']","['15', None]",['7']
451,15 finished all bursts,finished,15,CPU0,[],"['24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23']","[None, None]",['7']
467,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23']","[None, None]",[None]
467,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['24', '25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23']","['7', None]",[None]
467,24 dispatched to IO0,dispatch_io,24,IO0,[],"['25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23']","['7', None]",['24']
469,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23']","[None, None]",['24']
469,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23']","['7', None]",['24']
471,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23']","[None, None]",['24']
471,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23']","['7', None]",['24']
473,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",['24']
482,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",[None]
482,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['25', '11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['24', None]",[None]
482,25 dispatched to IO0,dispatch_io,25,IO0,[],"['11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['24', None]",['25']
484,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",['25']
484,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['24', None]",['25']
485,24 finished all bursts,finished,24,CPU0,[],"['11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",['25']
494,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",[None]
494,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['11', '12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['25', None]",[None]
494,11 dispatched to IO0,dispatch_io,11,IO0,[],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['25', None]",['11']
496,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",['11']
496,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['25', None]",['11']
498,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",['11']
498,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['25', None]",['11']
500,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",['11']
500,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['25', None]",['11']
502,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",['11']
502,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['25', None]",['11']
503,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",['11']
503,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['25', None]",['11']
505,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",['11']
505,11 finished I/O → ready queue,io_to_ready,11,IO0,"['25', '11']","['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",[None]
505,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['11'],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['25', None]",[None]
505,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['12', '1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['25', '11']",[None]
505,12 dispatched to IO0,dispatch_io,12,IO0,[],"['1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['25', '11']",['12']
507,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, '11']",['12']
507,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['25', '11']","['1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","[None, None]",['12']
507,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['11'],"['1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['25', None]",['12']
507,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7']","['25', '11']",['12']
508,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","[None, '11']",['12']
509,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","[None, None]",['12']
509,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","['11', None]",['12']
511,11 finished all bursts,finished,11,CPU0,[],"['1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","[None, None]",['12']
523,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","[None, None]",[None]
523,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['1', '16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","['12', None]",[None]
523,1 dispatched to IO0,dispatch_io,1,IO0,[],"['16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","['12', None]",['1']
525,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","[None, None]",['1']
525,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","['12', None]",['1']
527,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","[None, None]",['1']
527,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","['12', None]",['1']
529,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","[None, None]",['1']
529,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25']","['12', None]",['1']
530,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","[None, None]",['1']
541,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","[None, None]",[None]
541,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['16', '5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","['1', None]",[None]
541,16 dispatched to IO0,dispatch_io,16,IO0,[],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","['1', None]",['16']
543,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","[None, None]",['16']
543,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","['1', None]",['16']
545,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","[None, None]",['16']
545,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","['1', None]",['16']
547,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","[None, None]",['16']
547,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","['1', None]",['16']
549,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","[None, None]",['16']
549,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","['1', None]",['16']
551,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","[None, None]",['16']
551,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","['1', None]",['16']
553,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","[None, None]",['16']
553,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","['1', None]",['16']
555,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","[None, None]",['16']
555,16 finished I/O → ready queue,io_to_ready,16,IO0,"['1', '16']","['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","[None, None]",[None]
555,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['16'],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","['1', None]",[None]
555,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['5', '2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","['1', '16']",[None]
555,5 dispatched to IO0,dispatch_io,5,IO0,[],"['2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","['1', '16']",['5']
556,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","[None, '16']",['5']
556,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12']","['1', '16']",['5']
557,16 finished CPU → wait queue,cpu_to_io,16,CPU1,[],"['2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16']","['1', None]",['5']
558,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16']","[None, None]",['5']
558,5 finished I/O → ready queue,io_to_ready,5,IO0,"['1', '5']","['2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16']","[None, None]",[None]
558,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['5'],"['2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16']","['1', None]",[None]
558,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['2', '17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16']","['1', '5']",[None]
558,2 dispatched to IO0,dispatch_io,2,IO0,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16']","['1', '5']",['2']
560,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16']","[None, '5']",['2']
560,5 finished CPU → wait queue,cpu_to_io,5,CPU1,['1'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, None]",['2']
560,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",['2']
562,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, None]",['2']
562,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",['2']
564,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, None]",['2']
564,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",['2']
566,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, None]",['2']
566,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",['2']
568,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, None]",['2']
568,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",['2']
570,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, None]",['2']
570,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",['2']
572,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, None]",['2']
572,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",['2']
574,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, None]",['2']
574,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",['2']
576,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, None]",['2']
576,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",['2']
578,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, None]",['2']
578,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",['2']
580,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, None]",['2']
580,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",['2']
581,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",[None]
581,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['17', '21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', '2']",[None]
581,17 dispatched to IO0,dispatch_io,17,IO0,[],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', '2']",['17']
582,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, '2']",['17']
582,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', '2']",['17']
583,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', None]",['17']
583,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","['1', '2']",['17']
584,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5']","[None, '2']",['17']
584,2 finished CPU → wait queue,cpu_to_io,2,CPU1,['1'],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","[None, None]",['17']
584,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', None]",['17']
586,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","[None, None]",['17']
586,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', None]",['17']
588,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","[None, None]",['17']
588,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', None]",['17']
590,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","[None, None]",['17']
590,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', None]",['17']
592,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","[None, None]",['17']
592,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', None]",['17']
593,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', None]",[None]
593,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['21', '18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', '17']",[None]
593,21 dispatched to IO0,dispatch_io,21,IO0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', '17']",['21']
594,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","[None, '17']",['21']
594,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', '17']",['21']
595,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', None]",['21']
595,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', '17']",['21']
596,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","[None, '17']",['21']
596,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', '17']",['21']
597,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', None]",['21']
597,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', '17']",['21']
598,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","[None, '17']",['21']
598,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', '17']",['21']
599,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', None]",['21']
599,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","['1', '17']",['21']
600,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2']","[None, '17']",['21']
600,17 finished CPU → wait queue,cpu_to_io,17,CPU1,['1'],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17']","[None, None]",['21']
600,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17']","['1', None]",['21']
602,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17']","[None, None]",['21']
602,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17']","['1', None]",['21']
603,1 finished all bursts,finished,1,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17']","[None, None]",['21']
606,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17']","[None, None]",[None]
606,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17']","['21', None]",[None]
606,18 dispatched to IO0,dispatch_io,18,IO0,[],"['3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17']","['21', None]",['18']
608,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17']","[None, None]",['18']
608,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17']","['21', None]",['18']
609,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, None]",['18']
616,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, None]",[None]
616,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['3', '19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",[None]
616,3 dispatched to IO0,dispatch_io,3,IO0,[],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",['3']
618,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, None]",['3']
618,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",['3']
620,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, None]",['3']
620,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",['3']
622,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, None]",['3']
622,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",['3']
623,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, None]",['3']
623,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",['3']
625,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, None]",['3']
625,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",['3']
627,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, None]",['3']
627,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",['3']
628,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, None]",['3']
628,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",['3']
629,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",[None]
629,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['19', '8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', '3']",[None]
629,19 dispatched to IO0,dispatch_io,19,IO0,[],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', '3']",['19']
630,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, '3']",['19']
630,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', '3']",['19']
631,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",['19']
631,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', '3']",['19']
632,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, '3']",['19']
632,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', '3']",['19']
633,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",['19']
633,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', '3']",['19']
634,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, '3']",['19']
634,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', '3']",['19']
635,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,['3'],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', None]",['19']
635,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', '3']",['19']
636,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","[None, '3']",['19']
636,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21']","['18', '3']",['19']
637,3 finished CPU → wait queue,cpu_to_io,3,CPU1,[],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3']","['18', None]",['19']
638,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3']","[None, None]",['19']
638,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3']","['18', None]",['19']
639,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3']","['18', None]",[None]
639,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['8', '20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3']","['18', '19']",[None]
639,8 dispatched to IO0,dispatch_io,8,IO0,[],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3']","['18', '19']",['8']
640,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3']","[None, '19']",['8']
640,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3']","['18', '19']",['8']
641,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,['19'],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3']","['18', None]",['8']
641,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3']","['18', '19']",['8']
642,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18']","[None, '19']",['8']
643,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,['19'],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18']","[None, None]",['8']
643,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18']","['19', None]",['8']
645,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18']","[None, None]",['8']
645,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18']","['19', None]",['8']
647,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['8']
651,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",[None]
651,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['20', '22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",[None]
651,20 dispatched to IO0,dispatch_io,20,IO0,[],"['22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",['20']
653,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['20']
653,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",['20']
655,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,['8'],"['22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['20']
655,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",['20']
656,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",[None]
656,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['22', '10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', '20']",[None]
656,22 dispatched to IO0,dispatch_io,22,IO0,[],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', '20']",['22']
657,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, '20']",['22']
657,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', '20']",['22']
658,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",['22']
658,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', '20']",['22']
659,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,['8'],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, '20']",['22']
659,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['8', '20']","['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['22']
659,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['20'],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",['22']
659,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', '20']",['22']
661,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, '20']",['22']
661,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['8', '20']","['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['22']
661,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['20'],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",['22']
661,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', '20']",['22']
662,20 finished all bursts,finished,20,CPU1,[],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",['22']
663,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['22']
663,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",['22']
665,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,['8'],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['22']
665,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",['22']
667,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['22']
667,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",['22']
669,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['22']
669,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['8', None]",['22']
670,8 finished all bursts,finished,8,CPU0,[],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['22']
674,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",[None]
674,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['10', '23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['22', None]",[None]
674,10 dispatched to IO0,dispatch_io,10,IO0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['22', None]",['10']
676,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['10']
676,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['22', None]",['10']
678,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['10']
678,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['22', None]",['10']
680,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['10']
680,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['22', None]",['10']
682,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['10']
682,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['22', None]",['10']
683,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['10']
683,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['22', None]",['10']
685,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['10']
685,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['22', None]",['10']
687,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['10']
687,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['22', None]",['10']
689,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['10']
689,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['22', None]",['10']
691,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['10']
691,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['22', None]",['10']
693,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","[None, None]",['10']
693,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19']","['22', None]",['10']
695,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","[None, None]",['10']
699,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","[None, None]",[None]
699,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['23', '7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","['10', None]",[None]
699,23 dispatched to IO0,dispatch_io,23,IO0,[],"['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","['10', None]",['23']
701,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","[None, None]",['23']
701,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","['10', None]",['23']
703,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","[None, None]",['23']
703,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","['10', None]",['23']
705,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","[None, None]",['23']
705,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","['10', None]",['23']
707,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","[None, None]",['23']
707,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","['10', None]",['23']
709,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","[None, None]",['23']
709,23 finished I/O → ready queue,io_to_ready,23,IO0,"['10', '23']","['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","[None, None]",[None]
709,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['23'],"['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","['10', None]",[None]
709,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['7', '25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","['10', '23']",[None]
709,7 dispatched to IO0,dispatch_io,7,IO0,[],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22']","['10', '23']",['7']
710,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","[None, '23']",['7']
711,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","[None, None]",['7']
711,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","['23', None]",['7']
713,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","[None, None]",['7']
713,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","['23', None]",['7']
714,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","[None, None]",['7']
714,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","['23', None]",['7']
716,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","[None, None]",['7']
716,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","['23', None]",['7']
718,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","[None, None]",['7']
718,7 finished I/O → ready queue,io_to_ready,7,IO0,"['23', '7']","['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","[None, None]",[None]
718,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['7'],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","['23', None]",[None]
718,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['25', '12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","['23', '7']",[None]
718,25 dispatched to IO0,dispatch_io,25,IO0,[],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","['23', '7']",['25']
720,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","[None, '7']",['25']
720,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['23', '7']","['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","[None, None]",['25']
720,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['7'],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","['23', None]",['25']
720,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","['23', '7']",['25']
722,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","[None, '7']",['25']
722,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['23', '7']","['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","[None, None]",['25']
722,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['7'],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","['23', None]",['25']
722,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","['23', '7']",['25']
723,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","[None, '7']",['25']
723,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10']","['23', '7']",['25']
724,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23']","[None, '7']",['25']
724,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,['7'],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23']","[None, None]",['25']
724,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23']","['7', None]",['25']
726,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23']","[None, None]",['25']
726,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23']","['7', None]",['25']
728,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23']","[None, None]",['25']
728,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23']","['7', None]",['25']
729,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7']","[None, None]",['25']
732,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7']","[None, None]",[None]
732,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7']","['25', None]",[None]
732,12 dispatched to IO0,dispatch_io,12,IO0,[],"['16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7']","['25', None]",['12']
734,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7']","[None, None]",['12']
734,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7']","['25', None]",['12']
736,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7']","[None, None]",['12']
736,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7']","['25', None]",['12']
738,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",['12']
755,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",[None]
755,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['16', '5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['12', None]",[None]
755,16 dispatched to IO0,dispatch_io,16,IO0,[],"['5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['12', None]",['16']
757,12 finished all bursts,finished,12,CPU0,[],"['5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",['16']
775,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",[None]
775,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['5', '2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['16', None]",[None]
775,5 dispatched to IO0,dispatch_io,5,IO0,[],"['2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['16', None]",['5']
777,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",['5']
777,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['16', None]",['5']
779,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",['5']
779,5 finished I/O → ready queue,io_to_ready,5,IO0,"['16', '5']","['2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",[None]
779,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['5'],"['2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['16', None]",[None]
779,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['2', '17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['16', '5']",[None]
779,2 dispatched to IO0,dispatch_io,2,IO0,[],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['16', '5']",['2']
780,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, '5']",['2']
780,5 finished all bursts,finished,5,CPU1,['16'],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",['2']
780,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['16', None]",['2']
782,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",['2']
782,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['16', None]",['2']
784,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",['2']
784,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['16', None]",['2']
786,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",['2']
786,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['16', None]",['2']
788,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",['2']
788,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['16', None]",['2']
790,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","[None, None]",['2']
790,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25']","['16', None]",['2']
792,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25', '16']","[None, None]",['2']
794,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25', '16']","[None, None]",[None]
794,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['17', '21', '3', '18', '19', '22', '10', '23', '7', '25', '16']","['2', None]",[None]
794,17 dispatched to IO0,dispatch_io,17,IO0,[],"['21', '3', '18', '19', '22', '10', '23', '7', '25', '16']","['2', None]",['17']
796,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['21', '3', '18', '19', '22', '10', '23', '7', '25', '16']","[None, None]",['17']
796,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['21', '3', '18', '19', '22', '10', '23', '7', '25', '16']","['2', None]",['17']
798,2 finished all bursts,finished,2,CPU0,[],"['21', '3', '18', '19', '22', '10', '23', '7', '25', '16']","[None, None]",['17']
809,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['21', '3', '18', '19', '22', '10', '23', '7', '25', '16']","[None, None]",[None]
809,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['21', '3', '18', '19', '22', '10', '23', '7', '25', '16']","['17', None]",[None]
809,21 dispatched to IO0,dispatch_io,21,IO0,[],"['3', '18', '19', '22', '10', '23', '7', '25', '16']","['17', None]",['21']
811,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['3', '18', '19', '22', '10', '23', '7', '25', '16']","[None, None]",['21']
811,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['3', '18', '19', '22', '10', '23', '7', '25', '16']","['17', None]",['21']
813,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['3', '18', '19', '22', '10', '23', '7', '25', '16']","[None, None]",['21']
813,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['3', '18', '19', '22', '10', '23', '7', '25', '16']","['17', None]",['21']
815,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['3', '18', '19', '22', '10', '23', '7', '25', '16', '17']","[None, None]",['21']
826,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['3', '18', '19', '22', '10', '23', '7', '25', '16', '17']","[None, None]",[None]
826,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['3', '18', '19', '22', '10', '23', '7', '25', '16', '17']","['21', None]",[None]
826,3 dispatched to IO0,dispatch_io,3,IO0,[],"['18', '19', '22', '10', '23', '7', '25', '16', '17']","['21', None]",['3']
828,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['18', '19', '22', '10', '23', '7', '25', '16', '17']","[None, None]",['3']
828,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '19', '22', '10', '23', '7', '25', '16', '17']","['21', None]",['3']
830,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['18', '19', '22', '10', '23', '7', '25', '16', '17']","[None, None]",['3']
830,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '19', '22', '10', '23', '7', '25', '16', '17']","['21', None]",['3']
832,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['18', '19', '22', '10', '23', '7', '25', '16', '17']","[None, None]",['3']
832,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '19', '22', '10', '23', '7', '25', '16', '17']","['21', None]",['3']
833,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['18', '19', '22', '10', '23', '7', '25', '16', '17', '21']","[None, None]",['3']
845,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['18', '19', '22', '10', '23', '7', '25', '16', '17', '21']","[None, None]",[None]
845,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['18', '19', '22', '10', '23', '7', '25', '16', '17', '21']","['3', None]",[None]
845,18 dispatched to IO0,dispatch_io,18,IO0,[],"['19', '22', '10', '23', '7', '25', '16', '17', '21']","['3', None]",['18']
847,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['19', '22', '10', '23', '7', '25', '16', '17', '21']","[None, None]",['18']
847,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['19', '22', '10', '23', '7', '25', '16', '17', '21']","['3', None]",['18']
849,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],"['19', '22', '10', '23', '7', '25', '16', '17', '21', '3']","[None, None]",['18']
876,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['19', '22', '10', '23', '7', '25', '16', '17', '21', '3']","[None, None]",[None]
876,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '22', '10', '23', '7', '25', '16', '17', '21', '3']","['18', None]",[None]
876,19 dispatched to IO0,dispatch_io,19,IO0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","['18', None]",['19']
878,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","[None, None]",['19']
878,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","['18', None]",['19']
880,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","[None, None]",['19']
880,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","['18', None]",['19']
882,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","[None, None]",['19']
882,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","['18', None]",['19']
884,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","[None, None]",['19']
884,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","['18', None]",['19']
885,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","[None, None]",['19']
885,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","['18', None]",['19']
887,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","[None, None]",['19']
887,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","['18', None]",['19']
889,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","[None, None]",['19']
889,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","['18', None]",['19']
891,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","[None, None]",['19']
891,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","['18', None]",['19']
893,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","[None, None]",['19']
893,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","['18', None]",['19']
895,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","[None, None]",['19']
895,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3']","['18', None]",['19']
896,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3', '18']","[None, None]",['19']
896,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['22', '10', '23', '7', '25', '16', '17', '21', '3', '18']","[None, None]",[None]
896,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['22', '10', '23', '7', '25', '16', '17', '21', '3', '18']","['19', None]",[None]
896,22 dispatched to IO0,dispatch_io,22,IO0,[],"['10', '23', '7', '25', '16', '17', '21', '3', '18']","['19', None]",['22']
898,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['10', '23', '7', '25', '16', '17', '21', '3', '18']","[None, None]",['22']
898,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['10', '23', '7', '25', '16', '17', '21', '3', '18']","['19', None]",['22']
900,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['10', '23', '7', '25', '16', '17', '21', '3', '18']","[None, None]",['22']
900,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['10', '23', '7', '25', '16', '17', '21', '3', '18']","['19', None]",['22']
902,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['10', '23', '7', '25', '16', '17', '21', '3', '18']","[None, None]",['22']
902,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['10', '23', '7', '25', '16', '17', '21', '3', '18']","['19', None]",['22']
903,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['10', '23', '7', '25', '16', '17', '21', '3', '18', '19']","[None, None]",['22']
917,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['10', '23', '7', '25', '16', '17', '21', '3', '18', '19']","[None, None]",[None]
917,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['10', '23', '7', '25', '16', '17', '21', '3', '18', '19']","['22', None]",[None]
917,10 dispatched to IO0,dispatch_io,10,IO0,[],"['23', '7', '25', '16', '17', '21', '3', '18', '19']","['22', None]",['10']
919,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '7', '25', '16', '17', '21', '3', '18', '19']","[None, None]",['10']
919,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '16', '17', '21', '3', '18', '19']","['22', None]",['10']
921,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '7', '25', '16', '17', '21', '3', '18', '19']","[None, None]",['10']
921,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '16', '17', '21', '3', '18', '19']","['22', None]",['10']
922,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['23', '7', '25', '16', '17', '21', '3', '18', '19']","[None, None]",['10']
922,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '16', '17', '21', '3', '18', '19']","['22', None]",['10']
924,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '7', '25', '16', '17', '21', '3', '18', '19']","[None, None]",['10']
924,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '16', '17', '21', '3', '18', '19']","['22', None]",['10']
926,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '7', '25', '16', '17', '21', '3', '18', '19']","[None, None]",['10']
926,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '7', '25', '16', '17', '21', '3', '18', '19']","['22', None]",['10']
928,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['23', '7', '25', '16', '17', '21', '3', '18', '19', '22']","[None, None]",['10']
941,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['23', '7', '25', '16', '17', '21', '3', '18', '19', '22']","[None, None]",[None]
941,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['23', '7', '25', '16', '17', '21', '3', '18', '19', '22']","['10', None]",[None]
941,23 dispatched to IO0,dispatch_io,23,IO0,[],"['7', '25', '16', '17', '21', '3', '18', '19', '22']","['10', None]",['23']
943,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '25', '16', '17', '21', '3', '18', '19', '22']","[None, None]",['23']
943,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '25', '16', '17', '21', '3', '18', '19', '22']","['10', None]",['23']
945,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '25', '16', '17', '21', '3', '18', '19', '22']","[None, None]",['23']
945,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '25', '16', '17', '21', '3', '18', '19', '22']","['10', None]",['23']
947,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '25', '16', '17', '21', '3', '18', '19', '22']","[None, None]",['23']
947,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '25', '16', '17', '21', '3', '18', '19', '22']","['10', None]",['23']
949,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '25', '16', '17', '21', '3', '18', '19', '22']","[None, None]",['23']
949,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '25', '16', '17', '21', '3', '18', '19', '22']","['10', None]",['23']
950,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['7', '25', '16', '17', '21', '3', '18', '19', '22']","['10', None]",[None]
950,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['7', '25', '16', '17', '21', '3', '18', '19', '22']","['10', '23']",[None]
950,7 dispatched to IO0,dispatch_io,7,IO0,[],"['25', '16', '17', '21', '3', '18', '19', '22']","['10', '23']",['7']
951,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '16', '17', '21', '3', '18', '19', '22']","[None, '23']",['7']
951,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['25', '16', '17', '21', '3', '18', '19', '22']","['10', '23']",['7']
952,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['25', '16', '17', '21', '3', '18', '19', '22']","['10', None]",['7']
952,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['25', '16', '17', '21', '3', '18', '19', '22']","['10', '23']",['7']
953,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '16', '17', '21', '3', '18', '19', '22']","[None, '23']",['7']
953,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['25', '16', '17', '21', '3', '18', '19', '22']","['10', '23']",['7']
954,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['25', '16', '17', '21', '3', '18', '19', '22']","[None, '23']",['7']
954,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['10', '23']","['25', '16', '17', '21', '3', '18', '19', '22']","[None, None]",['7']
954,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['23'],"['25', '16', '17', '21', '3', '18', '19', '22']","['10', None]",['7']
954,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['25', '16', '17', '21', '3', '18', '19', '22']","['10', '23']",['7']
956,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '16', '17', '21', '3', '18', '19', '22']","[None, '23']",['7']
956,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['10', '23']","['25', '16', '17', '21', '3', '18', '19', '22']","[None, None]",['7']
956,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['23'],"['25', '16', '17', '21', '3', '18', '19', '22']","['10', None]",['7']
956,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['25', '16', '17', '21', '3', '18', '19', '22']","['10', '23']",['7']
957,23 finished CPU → wait queue,cpu_to_io,23,CPU1,[],"['25', '16', '17', '21', '3', '18', '19', '22', '23']","['10', None]",['7']
958,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '16', '17', '21', '3', '18', '19', '22', '23']","[None, None]",['7']
958,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['25', '16', '17', '21', '3', '18', '19', '22', '23']","['10', None]",['7']
960,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '16', '17', '21', '3', '18', '19', '22', '23']","[None, None]",['7']
960,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['25', '16', '17', '21', '3', '18', '19', '22', '23']","['10', None]",['7']
962,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '16', '17', '21', '3', '18', '19', '22', '23']","[None, None]",['7']
962,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['25', '16', '17', '21', '3', '18', '19', '22', '23']","['10', None]",['7']
964,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '16', '17', '21', '3', '18', '19', '22', '23']","[None, None]",['7']
964,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['25', '16', '17', '21', '3', '18', '19', '22', '23']","['10', None]",['7']
965,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['25', '16', '17', '21', '3', '18', '19', '22', '23', '10']","[None, None]",['7']
965,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['25', '16', '17', '21', '3', '18', '19', '22', '23', '10']","[None, None]",[None]
965,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['25', '16', '17', '21', '3', '18', '19', '22', '23', '10']","['7', None]",[None]
965,25 dispatched to IO0,dispatch_io,25,IO0,[],"['16', '17', '21', '3', '18', '19', '22', '23', '10']","['7', None]",['25']
967,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['16', '17', '21', '3', '18', '19', '22', '23', '10', '7']","[None, None]",['25']
984,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['16', '17', '21', '3', '18', '19', '22', '23', '10', '7']","[None, None]",[None]
984,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['16', '17', '21', '3', '18', '19', '22', '23', '10', '7']","['25', None]",[None]
984,16 dispatched to IO0,dispatch_io,16,IO0,[],"['17', '21', '3', '18', '19', '22', '23', '10', '7']","['25', None]",['16']
986,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['17', '21', '3', '18', '19', '22', '23', '10', '7']","[None, None]",['16']
986,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['17', '21', '3', '18', '19', '22', '23', '10', '7']","['25', None]",['16']
987,25 finished all bursts,finished,25,CPU0,[],"['17', '21', '3', '18', '19', '22', '23', '10', '7']","[None, None]",['16']
996,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['17', '21', '3', '18', '19', '22', '23', '10', '7']","[None, None]",[None]
996,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '21', '3', '18', '19', '22', '23', '10', '7']","['16', None]",[None]
996,17 dispatched to IO0,dispatch_io,17,IO0,[],"['21', '3', '18', '19', '22', '23', '10', '7']","['16', None]",['17']
998,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['21', '3', '18', '19', '22', '23', '10', '7']","[None, None]",['17']
998,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['21', '3', '18', '19', '22', '23', '10', '7']","['16', None]",['17']
1000,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['21', '3', '18', '19', '22', '23', '10', '7']","[None, None]",['17']
1000,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['21', '3', '18', '19', '22', '23', '10', '7']","['16', None]",['17']
1002,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['21', '3', '18', '19', '22', '23', '10', '7']","[None, None]",['17']
1002,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['21', '3', '18', '19', '22', '23', '10', '7']","['16', None]",['17']
1004,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['21', '3', '18', '19', '22', '23', '10', '7']","[None, None]",['17']
1004,17 finished I/O → ready queue,io_to_ready,17,IO0,"['16', '17']","['21', '3', '18', '19', '22', '23', '10', '7']","[None, None]",[None]
1004,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['17'],"['21', '3', '18', '19', '22', '23', '10', '7']","['16', None]",[None]
1004,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['21', '3', '18', '19', '22', '23', '10', '7']","['16', '17']",[None]
1004,21 dispatched to IO0,dispatch_io,21,IO0,[],"['3', '18', '19', '22', '23', '10', '7']","['16', '17']",['21']
1006,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['3', '18', '19', '22', '23', '10', '7']","[None, '17']",['21']
1006,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['16', '17']","['3', '18', '19', '22', '23', '10', '7']","[None, None]",['21']
1006,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['17'],"['3', '18', '19', '22', '23', '10', '7']","['16', None]",['21']
1006,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['3', '18', '19', '22', '23', '10', '7']","['16', '17']",['21']
1007,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['3', '18', '19', '22', '23', '10', '7', '16']","[None, '17']",['21']
1008,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['3', '18', '19', '22', '23', '10', '7', '16']","[None, None]",['21']
1008,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['3', '18', '19', '22', '23', '10', '7', '16']","['17', None]",['21']
1010,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['3', '18', '19', '22', '23', '10', '7', '16']","[None, None]",['21']
1010,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['3', '18', '19', '22', '23', '10', '7', '16']","['17', None]",['21']
1012,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['3', '18', '19', '22', '23', '10', '7', '16']","[None, None]",['21']
1012,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['3', '18', '19', '22', '23', '10', '7', '16']","['17', None]",['21']
1014,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['3', '18', '19', '22', '23', '10', '7', '16', '17']","[None, None]",['21']
1025,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['3', '18', '19', '22', '23', '10', '7', '16', '17']","[None, None]",[None]
1025,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['3', '18', '19', '22', '23', '10', '7', '16', '17']","['21', None]",[None]
1025,3 dispatched to IO0,dispatch_io,3,IO0,[],"['18', '19', '22', '23', '10', '7', '16', '17']","['21', None]",['3']
1027,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['18', '19', '22', '23', '10', '7', '16', '17']","[None, None]",['3']
1027,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '19', '22', '23', '10', '7', '16', '17']","['21', None]",['3']
1029,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['18', '19', '22', '23', '10', '7', '16', '17']","[None, None]",['3']
1029,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '19', '22', '23', '10', '7', '16', '17']","['21', None]",['3']
1031,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['18', '19', '22', '23', '10', '7', '16', '17']","[None, None]",['3']
1031,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '19', '22', '23', '10', '7', '16', '17']","['21', None]",['3']
1032,21 finished all bursts,finished,21,CPU0,[],"['18', '19', '22', '23', '10', '7', '16', '17']","[None, None]",['3']
1048,3 finished all bursts,finished,3,IO0,[],"['18', '19', '22', '23', '10', '7', '16', '17']","[None, None]",[None]
1048,18 dispatched to IO0,dispatch_io,18,IO0,[],"['19', '22', '23', '10', '7', '16', '17']","[None, None]",['18']
1057,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['19', '22', '23', '10', '7', '16', '17']","[None, None]",[None]
1057,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '22', '23', '10', '7', '16', '17']","['18', None]",[None]
1057,19 dispatched to IO0,dispatch_io,19,IO0,[],"['22', '23', '10', '7', '16', '17']","['18', None]",['19']
1059,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '23', '10', '7', '16', '17']","[None, None]",['19']
1059,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '23', '10', '7', '16', '17']","['18', None]",['19']
1061,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '23', '10', '7', '16', '17']","[None, None]",['19']
1061,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '23', '10', '7', '16', '17']","['18', None]",['19']
1063,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '23', '10', '7', '16', '17']","[None, None]",['19']
1063,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '23', '10', '7', '16', '17']","['18', None]",['19']
1065,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['22', '23', '10', '7', '16', '17']","[None, None]",['19']
1065,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '23', '10', '7', '16', '17']","['18', None]",['19']
1067,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '23', '10', '7', '16', '17']","[None, None]",['19']
1067,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '23', '10', '7', '16', '17']","['18', None]",['19']
1069,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '23', '10', '7', '16', '17']","[None, None]",['19']
1069,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '23', '10', '7', '16', '17']","['18', None]",['19']
1071,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '23', '10', '7', '16', '17']","[None, None]",['19']
1071,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '23', '10', '7', '16', '17']","['18', None]",['19']
1073,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '23', '10', '7', '16', '17']","[None, None]",['19']
1073,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '23', '10', '7', '16', '17']","['18', None]",['19']
1074,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['22', '23', '10', '7', '16', '17', '18']","[None, None]",['19']
1080,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['22', '23', '10', '7', '16', '17', '18']","[None, None]",[None]
1080,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['22', '23', '10', '7', '16', '17', '18']","['19', None]",[None]
1080,22 dispatched to IO0,dispatch_io,22,IO0,[],"['23', '10', '7', '16', '17', '18']","['19', None]",['22']
1082,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['23', '10', '7', '16', '17', '18']","[None, None]",['22']
1082,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['23', '10', '7', '16', '17', '18']","['19', None]",['22']
1084,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['23', '10', '7', '16', '17', '18']","[None, None]",['22']
1084,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['23', '10', '7', '16', '17', '18']","['19', None]",['22']
1086,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['23', '10', '7', '16', '17', '18']","[None, None]",['22']
1086,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['23', '10', '7', '16', '17', '18']","['19', None]",['22']
1088,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['23', '10', '7', '16', '17', '18']","[None, None]",['22']
1088,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['23', '10', '7', '16', '17', '18']","['19', None]",['22']
1090,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['23', '10', '7', '16', '17', '18', '19']","[None, None]",['22']
1093,22 finished all bursts,finished,22,IO0,[],"['23', '10', '7', '16', '17', '18', '19']","[None, None]",[None]
1093,23 dispatched to IO0,dispatch_io,23,IO0,[],"['10', '7', '16', '17', '18', '19']","[None, None]",['23']
1104,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['10', '7', '16', '17', '18', '19']","[None, None]",[None]
1104,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['10', '7', '16', '17', '18', '19']","['23', None]",[None]
1104,10 dispatched to IO0,dispatch_io,10,IO0,[],"['7', '16', '17', '18', '19']","['23', None]",['10']
1106,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['7', '16', '17', '18', '19']","[None, None]",['10']
1106,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['7', '16', '17', '18', '19']","['23', None]",['10']
1108,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['7', '16', '17', '18', '19']","[None, None]",['10']
1108,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['7', '16', '17', '18', '19']","['23', None]",['10']
1110,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['7', '16', '17', '18', '19']","[None, None]",['10']
1110,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['7', '16', '17', '18', '19']","['23', None]",['10']
1111,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['7', '16', '17', '18', '19', '23']","[None, None]",['10']
1135,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['7', '16', '17', '18', '19', '23']","[None, None]",[None]
1135,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '16', '17', '18', '19', '23']","['10', None]",[None]
1135,7 dispatched to IO0,dispatch_io,7,IO0,[],"['16', '17', '18', '19', '23']","['10', None]",['7']
1137,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['16', '17', '18', '19', '23']","[None, None]",['7']
1137,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['16', '17', '18', '19', '23']","['10', None]",['7']
1139,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['16', '17', '18', '19', '23']","[None, None]",['7']
1139,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['16', '17', '18', '19', '23']","['10', None]",['7']
1141,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['16', '17', '18', '19', '23']","[None, None]",['7']
1141,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['16', '17', '18', '19', '23']","['10', None]",['7']
1143,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['16', '17', '18', '19', '23']","[None, None]",['7']
1143,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['16', '17', '18', '19', '23']","['10', None]",['7']
1144,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['16', '17', '18', '19', '23']","['10', None]",[None]
1144,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['16', '17', '18', '19', '23']","['10', '7']",[None]
1144,16 dispatched to IO0,dispatch_io,16,IO0,[],"['17', '18', '19', '23']","['10', '7']",['16']
1145,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['17', '18', '19', '23']","[None, '7']",['16']
1145,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['17', '18', '19', '23']","['10', '7']",['16']
1146,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['17', '18', '19', '23']","['10', None]",['16']
1146,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['17', '18', '19', '23']","['10', '7']",['16']
1147,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['17', '18', '19', '23']","[None, '7']",['16']
1147,7 finished CPU → wait queue,cpu_to_io,7,CPU1,['10'],"['17', '18', '19', '23', '7']","[None, None]",['16']
1147,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['17', '18', '19', '23', '7']","['10', None]",['16']
1149,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['17', '18', '19', '23', '7']","[None, None]",['16']
1149,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['17', '18', '19', '23', '7']","['10', None]",['16']
1150,10 finished all bursts,finished,10,CPU0,[],"['17', '18', '19', '23', '7']","[None, None]",['16']
1157,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['17', '18', '19', '23', '7']","[None, None]",[None]
1157,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '18', '19', '23', '7']","['16', None]",[None]
1157,17 dispatched to IO0,dispatch_io,17,IO0,[],"['18', '19', '23', '7']","['16', None]",['17']
1159,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['18', '19', '23', '7']","[None, None]",['17']
1159,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['18', '19', '23', '7']","['16', None]",['17']
1161,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['18', '19', '23', '7']","[None, None]",['17']
1161,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['18', '19', '23', '7']","['16', None]",['17']
1163,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['18', '19', '23', '7']","[None, None]",['17']
1163,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['18', '19', '23', '7']","['16', None]",['17']
1165,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['18', '19', '23', '7']","[None, None]",['17']
1165,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['18', '19', '23', '7']","['16', None]",['17']
1166,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['18', '19', '23', '7']","[None, None]",['17']
1166,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['18', '19', '23', '7']","['16', None]",['17']
1168,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['18', '19', '23', '7']","[None, None]",['17']
1168,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['18', '19', '23', '7']","['16', None]",['17']
1170,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['18', '19', '23', '7']","[None, None]",['17']
1170,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['18', '19', '23', '7']","['16', None]",['17']
1171,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['18', '19', '23', '7', '16']","[None, None]",['17']
1175,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['18', '19', '23', '7', '16']","[None, None]",[None]
1175,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['18', '19', '23', '7', '16']","['17', None]",[None]
1175,18 dispatched to IO0,dispatch_io,18,IO0,[],"['19', '23', '7', '16']","['17', None]",['18']
1177,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['19', '23', '7', '16']","[None, None]",['18']
1177,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['19', '23', '7', '16']","['17', None]",['18']
1179,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['19', '23', '7', '16', '17']","[None, None]",['18']
1192,18 finished all bursts,finished,18,IO0,[],"['19', '23', '7', '16', '17']","[None, None]",[None]
1192,19 dispatched to IO0,dispatch_io,19,IO0,[],"['23', '7', '16', '17']","[None, None]",['19']
1204,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['23', '7', '16', '17']","[None, None]",[None]
1204,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['23', '7', '16', '17']","['19', None]",[None]
1204,23 dispatched to IO0,dispatch_io,23,IO0,[],"['7', '16', '17']","['19', None]",['23']
1205,19 finished all bursts,finished,19,CPU0,[],"['7', '16', '17']","[None, None]",['23']
1222,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['7', '16', '17']","[None, None]",[None]
1222,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['7', '16', '17']","['23', None]",[None]
1222,7 dispatched to IO0,dispatch_io,7,IO0,[],"['16', '17']","['23', None]",['7']
1224,23 finished all bursts,finished,23,CPU0,[],"['16', '17']","[None, None]",['7']
1233,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['16', '17']","[None, None]",[None]
1233,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['16', '17']","['7', None]",[None]
1233,16 dispatched to IO0,dispatch_io,16,IO0,[],['17'],"['7', None]",['16']
1235,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],['17'],"[None, None]",['16']
1235,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['17'],"['7', None]",['16']
1237,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],['17'],"[None, None]",['16']
1237,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['17'],"['7', None]",['16']
1239,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['17', '7']","[None, None]",['16']
1257,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['17', '7']","[None, None]",[None]
1257,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '7']","['16', None]",[None]
1257,17 dispatched to IO0,dispatch_io,17,IO0,[],['7'],"['16', None]",['17']
1259,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],['7'],"[None, None]",['17']
1259,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],['7'],"['16', None]",['17']
1260,16 finished all bursts,finished,16,CPU0,[],['7'],"[None, None]",['17']
1269,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],['7'],"[None, None]",[None]
1269,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['7'],"['17', None]",[None]
1269,7 dispatched to IO0,dispatch_io,7,IO0,[],[],"['17', None]",['7']
1270,17 finished all bursts,finished,17,CPU0,[],[],"[None, None]",['7']
1286,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],[],"[None, None]",[None]
1286,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],[],"['7', None]",[None]
1288,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],[],"[None, None]",[None]
1288,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],[],"['7', None]",[None]
1290,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],[],"[None, None]",[None]
1290,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],[],"['7', None]",[None]
1292,7 finished all bursts,finished,7,CPU0,[],[],"[None, None]",[None]
