[Main]
Signature=UDE_TARGINFO_2.0
Description=iSystem MPC5516 Evalboard with MPC5516 (Jtag/Single Core debug z1)
Description1=MMU preinitialized, memory mapping 1:1
Description2=FLASH programming prepared but not enabled
Description3=Write Filter for BAM Module
MCUs=Controller0
Architecture=PowerPC
Vendor=iSystem
Board=MPC5516 Evaluation Board

[Controller0]
Family=PowerPC
Type=MPC5516G
Enabled=1
IntClock=64000
MemDevs=BAMWriteFilter
ExtClock=8000

[Controller0.z1]
Protocol=PPCJTAG
Enabled=1

[Controller0.z1.LoadedAddOn]
UDEMemtool=1

[Controller0.z1.PpcJtagTargIntf]
PortType=UAD2
ResetWaitTime=50
MaxJtagClk=2000
DoSramInit=1
UseNexus=0
AdaptiveJtagPhaseShift=0
ConnOption=Default
ChangeJtagClk=12500
HaltAfterReset=1
SimioAddr=g_JtagSimioAccess
FreezeTimers=1
InvalidTlbOnReset=1
InvalidateCache=0
ForceCacheFlush=0
IgnoreLockedLines=0
ExecInitCmds=1
JtagTapNumber=0
JtagNumOfTaps=1
JtagNumIrBefore=0
JtagNumIrAfter=0

AllowMmuSetup=1
FlushCache=0
UseExtReset=0
HandleWdtBug=1
ForceEndOfReset=0
JtagViaPod=0
TargetPort=Default
ChangeMsr=0
ChangeMsrValue=0x0
ExecOnStartCmds=0
ExecOnHaltCmds=0
EnableProgramTimeMeasurement=0
UseHwResetMode=1
HandleNexusAccessBug=0
DoNotEnableTrapSwBrp=0
AllowResetOnCheck=0
BootPasswd0=0xFEEDFACE
BootPasswd1=0xCAFEBEEF
BootPasswd2=0xFFFFFFFF
BootPasswd3=0xFFFFFFFF
BootPasswd4=0xFFFFFFFF
BootPasswd5=0xFFFFFFFF
BootPasswd6=0xFFFFFFFF
BootPasswd7=0xFFFFFFFF
ExecOnHaltCmdsWhileHalted=0
CommDevSel=FixedIP=192.168.37.54,PortType=Ethernet,Type=UAD2
JtagIoType=Jtag
TimerForPTM=Default
AllowBreakOnUpdateBreakpoints=0
ClearDebugStatusOnHalt=1
HwResetMode=Simulate
UseMasterNexusIfResetState=1
UseLocalAddressTranslation=1
Use64BitNexus=0
InitSramOnlyWhenNotInitialized=0
AllowHarrForUpdateDebugRegs=0
DisableE2EECC=0
UseCore0ForNexusMemoryAccessWhileRunning=0



[Controller0.BAMWriteFilter]
Description=BAM WriteAccess Filter
Range0Start=0xFFFFC000
Range0Size=0x4000
Enabled=1
Handler=AccessFilter
Mode=ReadOnly

[Controller0.z0]
Protocol=PPCJTAG
Enabled=0

[Controller0.PFLASH]
Enabled=1
Driver=*Intern.MPC55XX.PFLASH.Def
EnableMemtoolByDefault=1

[Controller0.z1.PpcJtagTargIntf.InitScript]
// TLB invalidate
SETSPR 0x3F4 0x2 0xFFFFFFFF
// select TLB 1
SETSPR 0x274 0x10000108 0xFFFFFFFF

// programm peripheral B modules
// TLB 1, entry 0
SETSPR 0x270 0x10000000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=1MB
SETSPR 0x271 0xC0000500 0xFFFFFFFF
// effective page number FFF00000, I,G
SETSPR 0x272 0xFFF0000A 0xFFFFFFFF
// real page FFF00000, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0xFFF0003F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// programm internal Flash, no cache because of flash
// TLB 1, entry 1
SETSPR 0x270 0x10010000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=256MB
SETSPR 0x271 0xC0000900 0xFFFFFFFF
// effective page number 00000000
SETSPR 0x272 0x08 0xFFFFFFFF
// real page 00000000, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0x3F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// programm external memory
// TLB 1, entry 2
//SETSPR 0x270 0x10020000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=256MB
//SETSPR 0x271 0xC0000900 0xFFFFFFFF
// effective page number 20000000
//SETSPR 0x272 0x20000008 0xFFFFFFFF
// real page 20000000, UX,SX,UW,SW,UR,SR
//SETSPR 0x273 0x2000003F 0xFFFFFFFF
// execute TLB write instruction
//EXECOPCODE 0x7C0007A4

// programm internal SRAM
// TLB 1, entry 3
SETSPR 0x270 0x10030000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=256k
SETSPR 0x271 0xC0000400 0xFFFFFFFF
// effective page number 40000000, I
SETSPR 0x272 0x40000008 0xFFFFFFFF
// real page 0x40000008, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0x4000003F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// setup IVOPR
// points to internal memory at 0x40000000
SETSPR 0x3F 0x40000000 0xFFFFFFFF

// enable external osscillator, CRP CLKSRC
SET 0xFFFEC000 0x00040000 0x00040000

// SIU_ECCR 1/4 clock
//SET 0xFFFE8984 0x3 0xFFFFFFFF

// setup clock to 64MHz
// FMPLL_ESYNSCR2 Set ERFD to initial value of 8
//SET 0xFFFF000C 0x6 0xFFFFFFFF
// FMPLL_ESYNSCR1
//SET 0xFFFF0008 0xF0000020 0xFFFFFFFF
//WAIT 0x10
// Set ERFD to final value for 64 MHz sysclk
//SET 0xFFFF000C 0x5 0xFFFFFFFF
// Select PLL for sysclk, SIU_SYSCLK
//SET 0xFFFE89A0 0x80000000 0xC0000000

// set Z0 core to reset
SET 0xFFFEC054 0xFFFFFFFE

// disable checkstop reset, SIU_SRCR
SET 0xFFFE8010 0x0 0x0000C000

// disable LVI reset
SET 0xFFFEC070 0x0 0x4000000

// set EBI clockout pin
SET16 0xFFFE80CC 0x604 0xFFFF


[Controller0.z1.PpcJtagTargIntf.OnStartScript]

[Controller0.z1.PpcJtagTargIntf.OnHaltScript]
[Controller0.z1.PpcJtagTargIntf.UAD2CommDev]
PortType=Any
HostIoTest=0
TestMode=0
TestCycles=0
UseFixedIp=0
FixedIp=192.168.1.199
AlwaysReloadFw=0
UseExtFw=0
ExtFwPath=
ExtCfgRomPath=
MultiAccess=0
[Controller0.LicenseCheck]
PortType=Default
LicenseCheckMode=17
