{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 21:36:56 2009 " "Info: Processing started: Mon Aug 24 21:36:56 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ROM:inst3\|NEXT_INSTRUCT\[17\] register DATA_PATH:DP\|Registrador:SP\|guarda\[29\] 45.82 MHz 21.824 ns Internal " "Info: Clock \"clk\" has Internal fmax of 45.82 MHz between source register \"ROM:inst3\|NEXT_INSTRUCT\[17\]\" and destination register \"DATA_PATH:DP\|Registrador:SP\|guarda\[29\]\" (period= 21.824 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.740 ns + Longest register register " "Info: + Longest register to register delay is 10.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[17\] 1 REG LCFF_X22_Y16_N17 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N17; Fanout = 23; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[17\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[17] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.346 ns) 0.923 ns DATA_PATH:DP\|MDR:mdr\|A\[31\]~31 2 COMB LCCOMB_X22_Y16_N0 27 " "Info: 2: + IC(0.577 ns) + CELL(0.346 ns) = 0.923 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 27; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[31\]~31'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { ROM:inst3|NEXT_INSTRUCT[17] DATA_PATH:DP|MDR:mdr|A[31]~31 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.366 ns) 2.771 ns DATA_PATH:DP\|MDR:mdr\|A\[23\]~6416 3 COMB LCCOMB_X22_Y19_N20 1 " "Info: 3: + IC(1.482 ns) + CELL(0.366 ns) = 2.771 ns; Loc. = LCCOMB_X22_Y19_N20; Fanout = 1; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[23\]~6416'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { DATA_PATH:DP|MDR:mdr|A[31]~31 DATA_PATH:DP|MDR:mdr|A[23]~6416 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.228 ns) 3.907 ns DATA_PATH:DP\|MDR:mdr\|A\[23\]~6417 4 COMB LCCOMB_X23_Y13_N16 2 " "Info: 4: + IC(0.908 ns) + CELL(0.228 ns) = 3.907 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[23\]~6417'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { DATA_PATH:DP|MDR:mdr|A[23]~6416 DATA_PATH:DP|MDR:mdr|A[23]~6417 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 4.180 ns DATA_PATH:DP\|MDR:mdr\|A\[23\]~6418 5 COMB LCCOMB_X23_Y13_N6 8 " "Info: 5: + IC(0.220 ns) + CELL(0.053 ns) = 4.180 ns; Loc. = LCCOMB_X23_Y13_N6; Fanout = 8; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[23\]~6418'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { DATA_PATH:DP|MDR:mdr|A[23]~6417 DATA_PATH:DP|MDR:mdr|A[23]~6418 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.350 ns) 5.178 ns DATA_PATH:DP\|ALU:ULA\|Add0~544 6 COMB LCCOMB_X22_Y17_N14 2 " "Info: 6: + IC(0.648 ns) + CELL(0.350 ns) = 5.178 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~544'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { DATA_PATH:DP|MDR:mdr|A[23]~6418 DATA_PATH:DP|ALU:ULA|Add0~544 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.213 ns DATA_PATH:DP\|ALU:ULA\|Add0~548 7 COMB LCCOMB_X22_Y17_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.213 ns; Loc. = LCCOMB_X22_Y17_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~548'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~544 DATA_PATH:DP|ALU:ULA|Add0~548 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.248 ns DATA_PATH:DP\|ALU:ULA\|Add0~552 8 COMB LCCOMB_X22_Y17_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.248 ns; Loc. = LCCOMB_X22_Y17_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~552'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~548 DATA_PATH:DP|ALU:ULA|Add0~552 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.283 ns DATA_PATH:DP\|ALU:ULA\|Add0~556 9 COMB LCCOMB_X22_Y17_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.283 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~556'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~552 DATA_PATH:DP|ALU:ULA|Add0~556 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.318 ns DATA_PATH:DP\|ALU:ULA\|Add0~560 10 COMB LCCOMB_X22_Y17_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 5.318 ns; Loc. = LCCOMB_X22_Y17_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~560'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~556 DATA_PATH:DP|ALU:ULA|Add0~560 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.443 ns DATA_PATH:DP\|ALU:ULA\|Add0~563 11 COMB LCCOMB_X22_Y17_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 5.443 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~563'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~560 DATA_PATH:DP|ALU:ULA|Add0~563 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.225 ns) 6.310 ns DATA_PATH:DP\|ALU:ULA\|Add1~13416 12 COMB LCCOMB_X21_Y20_N20 2 " "Info: 12: + IC(0.642 ns) + CELL(0.225 ns) = 6.310 ns; Loc. = LCCOMB_X21_Y20_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13416'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { DATA_PATH:DP|ALU:ULA|Add0~563 DATA_PATH:DP|ALU:ULA|Add1~13416 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.309 ns) 7.440 ns DATA_PATH:DP\|ALU:ULA\|Add1~13419 13 COMB LCCOMB_X25_Y17_N10 2 " "Info: 13: + IC(0.821 ns) + CELL(0.309 ns) = 7.440 ns; Loc. = LCCOMB_X25_Y17_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13419'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { DATA_PATH:DP|ALU:ULA|Add1~13416 DATA_PATH:DP|ALU:ULA|Add1~13419 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.475 ns DATA_PATH:DP\|ALU:ULA\|Add1~13426 14 COMB LCCOMB_X25_Y17_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 7.475 ns; Loc. = LCCOMB_X25_Y17_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13426'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13419 DATA_PATH:DP|ALU:ULA|Add1~13426 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.600 ns DATA_PATH:DP\|ALU:ULA\|Add1~13429 15 COMB LCCOMB_X25_Y17_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.125 ns) = 7.600 ns; Loc. = LCCOMB_X25_Y17_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13429'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~13426 DATA_PATH:DP|ALU:ULA|Add1~13429 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.053 ns) 7.980 ns DATA_PATH:DP\|ALU:ULA\|R\[30\]~22819 16 COMB LCCOMB_X26_Y17_N8 5 " "Info: 16: + IC(0.327 ns) + CELL(0.053 ns) = 7.980 ns; Loc. = LCCOMB_X26_Y17_N8; Fanout = 5; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[30\]~22819'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.380 ns" { DATA_PATH:DP|ALU:ULA|Add1~13429 DATA_PATH:DP|ALU:ULA|R[30]~22819 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.272 ns) 8.846 ns DATA_PATH:DP\|Deslocador:DESLOC\|Mux2~14 17 COMB LCCOMB_X27_Y18_N20 5 " "Info: 17: + IC(0.594 ns) + CELL(0.272 ns) = 8.846 ns; Loc. = LCCOMB_X27_Y18_N20; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Mux2~14'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { DATA_PATH:DP|ALU:ULA|R[30]~22819 DATA_PATH:DP|Deslocador:DESLOC|Mux2~14 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.053 ns) 9.660 ns DATA_PATH:DP\|Registrador:H\|guarda~1224 18 COMB LCCOMB_X25_Y14_N26 6 " "Info: 18: + IC(0.761 ns) + CELL(0.053 ns) = 9.660 ns; Loc. = LCCOMB_X25_Y14_N26; Fanout = 6; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1224'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { DATA_PATH:DP|Deslocador:DESLOC|Mux2~14 DATA_PATH:DP|Registrador:H|guarda~1224 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.309 ns) 10.740 ns DATA_PATH:DP\|Registrador:SP\|guarda\[29\] 19 REG LCFF_X23_Y13_N11 2 " "Info: 19: + IC(0.771 ns) + CELL(0.309 ns) = 10.740 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:SP\|guarda\[29\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { DATA_PATH:DP|Registrador:H|guarda~1224 DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.989 ns ( 27.83 % ) " "Info: Total cell delay = 2.989 ns ( 27.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.751 ns ( 72.17 % ) " "Info: Total interconnect delay = 7.751 ns ( 72.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.740 ns" { ROM:inst3|NEXT_INSTRUCT[17] DATA_PATH:DP|MDR:mdr|A[31]~31 DATA_PATH:DP|MDR:mdr|A[23]~6416 DATA_PATH:DP|MDR:mdr|A[23]~6417 DATA_PATH:DP|MDR:mdr|A[23]~6418 DATA_PATH:DP|ALU:ULA|Add0~544 DATA_PATH:DP|ALU:ULA|Add0~548 DATA_PATH:DP|ALU:ULA|Add0~552 DATA_PATH:DP|ALU:ULA|Add0~556 DATA_PATH:DP|ALU:ULA|Add0~560 DATA_PATH:DP|ALU:ULA|Add0~563 DATA_PATH:DP|ALU:ULA|Add1~13416 DATA_PATH:DP|ALU:ULA|Add1~13419 DATA_PATH:DP|ALU:ULA|Add1~13426 DATA_PATH:DP|ALU:ULA|Add1~13429 DATA_PATH:DP|ALU:ULA|R[30]~22819 DATA_PATH:DP|Deslocador:DESLOC|Mux2~14 DATA_PATH:DP|Registrador:H|guarda~1224 DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.740 ns" { ROM:inst3|NEXT_INSTRUCT[17] {} DATA_PATH:DP|MDR:mdr|A[31]~31 {} DATA_PATH:DP|MDR:mdr|A[23]~6416 {} DATA_PATH:DP|MDR:mdr|A[23]~6417 {} DATA_PATH:DP|MDR:mdr|A[23]~6418 {} DATA_PATH:DP|ALU:ULA|Add0~544 {} DATA_PATH:DP|ALU:ULA|Add0~548 {} DATA_PATH:DP|ALU:ULA|Add0~552 {} DATA_PATH:DP|ALU:ULA|Add0~556 {} DATA_PATH:DP|ALU:ULA|Add0~560 {} DATA_PATH:DP|ALU:ULA|Add0~563 {} DATA_PATH:DP|ALU:ULA|Add1~13416 {} DATA_PATH:DP|ALU:ULA|Add1~13419 {} DATA_PATH:DP|ALU:ULA|Add1~13426 {} DATA_PATH:DP|ALU:ULA|Add1~13429 {} DATA_PATH:DP|ALU:ULA|R[30]~22819 {} DATA_PATH:DP|Deslocador:DESLOC|Mux2~14 {} DATA_PATH:DP|Registrador:H|guarda~1224 {} DATA_PATH:DP|Registrador:SP|guarda[29] {} } { 0.000ns 0.577ns 1.482ns 0.908ns 0.220ns 0.648ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.642ns 0.821ns 0.000ns 0.000ns 0.327ns 0.594ns 0.761ns 0.771ns } { 0.000ns 0.346ns 0.366ns 0.228ns 0.053ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.309ns 0.035ns 0.125ns 0.053ns 0.272ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns - Smallest " "Info: - Smallest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1517 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1517; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns DATA_PATH:DP\|Registrador:SP\|guarda\[29\] 3 REG LCFF_X23_Y13_N11 2 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:SP\|guarda\[29\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:SP|guarda[29] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.474 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1517 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1517; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns ROM:inst3\|NEXT_INSTRUCT\[17\] 3 REG LCFF_X22_Y16_N17 23 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X22_Y16_N17; Fanout = 23; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[17\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[17] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[17] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[17] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:SP|guarda[29] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[17] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[17] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.740 ns" { ROM:inst3|NEXT_INSTRUCT[17] DATA_PATH:DP|MDR:mdr|A[31]~31 DATA_PATH:DP|MDR:mdr|A[23]~6416 DATA_PATH:DP|MDR:mdr|A[23]~6417 DATA_PATH:DP|MDR:mdr|A[23]~6418 DATA_PATH:DP|ALU:ULA|Add0~544 DATA_PATH:DP|ALU:ULA|Add0~548 DATA_PATH:DP|ALU:ULA|Add0~552 DATA_PATH:DP|ALU:ULA|Add0~556 DATA_PATH:DP|ALU:ULA|Add0~560 DATA_PATH:DP|ALU:ULA|Add0~563 DATA_PATH:DP|ALU:ULA|Add1~13416 DATA_PATH:DP|ALU:ULA|Add1~13419 DATA_PATH:DP|ALU:ULA|Add1~13426 DATA_PATH:DP|ALU:ULA|Add1~13429 DATA_PATH:DP|ALU:ULA|R[30]~22819 DATA_PATH:DP|Deslocador:DESLOC|Mux2~14 DATA_PATH:DP|Registrador:H|guarda~1224 DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.740 ns" { ROM:inst3|NEXT_INSTRUCT[17] {} DATA_PATH:DP|MDR:mdr|A[31]~31 {} DATA_PATH:DP|MDR:mdr|A[23]~6416 {} DATA_PATH:DP|MDR:mdr|A[23]~6417 {} DATA_PATH:DP|MDR:mdr|A[23]~6418 {} DATA_PATH:DP|ALU:ULA|Add0~544 {} DATA_PATH:DP|ALU:ULA|Add0~548 {} DATA_PATH:DP|ALU:ULA|Add0~552 {} DATA_PATH:DP|ALU:ULA|Add0~556 {} DATA_PATH:DP|ALU:ULA|Add0~560 {} DATA_PATH:DP|ALU:ULA|Add0~563 {} DATA_PATH:DP|ALU:ULA|Add1~13416 {} DATA_PATH:DP|ALU:ULA|Add1~13419 {} DATA_PATH:DP|ALU:ULA|Add1~13426 {} DATA_PATH:DP|ALU:ULA|Add1~13429 {} DATA_PATH:DP|ALU:ULA|R[30]~22819 {} DATA_PATH:DP|Deslocador:DESLOC|Mux2~14 {} DATA_PATH:DP|Registrador:H|guarda~1224 {} DATA_PATH:DP|Registrador:SP|guarda[29] {} } { 0.000ns 0.577ns 1.482ns 0.908ns 0.220ns 0.648ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.642ns 0.821ns 0.000ns 0.000ns 0.327ns 0.594ns 0.761ns 0.771ns } { 0.000ns 0.346ns 0.366ns 0.228ns 0.053ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.309ns 0.035ns 0.125ns 0.053ns 0.272ns 0.053ns 0.309ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:SP|guarda[29] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[17] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[17] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DATA_PATH:DP\|Registrador:SP\|guarda\[29\] reset clk 13.682 ns register " "Info: tsu for register \"DATA_PATH:DP\|Registrador:SP\|guarda\[29\]\" (data pin = \"reset\", clock pin = \"clk\") is 13.682 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.078 ns + Longest pin register " "Info: + Longest pin to register delay is 16.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns reset 1 PIN PIN_E12 183 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 183; PIN Node = 'reset'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.206 ns) + CELL(0.228 ns) 6.261 ns DATA_PATH:DP\|MDR:mdr\|A\[31\]~31 2 COMB LCCOMB_X22_Y16_N0 27 " "Info: 2: + IC(5.206 ns) + CELL(0.228 ns) = 6.261 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 27; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[31\]~31'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.434 ns" { reset DATA_PATH:DP|MDR:mdr|A[31]~31 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.366 ns) 8.109 ns DATA_PATH:DP\|MDR:mdr\|A\[23\]~6416 3 COMB LCCOMB_X22_Y19_N20 1 " "Info: 3: + IC(1.482 ns) + CELL(0.366 ns) = 8.109 ns; Loc. = LCCOMB_X22_Y19_N20; Fanout = 1; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[23\]~6416'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { DATA_PATH:DP|MDR:mdr|A[31]~31 DATA_PATH:DP|MDR:mdr|A[23]~6416 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.228 ns) 9.245 ns DATA_PATH:DP\|MDR:mdr\|A\[23\]~6417 4 COMB LCCOMB_X23_Y13_N16 2 " "Info: 4: + IC(0.908 ns) + CELL(0.228 ns) = 9.245 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[23\]~6417'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { DATA_PATH:DP|MDR:mdr|A[23]~6416 DATA_PATH:DP|MDR:mdr|A[23]~6417 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 9.518 ns DATA_PATH:DP\|MDR:mdr\|A\[23\]~6418 5 COMB LCCOMB_X23_Y13_N6 8 " "Info: 5: + IC(0.220 ns) + CELL(0.053 ns) = 9.518 ns; Loc. = LCCOMB_X23_Y13_N6; Fanout = 8; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[23\]~6418'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { DATA_PATH:DP|MDR:mdr|A[23]~6417 DATA_PATH:DP|MDR:mdr|A[23]~6418 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.350 ns) 10.516 ns DATA_PATH:DP\|ALU:ULA\|Add0~544 6 COMB LCCOMB_X22_Y17_N14 2 " "Info: 6: + IC(0.648 ns) + CELL(0.350 ns) = 10.516 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~544'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { DATA_PATH:DP|MDR:mdr|A[23]~6418 DATA_PATH:DP|ALU:ULA|Add0~544 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.551 ns DATA_PATH:DP\|ALU:ULA\|Add0~548 7 COMB LCCOMB_X22_Y17_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 10.551 ns; Loc. = LCCOMB_X22_Y17_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~548'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~544 DATA_PATH:DP|ALU:ULA|Add0~548 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.586 ns DATA_PATH:DP\|ALU:ULA\|Add0~552 8 COMB LCCOMB_X22_Y17_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 10.586 ns; Loc. = LCCOMB_X22_Y17_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~552'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~548 DATA_PATH:DP|ALU:ULA|Add0~552 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.621 ns DATA_PATH:DP\|ALU:ULA\|Add0~556 9 COMB LCCOMB_X22_Y17_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 10.621 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~556'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~552 DATA_PATH:DP|ALU:ULA|Add0~556 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.656 ns DATA_PATH:DP\|ALU:ULA\|Add0~560 10 COMB LCCOMB_X22_Y17_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 10.656 ns; Loc. = LCCOMB_X22_Y17_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~560'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~556 DATA_PATH:DP|ALU:ULA|Add0~560 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.781 ns DATA_PATH:DP\|ALU:ULA\|Add0~563 11 COMB LCCOMB_X22_Y17_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 10.781 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~563'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~560 DATA_PATH:DP|ALU:ULA|Add0~563 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.225 ns) 11.648 ns DATA_PATH:DP\|ALU:ULA\|Add1~13416 12 COMB LCCOMB_X21_Y20_N20 2 " "Info: 12: + IC(0.642 ns) + CELL(0.225 ns) = 11.648 ns; Loc. = LCCOMB_X21_Y20_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13416'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { DATA_PATH:DP|ALU:ULA|Add0~563 DATA_PATH:DP|ALU:ULA|Add1~13416 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.309 ns) 12.778 ns DATA_PATH:DP\|ALU:ULA\|Add1~13419 13 COMB LCCOMB_X25_Y17_N10 2 " "Info: 13: + IC(0.821 ns) + CELL(0.309 ns) = 12.778 ns; Loc. = LCCOMB_X25_Y17_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13419'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { DATA_PATH:DP|ALU:ULA|Add1~13416 DATA_PATH:DP|ALU:ULA|Add1~13419 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.813 ns DATA_PATH:DP\|ALU:ULA\|Add1~13426 14 COMB LCCOMB_X25_Y17_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 12.813 ns; Loc. = LCCOMB_X25_Y17_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13426'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13419 DATA_PATH:DP|ALU:ULA|Add1~13426 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.938 ns DATA_PATH:DP\|ALU:ULA\|Add1~13429 15 COMB LCCOMB_X25_Y17_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.125 ns) = 12.938 ns; Loc. = LCCOMB_X25_Y17_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13429'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~13426 DATA_PATH:DP|ALU:ULA|Add1~13429 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.053 ns) 13.318 ns DATA_PATH:DP\|ALU:ULA\|R\[30\]~22819 16 COMB LCCOMB_X26_Y17_N8 5 " "Info: 16: + IC(0.327 ns) + CELL(0.053 ns) = 13.318 ns; Loc. = LCCOMB_X26_Y17_N8; Fanout = 5; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[30\]~22819'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.380 ns" { DATA_PATH:DP|ALU:ULA|Add1~13429 DATA_PATH:DP|ALU:ULA|R[30]~22819 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.272 ns) 14.184 ns DATA_PATH:DP\|Deslocador:DESLOC\|Mux2~14 17 COMB LCCOMB_X27_Y18_N20 5 " "Info: 17: + IC(0.594 ns) + CELL(0.272 ns) = 14.184 ns; Loc. = LCCOMB_X27_Y18_N20; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Mux2~14'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { DATA_PATH:DP|ALU:ULA|R[30]~22819 DATA_PATH:DP|Deslocador:DESLOC|Mux2~14 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.053 ns) 14.998 ns DATA_PATH:DP\|Registrador:H\|guarda~1224 18 COMB LCCOMB_X25_Y14_N26 6 " "Info: 18: + IC(0.761 ns) + CELL(0.053 ns) = 14.998 ns; Loc. = LCCOMB_X25_Y14_N26; Fanout = 6; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1224'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { DATA_PATH:DP|Deslocador:DESLOC|Mux2~14 DATA_PATH:DP|Registrador:H|guarda~1224 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.309 ns) 16.078 ns DATA_PATH:DP\|Registrador:SP\|guarda\[29\] 19 REG LCFF_X23_Y13_N11 2 " "Info: 19: + IC(0.771 ns) + CELL(0.309 ns) = 16.078 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:SP\|guarda\[29\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { DATA_PATH:DP|Registrador:H|guarda~1224 DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.698 ns ( 23.00 % ) " "Info: Total cell delay = 3.698 ns ( 23.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.380 ns ( 77.00 % ) " "Info: Total interconnect delay = 12.380 ns ( 77.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.078 ns" { reset DATA_PATH:DP|MDR:mdr|A[31]~31 DATA_PATH:DP|MDR:mdr|A[23]~6416 DATA_PATH:DP|MDR:mdr|A[23]~6417 DATA_PATH:DP|MDR:mdr|A[23]~6418 DATA_PATH:DP|ALU:ULA|Add0~544 DATA_PATH:DP|ALU:ULA|Add0~548 DATA_PATH:DP|ALU:ULA|Add0~552 DATA_PATH:DP|ALU:ULA|Add0~556 DATA_PATH:DP|ALU:ULA|Add0~560 DATA_PATH:DP|ALU:ULA|Add0~563 DATA_PATH:DP|ALU:ULA|Add1~13416 DATA_PATH:DP|ALU:ULA|Add1~13419 DATA_PATH:DP|ALU:ULA|Add1~13426 DATA_PATH:DP|ALU:ULA|Add1~13429 DATA_PATH:DP|ALU:ULA|R[30]~22819 DATA_PATH:DP|Deslocador:DESLOC|Mux2~14 DATA_PATH:DP|Registrador:H|guarda~1224 DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.078 ns" { reset {} reset~combout {} DATA_PATH:DP|MDR:mdr|A[31]~31 {} DATA_PATH:DP|MDR:mdr|A[23]~6416 {} DATA_PATH:DP|MDR:mdr|A[23]~6417 {} DATA_PATH:DP|MDR:mdr|A[23]~6418 {} DATA_PATH:DP|ALU:ULA|Add0~544 {} DATA_PATH:DP|ALU:ULA|Add0~548 {} DATA_PATH:DP|ALU:ULA|Add0~552 {} DATA_PATH:DP|ALU:ULA|Add0~556 {} DATA_PATH:DP|ALU:ULA|Add0~560 {} DATA_PATH:DP|ALU:ULA|Add0~563 {} DATA_PATH:DP|ALU:ULA|Add1~13416 {} DATA_PATH:DP|ALU:ULA|Add1~13419 {} DATA_PATH:DP|ALU:ULA|Add1~13426 {} DATA_PATH:DP|ALU:ULA|Add1~13429 {} DATA_PATH:DP|ALU:ULA|R[30]~22819 {} DATA_PATH:DP|Deslocador:DESLOC|Mux2~14 {} DATA_PATH:DP|Registrador:H|guarda~1224 {} DATA_PATH:DP|Registrador:SP|guarda[29] {} } { 0.000ns 0.000ns 5.206ns 1.482ns 0.908ns 0.220ns 0.648ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.642ns 0.821ns 0.000ns 0.000ns 0.327ns 0.594ns 0.761ns 0.771ns } { 0.000ns 0.827ns 0.228ns 0.366ns 0.228ns 0.053ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.309ns 0.035ns 0.125ns 0.053ns 0.272ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1517 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1517; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns DATA_PATH:DP\|Registrador:SP\|guarda\[29\] 3 REG LCFF_X23_Y13_N11 2 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:SP\|guarda\[29\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:SP|guarda[29] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.078 ns" { reset DATA_PATH:DP|MDR:mdr|A[31]~31 DATA_PATH:DP|MDR:mdr|A[23]~6416 DATA_PATH:DP|MDR:mdr|A[23]~6417 DATA_PATH:DP|MDR:mdr|A[23]~6418 DATA_PATH:DP|ALU:ULA|Add0~544 DATA_PATH:DP|ALU:ULA|Add0~548 DATA_PATH:DP|ALU:ULA|Add0~552 DATA_PATH:DP|ALU:ULA|Add0~556 DATA_PATH:DP|ALU:ULA|Add0~560 DATA_PATH:DP|ALU:ULA|Add0~563 DATA_PATH:DP|ALU:ULA|Add1~13416 DATA_PATH:DP|ALU:ULA|Add1~13419 DATA_PATH:DP|ALU:ULA|Add1~13426 DATA_PATH:DP|ALU:ULA|Add1~13429 DATA_PATH:DP|ALU:ULA|R[30]~22819 DATA_PATH:DP|Deslocador:DESLOC|Mux2~14 DATA_PATH:DP|Registrador:H|guarda~1224 DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.078 ns" { reset {} reset~combout {} DATA_PATH:DP|MDR:mdr|A[31]~31 {} DATA_PATH:DP|MDR:mdr|A[23]~6416 {} DATA_PATH:DP|MDR:mdr|A[23]~6417 {} DATA_PATH:DP|MDR:mdr|A[23]~6418 {} DATA_PATH:DP|ALU:ULA|Add0~544 {} DATA_PATH:DP|ALU:ULA|Add0~548 {} DATA_PATH:DP|ALU:ULA|Add0~552 {} DATA_PATH:DP|ALU:ULA|Add0~556 {} DATA_PATH:DP|ALU:ULA|Add0~560 {} DATA_PATH:DP|ALU:ULA|Add0~563 {} DATA_PATH:DP|ALU:ULA|Add1~13416 {} DATA_PATH:DP|ALU:ULA|Add1~13419 {} DATA_PATH:DP|ALU:ULA|Add1~13426 {} DATA_PATH:DP|ALU:ULA|Add1~13429 {} DATA_PATH:DP|ALU:ULA|R[30]~22819 {} DATA_PATH:DP|Deslocador:DESLOC|Mux2~14 {} DATA_PATH:DP|Registrador:H|guarda~1224 {} DATA_PATH:DP|Registrador:SP|guarda[29] {} } { 0.000ns 0.000ns 5.206ns 1.482ns 0.908ns 0.220ns 0.648ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.642ns 0.821ns 0.000ns 0.000ns 0.327ns 0.594ns 0.761ns 0.771ns } { 0.000ns 0.827ns 0.228ns 0.366ns 0.228ns 0.053ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.309ns 0.035ns 0.125ns 0.053ns 0.272ns 0.053ns 0.309ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:SP|guarda[29] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:SP|guarda[29] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Z DATA_PATH:DP\|MBR:mbr\|MBR_Reg\[7\] 15.828 ns register " "Info: tco from clock \"clk\" to destination pin \"Z\" through register \"DATA_PATH:DP\|MBR:mbr\|MBR_Reg\[7\]\" is 15.828 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.470 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1517 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1517; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns DATA_PATH:DP\|MBR:mbr\|MBR_Reg\[7\] 3 REG LCFF_X30_Y17_N3 4 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X30_Y17_N3; Fanout = 4; REG Node = 'DATA_PATH:DP\|MBR:mbr\|MBR_Reg\[7\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clk~clkctrl DATA_PATH:DP|MBR:mbr|MBR_Reg[7] } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MBR.sv" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl DATA_PATH:DP|MBR:mbr|MBR_Reg[7] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|MBR:mbr|MBR_Reg[7] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "MBR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MBR.sv" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.264 ns + Longest register pin " "Info: + Longest register to pin delay is 13.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA_PATH:DP\|MBR:mbr\|MBR_Reg\[7\] 1 REG LCFF_X30_Y17_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N3; Fanout = 4; REG Node = 'DATA_PATH:DP\|MBR:mbr\|MBR_Reg\[7\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_PATH:DP|MBR:mbr|MBR_Reg[7] } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MBR.sv" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.378 ns) 1.454 ns DATA_PATH:DP\|MBR:mbr\|saidaMBR\[1\]\[0\]~204 2 COMB LCCOMB_X22_Y16_N24 32 " "Info: 2: + IC(1.076 ns) + CELL(0.378 ns) = 1.454 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 32; COMB Node = 'DATA_PATH:DP\|MBR:mbr\|saidaMBR\[1\]\[0\]~204'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { DATA_PATH:DP|MBR:mbr|MBR_Reg[7] DATA_PATH:DP|MBR:mbr|saidaMBR[1][0]~204 } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MBR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.272 ns) 2.441 ns DATA_PATH:DP\|MDR:mdr\|A\[16\]~6451 3 COMB LCCOMB_X21_Y13_N2 1 " "Info: 3: + IC(0.715 ns) + CELL(0.272 ns) = 2.441 ns; Loc. = LCCOMB_X21_Y13_N2; Fanout = 1; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[16\]~6451'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { DATA_PATH:DP|MBR:mbr|saidaMBR[1][0]~204 DATA_PATH:DP|MDR:mdr|A[16]~6451 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.366 ns) 3.075 ns DATA_PATH:DP\|MDR:mdr\|A\[16\]~6452 4 COMB LCCOMB_X21_Y13_N22 2 " "Info: 4: + IC(0.268 ns) + CELL(0.366 ns) = 3.075 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[16\]~6452'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { DATA_PATH:DP|MDR:mdr|A[16]~6451 DATA_PATH:DP|MDR:mdr|A[16]~6452 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.225 ns) 3.514 ns DATA_PATH:DP\|MDR:mdr\|A\[16\]~6453 5 COMB LCCOMB_X21_Y13_N4 7 " "Info: 5: + IC(0.214 ns) + CELL(0.225 ns) = 3.514 ns; Loc. = LCCOMB_X21_Y13_N4; Fanout = 7; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[16\]~6453'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { DATA_PATH:DP|MDR:mdr|A[16]~6452 DATA_PATH:DP|MDR:mdr|A[16]~6453 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.592 ns) 4.779 ns DATA_PATH:DP\|ALU:ULA\|Add0~515 6 COMB LCCOMB_X22_Y17_N0 2 " "Info: 6: + IC(0.673 ns) + CELL(0.592 ns) = 4.779 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~515'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { DATA_PATH:DP|MDR:mdr|A[16]~6453 DATA_PATH:DP|ALU:ULA|Add0~515 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.053 ns) 5.689 ns DATA_PATH:DP\|ALU:ULA\|R\[16\]~22854 7 COMB LCCOMB_X26_Y14_N30 1 " "Info: 7: + IC(0.857 ns) + CELL(0.053 ns) = 5.689 ns; Loc. = LCCOMB_X26_Y14_N30; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[16\]~22854'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { DATA_PATH:DP|ALU:ULA|Add0~515 DATA_PATH:DP|ALU:ULA|R[16]~22854 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.053 ns) 6.690 ns DATA_PATH:DP\|ALU:ULA\|R\[16\]~22855 8 COMB LCCOMB_X21_Y13_N12 1 " "Info: 8: + IC(0.948 ns) + CELL(0.053 ns) = 6.690 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[16\]~22855'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { DATA_PATH:DP|ALU:ULA|R[16]~22854 DATA_PATH:DP|ALU:ULA|R[16]~22855 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.154 ns) 7.643 ns DATA_PATH:DP\|ALU:ULA\|R\[16\]~22856 9 COMB LCCOMB_X26_Y15_N22 5 " "Info: 9: + IC(0.799 ns) + CELL(0.154 ns) = 7.643 ns; Loc. = LCCOMB_X26_Y15_N22; Fanout = 5; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[16\]~22856'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { DATA_PATH:DP|ALU:ULA|R[16]~22855 DATA_PATH:DP|ALU:ULA|R[16]~22856 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.272 ns) 8.544 ns DATA_PATH:DP\|ALU:ULA\|Equal0~147 10 COMB LCCOMB_X26_Y17_N28 2 " "Info: 10: + IC(0.629 ns) + CELL(0.272 ns) = 8.544 ns; Loc. = LCCOMB_X26_Y17_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~147'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { DATA_PATH:DP|ALU:ULA|R[16]~22856 DATA_PATH:DP|ALU:ULA|Equal0~147 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.357 ns) 10.410 ns DATA_PATH:DP\|ALU:ULA\|Equal0~148 11 COMB LCCOMB_X22_Y20_N2 1 " "Info: 11: + IC(1.509 ns) + CELL(0.357 ns) = 10.410 ns; Loc. = LCCOMB_X22_Y20_N2; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~148'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { DATA_PATH:DP|ALU:ULA|Equal0~147 DATA_PATH:DP|ALU:ULA|Equal0~148 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(1.998 ns) 13.264 ns Z 12 PIN PIN_C11 0 " "Info: 12: + IC(0.856 ns) + CELL(1.998 ns) = 13.264 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'Z'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { DATA_PATH:DP|ALU:ULA|Equal0~148 Z } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 1208 3720 3736 1384 "Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.720 ns ( 35.59 % ) " "Info: Total cell delay = 4.720 ns ( 35.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.544 ns ( 64.41 % ) " "Info: Total interconnect delay = 8.544 ns ( 64.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.264 ns" { DATA_PATH:DP|MBR:mbr|MBR_Reg[7] DATA_PATH:DP|MBR:mbr|saidaMBR[1][0]~204 DATA_PATH:DP|MDR:mdr|A[16]~6451 DATA_PATH:DP|MDR:mdr|A[16]~6452 DATA_PATH:DP|MDR:mdr|A[16]~6453 DATA_PATH:DP|ALU:ULA|Add0~515 DATA_PATH:DP|ALU:ULA|R[16]~22854 DATA_PATH:DP|ALU:ULA|R[16]~22855 DATA_PATH:DP|ALU:ULA|R[16]~22856 DATA_PATH:DP|ALU:ULA|Equal0~147 DATA_PATH:DP|ALU:ULA|Equal0~148 Z } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.264 ns" { DATA_PATH:DP|MBR:mbr|MBR_Reg[7] {} DATA_PATH:DP|MBR:mbr|saidaMBR[1][0]~204 {} DATA_PATH:DP|MDR:mdr|A[16]~6451 {} DATA_PATH:DP|MDR:mdr|A[16]~6452 {} DATA_PATH:DP|MDR:mdr|A[16]~6453 {} DATA_PATH:DP|ALU:ULA|Add0~515 {} DATA_PATH:DP|ALU:ULA|R[16]~22854 {} DATA_PATH:DP|ALU:ULA|R[16]~22855 {} DATA_PATH:DP|ALU:ULA|R[16]~22856 {} DATA_PATH:DP|ALU:ULA|Equal0~147 {} DATA_PATH:DP|ALU:ULA|Equal0~148 {} Z {} } { 0.000ns 1.076ns 0.715ns 0.268ns 0.214ns 0.673ns 0.857ns 0.948ns 0.799ns 0.629ns 1.509ns 0.856ns } { 0.000ns 0.378ns 0.272ns 0.366ns 0.225ns 0.592ns 0.053ns 0.053ns 0.154ns 0.272ns 0.357ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl DATA_PATH:DP|MBR:mbr|MBR_Reg[7] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|MBR:mbr|MBR_Reg[7] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.264 ns" { DATA_PATH:DP|MBR:mbr|MBR_Reg[7] DATA_PATH:DP|MBR:mbr|saidaMBR[1][0]~204 DATA_PATH:DP|MDR:mdr|A[16]~6451 DATA_PATH:DP|MDR:mdr|A[16]~6452 DATA_PATH:DP|MDR:mdr|A[16]~6453 DATA_PATH:DP|ALU:ULA|Add0~515 DATA_PATH:DP|ALU:ULA|R[16]~22854 DATA_PATH:DP|ALU:ULA|R[16]~22855 DATA_PATH:DP|ALU:ULA|R[16]~22856 DATA_PATH:DP|ALU:ULA|Equal0~147 DATA_PATH:DP|ALU:ULA|Equal0~148 Z } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.264 ns" { DATA_PATH:DP|MBR:mbr|MBR_Reg[7] {} DATA_PATH:DP|MBR:mbr|saidaMBR[1][0]~204 {} DATA_PATH:DP|MDR:mdr|A[16]~6451 {} DATA_PATH:DP|MDR:mdr|A[16]~6452 {} DATA_PATH:DP|MDR:mdr|A[16]~6453 {} DATA_PATH:DP|ALU:ULA|Add0~515 {} DATA_PATH:DP|ALU:ULA|R[16]~22854 {} DATA_PATH:DP|ALU:ULA|R[16]~22855 {} DATA_PATH:DP|ALU:ULA|R[16]~22856 {} DATA_PATH:DP|ALU:ULA|Equal0~147 {} DATA_PATH:DP|ALU:ULA|Equal0~148 {} Z {} } { 0.000ns 1.076ns 0.715ns 0.268ns 0.214ns 0.673ns 0.857ns 0.948ns 0.799ns 0.629ns 1.509ns 0.856ns } { 0.000ns 0.378ns 0.272ns 0.366ns 0.225ns 0.592ns 0.053ns 0.053ns 0.154ns 0.272ns 0.357ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset Z 18.320 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"Z\" is 18.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns reset 1 PIN PIN_E12 183 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 183; PIN Node = 'reset'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.205 ns) + CELL(0.228 ns) 6.260 ns DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~203 2 COMB LCCOMB_X22_Y16_N4 9 " "Info: 2: + IC(5.205 ns) + CELL(0.228 ns) = 6.260 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 9; COMB Node = 'DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~203'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.433 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MBR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.366 ns) 7.154 ns DATA_PATH:DP\|MDR:mdr\|A\[1\]~6512 3 COMB LCCOMB_X22_Y16_N12 3 " "Info: 3: + IC(0.528 ns) + CELL(0.366 ns) = 7.154 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 3; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[1\]~6512'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 DATA_PATH:DP|MDR:mdr|A[1]~6512 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.272 ns) 7.763 ns DATA_PATH:DP\|MDR:mdr\|A\[1\]~6515 4 COMB LCCOMB_X23_Y16_N12 5 " "Info: 4: + IC(0.337 ns) + CELL(0.272 ns) = 7.763 ns; Loc. = LCCOMB_X23_Y16_N12; Fanout = 5; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[1\]~6515'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { DATA_PATH:DP|MDR:mdr|A[1]~6512 DATA_PATH:DP|MDR:mdr|A[1]~6515 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.350 ns) 8.937 ns DATA_PATH:DP\|ALU:ULA\|Add0~456 5 COMB LCCOMB_X22_Y18_N2 2 " "Info: 5: + IC(0.824 ns) + CELL(0.350 ns) = 8.937 ns; Loc. = LCCOMB_X22_Y18_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~456'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { DATA_PATH:DP|MDR:mdr|A[1]~6515 DATA_PATH:DP|ALU:ULA|Add0~456 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.972 ns DATA_PATH:DP\|ALU:ULA\|Add0~460 6 COMB LCCOMB_X22_Y18_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 8.972 ns; Loc. = LCCOMB_X22_Y18_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~460'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~456 DATA_PATH:DP|ALU:ULA|Add0~460 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.007 ns DATA_PATH:DP\|ALU:ULA\|Add0~464 7 COMB LCCOMB_X22_Y18_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 9.007 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~464'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~460 DATA_PATH:DP|ALU:ULA|Add0~464 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.042 ns DATA_PATH:DP\|ALU:ULA\|Add0~468 8 COMB LCCOMB_X22_Y18_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 9.042 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~468'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~464 DATA_PATH:DP|ALU:ULA|Add0~468 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.167 ns DATA_PATH:DP\|ALU:ULA\|Add0~471 9 COMB LCCOMB_X22_Y18_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 9.167 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~471'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~468 DATA_PATH:DP|ALU:ULA|Add0~471 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.053 ns) 10.045 ns DATA_PATH:DP\|ALU:ULA\|Add1~13291 10 COMB LCCOMB_X25_Y20_N22 2 " "Info: 10: + IC(0.825 ns) + CELL(0.053 ns) = 10.045 ns; Loc. = LCCOMB_X25_Y20_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13291'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { DATA_PATH:DP|ALU:ULA|Add0~471 DATA_PATH:DP|ALU:ULA|Add1~13291 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.309 ns) 10.658 ns DATA_PATH:DP\|ALU:ULA\|Add1~13326 11 COMB LCCOMB_X25_Y20_N12 2 " "Info: 11: + IC(0.304 ns) + CELL(0.309 ns) = 10.658 ns; Loc. = LCCOMB_X25_Y20_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13326'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { DATA_PATH:DP|ALU:ULA|Add1~13291 DATA_PATH:DP|ALU:ULA|Add1~13326 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 10.867 ns DATA_PATH:DP\|ALU:ULA\|Add1~13330 12 COMB LCCOMB_X25_Y20_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.209 ns) = 10.867 ns; Loc. = LCCOMB_X25_Y20_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13330'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.992 ns DATA_PATH:DP\|ALU:ULA\|Add1~13333 13 COMB LCCOMB_X25_Y19_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 10.992 ns; Loc. = LCCOMB_X25_Y19_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13333'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13333 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.154 ns) 11.933 ns DATA_PATH:DP\|ALU:ULA\|R\[7\]~22873 14 COMB LCCOMB_X26_Y15_N8 3 " "Info: 14: + IC(0.787 ns) + CELL(0.154 ns) = 11.933 ns; Loc. = LCCOMB_X26_Y15_N8; Fanout = 3; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[7\]~22873'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { DATA_PATH:DP|ALU:ULA|Add1~13333 DATA_PATH:DP|ALU:ULA|R[7]~22873 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.154 ns) 12.863 ns DATA_PATH:DP\|ALU:ULA\|Equal0~149 15 COMB LCCOMB_X25_Y16_N12 1 " "Info: 15: + IC(0.776 ns) + CELL(0.154 ns) = 12.863 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~149'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { DATA_PATH:DP|ALU:ULA|R[7]~22873 DATA_PATH:DP|ALU:ULA|Equal0~149 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.154 ns) 13.600 ns DATA_PATH:DP\|ALU:ULA\|Equal0~147 16 COMB LCCOMB_X26_Y17_N28 2 " "Info: 16: + IC(0.583 ns) + CELL(0.154 ns) = 13.600 ns; Loc. = LCCOMB_X26_Y17_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~147'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { DATA_PATH:DP|ALU:ULA|Equal0~149 DATA_PATH:DP|ALU:ULA|Equal0~147 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.357 ns) 15.466 ns DATA_PATH:DP\|ALU:ULA\|Equal0~148 17 COMB LCCOMB_X22_Y20_N2 1 " "Info: 17: + IC(1.509 ns) + CELL(0.357 ns) = 15.466 ns; Loc. = LCCOMB_X22_Y20_N2; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~148'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { DATA_PATH:DP|ALU:ULA|Equal0~147 DATA_PATH:DP|ALU:ULA|Equal0~148 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(1.998 ns) 18.320 ns Z 18 PIN PIN_C11 0 " "Info: 18: + IC(0.856 ns) + CELL(1.998 ns) = 18.320 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'Z'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { DATA_PATH:DP|ALU:ULA|Equal0~148 Z } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 1208 3720 3736 1384 "Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.786 ns ( 31.58 % ) " "Info: Total cell delay = 5.786 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.534 ns ( 68.42 % ) " "Info: Total interconnect delay = 12.534 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "18.320 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 DATA_PATH:DP|MDR:mdr|A[1]~6512 DATA_PATH:DP|MDR:mdr|A[1]~6515 DATA_PATH:DP|ALU:ULA|Add0~456 DATA_PATH:DP|ALU:ULA|Add0~460 DATA_PATH:DP|ALU:ULA|Add0~464 DATA_PATH:DP|ALU:ULA|Add0~468 DATA_PATH:DP|ALU:ULA|Add0~471 DATA_PATH:DP|ALU:ULA|Add1~13291 DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13333 DATA_PATH:DP|ALU:ULA|R[7]~22873 DATA_PATH:DP|ALU:ULA|Equal0~149 DATA_PATH:DP|ALU:ULA|Equal0~147 DATA_PATH:DP|ALU:ULA|Equal0~148 Z } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "18.320 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 {} DATA_PATH:DP|MDR:mdr|A[1]~6512 {} DATA_PATH:DP|MDR:mdr|A[1]~6515 {} DATA_PATH:DP|ALU:ULA|Add0~456 {} DATA_PATH:DP|ALU:ULA|Add0~460 {} DATA_PATH:DP|ALU:ULA|Add0~464 {} DATA_PATH:DP|ALU:ULA|Add0~468 {} DATA_PATH:DP|ALU:ULA|Add0~471 {} DATA_PATH:DP|ALU:ULA|Add1~13291 {} DATA_PATH:DP|ALU:ULA|Add1~13326 {} DATA_PATH:DP|ALU:ULA|Add1~13330 {} DATA_PATH:DP|ALU:ULA|Add1~13333 {} DATA_PATH:DP|ALU:ULA|R[7]~22873 {} DATA_PATH:DP|ALU:ULA|Equal0~149 {} DATA_PATH:DP|ALU:ULA|Equal0~147 {} DATA_PATH:DP|ALU:ULA|Equal0~148 {} Z {} } { 0.000ns 0.000ns 5.205ns 0.528ns 0.337ns 0.824ns 0.000ns 0.000ns 0.000ns 0.000ns 0.825ns 0.304ns 0.000ns 0.000ns 0.787ns 0.776ns 0.583ns 1.509ns 0.856ns } { 0.000ns 0.827ns 0.228ns 0.366ns 0.272ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns 0.209ns 0.125ns 0.154ns 0.154ns 0.154ns 0.357ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DATA_PATH:DP\|PC:pc\|guarda\[19\] reset clk -2.719 ns register " "Info: th for register \"DATA_PATH:DP\|PC:pc\|guarda\[19\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.719 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.452 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1517 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1517; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 2.452 ns DATA_PATH:DP\|PC:pc\|guarda\[19\] 3 REG LCFF_X19_Y18_N1 3 " "Info: 3: + IC(0.637 ns) + CELL(0.618 ns) = 2.452 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 3; REG Node = 'DATA_PATH:DP\|PC:pc\|guarda\[19\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { clk~clkctrl DATA_PATH:DP|PC:pc|guarda[19] } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.03 % ) " "Info: Total cell delay = 1.472 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 39.97 % ) " "Info: Total interconnect delay = 0.980 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl DATA_PATH:DP|PC:pc|guarda[19] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|PC:pc|guarda[19] {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.320 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns reset 1 PIN PIN_E12 183 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 183; PIN Node = 'reset'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(0.397 ns) 5.320 ns DATA_PATH:DP\|PC:pc\|guarda\[19\] 2 REG LCFF_X19_Y18_N1 3 " "Info: 2: + IC(4.096 ns) + CELL(0.397 ns) = 5.320 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 3; REG Node = 'DATA_PATH:DP\|PC:pc\|guarda\[19\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { reset DATA_PATH:DP|PC:pc|guarda[19] } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.224 ns ( 23.01 % ) " "Info: Total cell delay = 1.224 ns ( 23.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 76.99 % ) " "Info: Total interconnect delay = 4.096 ns ( 76.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { reset DATA_PATH:DP|PC:pc|guarda[19] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { reset {} reset~combout {} DATA_PATH:DP|PC:pc|guarda[19] {} } { 0.000ns 0.000ns 4.096ns } { 0.000ns 0.827ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl DATA_PATH:DP|PC:pc|guarda[19] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|PC:pc|guarda[19] {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { reset DATA_PATH:DP|PC:pc|guarda[19] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { reset {} reset~combout {} DATA_PATH:DP|PC:pc|guarda[19] {} } { 0.000ns 0.000ns 4.096ns } { 0.000ns 0.827ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 21:36:59 2009 " "Info: Processing ended: Mon Aug 24 21:36:59 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
