

================================================================
== Vivado HLS Report for 'tx_axis_words'
================================================================
* Date:           Mon Jun 11 01:13:33 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        datamover
* Solution:       production
* Product family: zynq
* Target device:  xc7z020clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.50|      2.42|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  514|    2|  514|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1  |    0|  512|         2|          1|          1| 0 ~ 512 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     42|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|      18|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      18|    114|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_fu_82_p2                 |     +    |      0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_149           |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_fu_77_p2        |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  42|          27|          18|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_sig_ioackin_axis_V_V_TREADY  |   9|          2|    1|          2|
    |axis_V_V_TDATA_blk_n            |   9|          2|    1|          2|
    |i_i_reg_66                      |   9|          2|   10|         20|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  72|         15|   15|         33|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_reg_ioackin_axis_V_V_TREADY  |   1|   0|    1|          0|
    |exitcond_i_reg_98               |   1|   0|    1|          0|
    |i_i_reg_66                      |  10|   0|   10|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  18|   0|   18|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | tx_axis_words | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | tx_axis_words | return value |
|ap_start          |  in |    1| ap_ctrl_hs | tx_axis_words | return value |
|ap_done           | out |    1| ap_ctrl_hs | tx_axis_words | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | tx_axis_words | return value |
|ap_idle           | out |    1| ap_ctrl_hs | tx_axis_words | return value |
|ap_ready          | out |    1| ap_ctrl_hs | tx_axis_words | return value |
|cache_V_address0  | out |    9|  ap_memory |    cache_V    |     array    |
|cache_V_ce0       | out |    1|  ap_memory |    cache_V    |     array    |
|cache_V_q0        |  in |   64|  ap_memory |    cache_V    |     array    |
|p_read            |  in |   10|   ap_none  |     p_read    |    scalar    |
|axis_V_V_TDATA    | out |   64|    axis    |    axis_V_V   |    pointer   |
|axis_V_V_TVALID   | out |    1|    axis    |    axis_V_V   |    pointer   |
|axis_V_V_TREADY   |  in |    1|    axis    |    axis_V_V   |    pointer   |
+------------------+-----+-----+------------+---------------+--------------+

