# MIPS-processor-Operations-in-Verilog
implement MIPS processor that performs and, or, add, subtract operations in Verilog and simulate the output across 4 clock cycles each cycle for 1 operation.
![image](https://user-images.githubusercontent.com/70959607/153311249-f0dc2edb-8d5f-464b-9312-2716f9ebc6d0.png)

