<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: LTDC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">LTDC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xc.html">Stm32f401xc</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f405xx.html">Stm32f405xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f407xx.html">Stm32f407xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410cx.html">Stm32f410cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410rx.html">Stm32f410rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410tx.html">Stm32f410tx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f411xe.html">Stm32f411xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412cx.html">Stm32f412cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412rx.html">Stm32f412rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412vx.html">Stm32f412vx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412zx.html">Stm32f412zx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f413xx.html">Stm32f413xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f415xx.html">Stm32f415xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f417xx.html">Stm32f417xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f423xx.html">Stm32f423xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f427xx.html">Stm32f427xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f429xx.html">Stm32f429xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f437xx.html">Stm32f437xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f439xx.html">Stm32f439xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f469xx.html">Stm32f469xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f479xx.html">Stm32f479xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>LCD-TFT Display Controller.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for LTDC_TypeDef:</div>
<div class="dyncontent">
<div class="center"><img src="struct_l_t_d_c___type_def__coll__graph.png" border="0" usemap="#a_l_t_d_c___type_def_coll__map" loading="lazy" alt="Collaboration graph"/></div>
<map name="a_l_t_d_c___type_def_coll__map" id="a_l_t_d_c___type_def_coll__map">
<area shape="rect" title="LCD&#45;TFT Display Controller." alt="" coords="5,5,110,288"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-attribs" class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af2c92c7cb13569aaff6b4f5a25de5056" id="r_af2c92c7cb13569aaff6b4f5a25de5056"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af2c92c7cb13569aaff6b4f5a25de5056">RESERVED0</a> [2]</td></tr>
<tr class="memitem:a3aa8cb3b286c630b9fa126616a1f6498" id="r_a3aa8cb3b286c630b9fa126616a1f6498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3aa8cb3b286c630b9fa126616a1f6498">SSCR</a></td></tr>
<tr class="memitem:ab954c16d70935a24b62aad461a664878" id="r_ab954c16d70935a24b62aad461a664878"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab954c16d70935a24b62aad461a664878">BPCR</a></td></tr>
<tr class="memitem:a2277d6936f88a3bbb0b7fd1481b2c2c5" id="r_a2277d6936f88a3bbb0b7fd1481b2c2c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2277d6936f88a3bbb0b7fd1481b2c2c5">AWCR</a></td></tr>
<tr class="memitem:ace97ea64f6db802fc5488601bb8558ab" id="r_ace97ea64f6db802fc5488601bb8558ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace97ea64f6db802fc5488601bb8558ab">TWCR</a></td></tr>
<tr class="memitem:aae092d9d07574afe1fbc79c8bf7f7c19" id="r_aae092d9d07574afe1fbc79c8bf7f7c19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae092d9d07574afe1fbc79c8bf7f7c19">GCR</a></td></tr>
<tr class="memitem:a3c50f8698052818ea3024b4b52d65886" id="r_a3c50f8698052818ea3024b4b52d65886"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c50f8698052818ea3024b4b52d65886">RESERVED1</a> [2]</td></tr>
<tr class="memitem:a92af0fef30467bfce8d1408f81cfda6d" id="r_a92af0fef30467bfce8d1408f81cfda6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92af0fef30467bfce8d1408f81cfda6d">SRCR</a></td></tr>
<tr class="memitem:aa4de71b2a578cce3a67229dde3c6b52d" id="r_aa4de71b2a578cce3a67229dde3c6b52d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4de71b2a578cce3a67229dde3c6b52d">RESERVED2</a> [1]</td></tr>
<tr class="memitem:a7a7c554d0c2d78d8b044a699602e37e1" id="r_a7a7c554d0c2d78d8b044a699602e37e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a7c554d0c2d78d8b044a699602e37e1">BCCR</a></td></tr>
<tr class="memitem:a41add28c14461ad6ca03e7311db7640a" id="r_a41add28c14461ad6ca03e7311db7640a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41add28c14461ad6ca03e7311db7640a">RESERVED3</a> [1]</td></tr>
<tr class="memitem:a6566f8cfbd1d8aa7e8db046aa35e77db" id="r_a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="memitem:ab3c49a96815fcbee63d95e1e74f20e75" id="r_ab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="memitem:a0a8c8230846fd8ff154b9fde8dfa0399" id="r_a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="memitem:a7d311d182e9cb4a5acd25f6bb3e1422d" id="r_a7d311d182e9cb4a5acd25f6bb3e1422d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d311d182e9cb4a5acd25f6bb3e1422d">LIPCR</a></td></tr>
<tr class="memitem:a140588a82bafbf0bf0c983111aadb351" id="r_a140588a82bafbf0bf0c983111aadb351"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a140588a82bafbf0bf0c983111aadb351">CPSR</a></td></tr>
<tr class="memitem:a5e235993884b3f8d42db5f51d9bd1942" id="r_a5e235993884b3f8d42db5f51d9bd1942"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e235993884b3f8d42db5f51d9bd1942">CDSR</a></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>LCD-TFT Display Controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00634">634</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>
</div><a name="doc-variable-members" id="doc-variable-members"></a><h2 id="header-doc-variable-members" class="groupheader">Field Documentation</h2>
<a id="a2277d6936f88a3bbb0b7fd1481b2c2c5" name="a2277d6936f88a3bbb0b7fd1481b2c2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2277d6936f88a3bbb0b7fd1481b2c2c5">&#9670;&#160;</a></span>AWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Active Width Configuration Register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00639">639</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a7a7c554d0c2d78d8b044a699602e37e1" name="a7a7c554d0c2d78d8b044a699602e37e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a7c554d0c2d78d8b044a699602e37e1">&#9670;&#160;</a></span>BCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Background Color Configuration Register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00645">645</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="ab954c16d70935a24b62aad461a664878" name="ab954c16d70935a24b62aad461a664878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab954c16d70935a24b62aad461a664878">&#9670;&#160;</a></span>BPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Back Porch Configuration Register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00638">638</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a5e235993884b3f8d42db5f51d9bd1942" name="a5e235993884b3f8d42db5f51d9bd1942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e235993884b3f8d42db5f51d9bd1942">&#9670;&#160;</a></span>CDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CDSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Current Display Status Register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00652">652</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a140588a82bafbf0bf0c983111aadb351" name="a140588a82bafbf0bf0c983111aadb351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140588a82bafbf0bf0c983111aadb351">&#9670;&#160;</a></span>CPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Current Position Status Register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00651">651</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="aae092d9d07574afe1fbc79c8bf7f7c19" name="aae092d9d07574afe1fbc79c8bf7f7c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae092d9d07574afe1fbc79c8bf7f7c19">&#9670;&#160;</a></span>GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Global Control Register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00641">641</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a0a8c8230846fd8ff154b9fde8dfa0399" name="a0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Interrupt Clear Register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00649">649</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db" name="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Interrupt Enable Register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00647">647</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="ab3c49a96815fcbee63d95e1e74f20e75" name="ab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Interrupt Status Register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00648">648</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a7d311d182e9cb4a5acd25f6bb3e1422d" name="a7d311d182e9cb4a5acd25f6bb3e1422d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d311d182e9cb4a5acd25f6bb3e1422d">&#9670;&#160;</a></span>LIPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LIPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00650">650</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="af2c92c7cb13569aaff6b4f5a25de5056" name="af2c92c7cb13569aaff6b4f5a25de5056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c92c7cb13569aaff6b4f5a25de5056">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x00-0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00636">636</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a3c50f8698052818ea3024b4b52d65886" name="a3c50f8698052818ea3024b4b52d65886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c50f8698052818ea3024b4b52d65886">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C-0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00642">642</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="aa4de71b2a578cce3a67229dde3c6b52d" name="aa4de71b2a578cce3a67229dde3c6b52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4de71b2a578cce3a67229dde3c6b52d">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00644">644</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a41add28c14461ad6ca03e7311db7640a" name="a41add28c14461ad6ca03e7311db7640a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41add28c14461ad6ca03e7311db7640a">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00646">646</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a92af0fef30467bfce8d1408f81cfda6d" name="a92af0fef30467bfce8d1408f81cfda6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92af0fef30467bfce8d1408f81cfda6d">&#9670;&#160;</a></span>SRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Shadow Reload Configuration Register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00643">643</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a3aa8cb3b286c630b9fa126616a1f6498" name="a3aa8cb3b286c630b9fa126616a1f6498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aa8cb3b286c630b9fa126616a1f6498">&#9670;&#160;</a></span>SSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Synchronization Size Configuration Register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00637">637</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="ace97ea64f6db802fc5488601bb8558ab" name="ace97ea64f6db802fc5488601bb8558ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace97ea64f6db802fc5488601bb8558ab">&#9670;&#160;</a></span>TWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Total Width Configuration Register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00640">640</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f479xx_8h_source.html">stm32f479xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
