
firmware.elf:     file format elf32-littlearm


Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000574 	.word	0x20000574
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007ecc 	.word	0x08007ecc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000578 	.word	0x20000578
 8000104:	08007ecc 	.word	0x08007ecc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	0010      	movs	r0, r2
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	0019      	movs	r1, r3
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f001 f88d 	bl	8001350 <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f000 ffdd 	bl	8001200 <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f001 f87f 	bl	8001350 <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f001 f875 	bl	8001350 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f001 f805 	bl	8001284 <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 fffb 	bl	8001284 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_ldivmod>:
 800029c:	2b00      	cmp	r3, #0
 800029e:	d115      	bne.n	80002cc <__aeabi_ldivmod+0x30>
 80002a0:	2a00      	cmp	r2, #0
 80002a2:	d113      	bne.n	80002cc <__aeabi_ldivmod+0x30>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	db06      	blt.n	80002b6 <__aeabi_ldivmod+0x1a>
 80002a8:	dc01      	bgt.n	80002ae <__aeabi_ldivmod+0x12>
 80002aa:	2800      	cmp	r0, #0
 80002ac:	d006      	beq.n	80002bc <__aeabi_ldivmod+0x20>
 80002ae:	2000      	movs	r0, #0
 80002b0:	43c0      	mvns	r0, r0
 80002b2:	0841      	lsrs	r1, r0, #1
 80002b4:	e002      	b.n	80002bc <__aeabi_ldivmod+0x20>
 80002b6:	2180      	movs	r1, #128	; 0x80
 80002b8:	0609      	lsls	r1, r1, #24
 80002ba:	2000      	movs	r0, #0
 80002bc:	b407      	push	{r0, r1, r2}
 80002be:	4802      	ldr	r0, [pc, #8]	; (80002c8 <__aeabi_ldivmod+0x2c>)
 80002c0:	a101      	add	r1, pc, #4	; (adr r1, 80002c8 <__aeabi_ldivmod+0x2c>)
 80002c2:	1840      	adds	r0, r0, r1
 80002c4:	9002      	str	r0, [sp, #8]
 80002c6:	bd03      	pop	{r0, r1, pc}
 80002c8:	ffffff55 	.word	0xffffff55
 80002cc:	b403      	push	{r0, r1}
 80002ce:	4668      	mov	r0, sp
 80002d0:	b501      	push	{r0, lr}
 80002d2:	9802      	ldr	r0, [sp, #8]
 80002d4:	f000 f944 	bl	8000560 <__gnu_ldivmod_helper>
 80002d8:	9b01      	ldr	r3, [sp, #4]
 80002da:	469e      	mov	lr, r3
 80002dc:	b002      	add	sp, #8
 80002de:	bc0c      	pop	{r2, r3}
 80002e0:	4770      	bx	lr
 80002e2:	46c0      	nop			; (mov r8, r8)

080002e4 <__aeabi_uldivmod>:
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d111      	bne.n	800030c <__aeabi_uldivmod+0x28>
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	d10f      	bne.n	800030c <__aeabi_uldivmod+0x28>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	d100      	bne.n	80002f2 <__aeabi_uldivmod+0xe>
 80002f0:	2800      	cmp	r0, #0
 80002f2:	d002      	beq.n	80002fa <__aeabi_uldivmod+0x16>
 80002f4:	2100      	movs	r1, #0
 80002f6:	43c9      	mvns	r1, r1
 80002f8:	0008      	movs	r0, r1
 80002fa:	b407      	push	{r0, r1, r2}
 80002fc:	4802      	ldr	r0, [pc, #8]	; (8000308 <__aeabi_uldivmod+0x24>)
 80002fe:	a102      	add	r1, pc, #8	; (adr r1, 8000308 <__aeabi_uldivmod+0x24>)
 8000300:	1840      	adds	r0, r0, r1
 8000302:	9002      	str	r0, [sp, #8]
 8000304:	bd03      	pop	{r0, r1, pc}
 8000306:	46c0      	nop			; (mov r8, r8)
 8000308:	ffffff15 	.word	0xffffff15
 800030c:	b403      	push	{r0, r1}
 800030e:	4668      	mov	r0, sp
 8000310:	b501      	push	{r0, lr}
 8000312:	9802      	ldr	r0, [sp, #8]
 8000314:	f000 f858 	bl	80003c8 <__udivmoddi4>
 8000318:	9b01      	ldr	r3, [sp, #4]
 800031a:	469e      	mov	lr, r3
 800031c:	b002      	add	sp, #8
 800031e:	bc0c      	pop	{r2, r3}
 8000320:	4770      	bx	lr
 8000322:	46c0      	nop			; (mov r8, r8)

08000324 <__aeabi_d2lz>:
 8000324:	b570      	push	{r4, r5, r6, lr}
 8000326:	0005      	movs	r5, r0
 8000328:	000c      	movs	r4, r1
 800032a:	2200      	movs	r2, #0
 800032c:	2300      	movs	r3, #0
 800032e:	0028      	movs	r0, r5
 8000330:	0021      	movs	r1, r4
 8000332:	f7ff ff8b 	bl	800024c <__aeabi_dcmplt>
 8000336:	2800      	cmp	r0, #0
 8000338:	d108      	bne.n	800034c <__aeabi_d2lz+0x28>
 800033a:	0028      	movs	r0, r5
 800033c:	0021      	movs	r1, r4
 800033e:	f000 f80f 	bl	8000360 <__aeabi_d2ulz>
 8000342:	0002      	movs	r2, r0
 8000344:	000b      	movs	r3, r1
 8000346:	0010      	movs	r0, r2
 8000348:	0019      	movs	r1, r3
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	2380      	movs	r3, #128	; 0x80
 800034e:	061b      	lsls	r3, r3, #24
 8000350:	18e1      	adds	r1, r4, r3
 8000352:	0028      	movs	r0, r5
 8000354:	f000 f804 	bl	8000360 <__aeabi_d2ulz>
 8000358:	2300      	movs	r3, #0
 800035a:	4242      	negs	r2, r0
 800035c:	418b      	sbcs	r3, r1
 800035e:	e7f2      	b.n	8000346 <__aeabi_d2lz+0x22>

08000360 <__aeabi_d2ulz>:
 8000360:	b570      	push	{r4, r5, r6, lr}
 8000362:	2200      	movs	r2, #0
 8000364:	4b0b      	ldr	r3, [pc, #44]	; (8000394 <__aeabi_d2ulz+0x34>)
 8000366:	000d      	movs	r5, r1
 8000368:	0004      	movs	r4, r0
 800036a:	f001 f855 	bl	8001418 <__aeabi_dmul>
 800036e:	f001 ff35 	bl	80021dc <__aeabi_d2uiz>
 8000372:	0006      	movs	r6, r0
 8000374:	f001 feb4 	bl	80020e0 <__aeabi_ui2d>
 8000378:	2200      	movs	r2, #0
 800037a:	4b07      	ldr	r3, [pc, #28]	; (8000398 <__aeabi_d2ulz+0x38>)
 800037c:	f001 f84c 	bl	8001418 <__aeabi_dmul>
 8000380:	0002      	movs	r2, r0
 8000382:	000b      	movs	r3, r1
 8000384:	0020      	movs	r0, r4
 8000386:	0029      	movs	r1, r5
 8000388:	f001 fab2 	bl	80018f0 <__aeabi_dsub>
 800038c:	f001 ff26 	bl	80021dc <__aeabi_d2uiz>
 8000390:	0031      	movs	r1, r6
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	3df00000 	.word	0x3df00000
 8000398:	41f00000 	.word	0x41f00000

0800039c <__aeabi_l2d>:
 800039c:	b570      	push	{r4, r5, r6, lr}
 800039e:	0006      	movs	r6, r0
 80003a0:	0008      	movs	r0, r1
 80003a2:	f001 fe6d 	bl	8002080 <__aeabi_i2d>
 80003a6:	2200      	movs	r2, #0
 80003a8:	4b06      	ldr	r3, [pc, #24]	; (80003c4 <__aeabi_l2d+0x28>)
 80003aa:	f001 f835 	bl	8001418 <__aeabi_dmul>
 80003ae:	000d      	movs	r5, r1
 80003b0:	0004      	movs	r4, r0
 80003b2:	0030      	movs	r0, r6
 80003b4:	f001 fe94 	bl	80020e0 <__aeabi_ui2d>
 80003b8:	002b      	movs	r3, r5
 80003ba:	0022      	movs	r2, r4
 80003bc:	f000 f8ee 	bl	800059c <__aeabi_dadd>
 80003c0:	bd70      	pop	{r4, r5, r6, pc}
 80003c2:	46c0      	nop			; (mov r8, r8)
 80003c4:	41f00000 	.word	0x41f00000

080003c8 <__udivmoddi4>:
 80003c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003ca:	4657      	mov	r7, sl
 80003cc:	464e      	mov	r6, r9
 80003ce:	4645      	mov	r5, r8
 80003d0:	46de      	mov	lr, fp
 80003d2:	b5e0      	push	{r5, r6, r7, lr}
 80003d4:	0004      	movs	r4, r0
 80003d6:	000d      	movs	r5, r1
 80003d8:	4692      	mov	sl, r2
 80003da:	4699      	mov	r9, r3
 80003dc:	b083      	sub	sp, #12
 80003de:	428b      	cmp	r3, r1
 80003e0:	d830      	bhi.n	8000444 <__udivmoddi4+0x7c>
 80003e2:	d02d      	beq.n	8000440 <__udivmoddi4+0x78>
 80003e4:	4649      	mov	r1, r9
 80003e6:	4650      	mov	r0, sl
 80003e8:	f001 febe 	bl	8002168 <__clzdi2>
 80003ec:	0029      	movs	r1, r5
 80003ee:	0006      	movs	r6, r0
 80003f0:	0020      	movs	r0, r4
 80003f2:	f001 feb9 	bl	8002168 <__clzdi2>
 80003f6:	1a33      	subs	r3, r6, r0
 80003f8:	4698      	mov	r8, r3
 80003fa:	3b20      	subs	r3, #32
 80003fc:	469b      	mov	fp, r3
 80003fe:	d433      	bmi.n	8000468 <__udivmoddi4+0xa0>
 8000400:	465a      	mov	r2, fp
 8000402:	4653      	mov	r3, sl
 8000404:	4093      	lsls	r3, r2
 8000406:	4642      	mov	r2, r8
 8000408:	001f      	movs	r7, r3
 800040a:	4653      	mov	r3, sl
 800040c:	4093      	lsls	r3, r2
 800040e:	001e      	movs	r6, r3
 8000410:	42af      	cmp	r7, r5
 8000412:	d83a      	bhi.n	800048a <__udivmoddi4+0xc2>
 8000414:	42af      	cmp	r7, r5
 8000416:	d100      	bne.n	800041a <__udivmoddi4+0x52>
 8000418:	e078      	b.n	800050c <__udivmoddi4+0x144>
 800041a:	465b      	mov	r3, fp
 800041c:	1ba4      	subs	r4, r4, r6
 800041e:	41bd      	sbcs	r5, r7
 8000420:	2b00      	cmp	r3, #0
 8000422:	da00      	bge.n	8000426 <__udivmoddi4+0x5e>
 8000424:	e075      	b.n	8000512 <__udivmoddi4+0x14a>
 8000426:	2200      	movs	r2, #0
 8000428:	2300      	movs	r3, #0
 800042a:	9200      	str	r2, [sp, #0]
 800042c:	9301      	str	r3, [sp, #4]
 800042e:	2301      	movs	r3, #1
 8000430:	465a      	mov	r2, fp
 8000432:	4093      	lsls	r3, r2
 8000434:	9301      	str	r3, [sp, #4]
 8000436:	2301      	movs	r3, #1
 8000438:	4642      	mov	r2, r8
 800043a:	4093      	lsls	r3, r2
 800043c:	9300      	str	r3, [sp, #0]
 800043e:	e028      	b.n	8000492 <__udivmoddi4+0xca>
 8000440:	4282      	cmp	r2, r0
 8000442:	d9cf      	bls.n	80003e4 <__udivmoddi4+0x1c>
 8000444:	2200      	movs	r2, #0
 8000446:	2300      	movs	r3, #0
 8000448:	9200      	str	r2, [sp, #0]
 800044a:	9301      	str	r3, [sp, #4]
 800044c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <__udivmoddi4+0x8e>
 8000452:	601c      	str	r4, [r3, #0]
 8000454:	605d      	str	r5, [r3, #4]
 8000456:	9800      	ldr	r0, [sp, #0]
 8000458:	9901      	ldr	r1, [sp, #4]
 800045a:	b003      	add	sp, #12
 800045c:	bcf0      	pop	{r4, r5, r6, r7}
 800045e:	46bb      	mov	fp, r7
 8000460:	46b2      	mov	sl, r6
 8000462:	46a9      	mov	r9, r5
 8000464:	46a0      	mov	r8, r4
 8000466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000468:	4642      	mov	r2, r8
 800046a:	2320      	movs	r3, #32
 800046c:	1a9b      	subs	r3, r3, r2
 800046e:	4652      	mov	r2, sl
 8000470:	40da      	lsrs	r2, r3
 8000472:	4641      	mov	r1, r8
 8000474:	0013      	movs	r3, r2
 8000476:	464a      	mov	r2, r9
 8000478:	408a      	lsls	r2, r1
 800047a:	0017      	movs	r7, r2
 800047c:	4642      	mov	r2, r8
 800047e:	431f      	orrs	r7, r3
 8000480:	4653      	mov	r3, sl
 8000482:	4093      	lsls	r3, r2
 8000484:	001e      	movs	r6, r3
 8000486:	42af      	cmp	r7, r5
 8000488:	d9c4      	bls.n	8000414 <__udivmoddi4+0x4c>
 800048a:	2200      	movs	r2, #0
 800048c:	2300      	movs	r3, #0
 800048e:	9200      	str	r2, [sp, #0]
 8000490:	9301      	str	r3, [sp, #4]
 8000492:	4643      	mov	r3, r8
 8000494:	2b00      	cmp	r3, #0
 8000496:	d0d9      	beq.n	800044c <__udivmoddi4+0x84>
 8000498:	07fb      	lsls	r3, r7, #31
 800049a:	0872      	lsrs	r2, r6, #1
 800049c:	431a      	orrs	r2, r3
 800049e:	4646      	mov	r6, r8
 80004a0:	087b      	lsrs	r3, r7, #1
 80004a2:	e00e      	b.n	80004c2 <__udivmoddi4+0xfa>
 80004a4:	42ab      	cmp	r3, r5
 80004a6:	d101      	bne.n	80004ac <__udivmoddi4+0xe4>
 80004a8:	42a2      	cmp	r2, r4
 80004aa:	d80c      	bhi.n	80004c6 <__udivmoddi4+0xfe>
 80004ac:	1aa4      	subs	r4, r4, r2
 80004ae:	419d      	sbcs	r5, r3
 80004b0:	2001      	movs	r0, #1
 80004b2:	1924      	adds	r4, r4, r4
 80004b4:	416d      	adcs	r5, r5
 80004b6:	2100      	movs	r1, #0
 80004b8:	3e01      	subs	r6, #1
 80004ba:	1824      	adds	r4, r4, r0
 80004bc:	414d      	adcs	r5, r1
 80004be:	2e00      	cmp	r6, #0
 80004c0:	d006      	beq.n	80004d0 <__udivmoddi4+0x108>
 80004c2:	42ab      	cmp	r3, r5
 80004c4:	d9ee      	bls.n	80004a4 <__udivmoddi4+0xdc>
 80004c6:	3e01      	subs	r6, #1
 80004c8:	1924      	adds	r4, r4, r4
 80004ca:	416d      	adcs	r5, r5
 80004cc:	2e00      	cmp	r6, #0
 80004ce:	d1f8      	bne.n	80004c2 <__udivmoddi4+0xfa>
 80004d0:	9800      	ldr	r0, [sp, #0]
 80004d2:	9901      	ldr	r1, [sp, #4]
 80004d4:	465b      	mov	r3, fp
 80004d6:	1900      	adds	r0, r0, r4
 80004d8:	4169      	adcs	r1, r5
 80004da:	2b00      	cmp	r3, #0
 80004dc:	db24      	blt.n	8000528 <__udivmoddi4+0x160>
 80004de:	002b      	movs	r3, r5
 80004e0:	465a      	mov	r2, fp
 80004e2:	4644      	mov	r4, r8
 80004e4:	40d3      	lsrs	r3, r2
 80004e6:	002a      	movs	r2, r5
 80004e8:	40e2      	lsrs	r2, r4
 80004ea:	001c      	movs	r4, r3
 80004ec:	465b      	mov	r3, fp
 80004ee:	0015      	movs	r5, r2
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	db2a      	blt.n	800054a <__udivmoddi4+0x182>
 80004f4:	0026      	movs	r6, r4
 80004f6:	409e      	lsls	r6, r3
 80004f8:	0033      	movs	r3, r6
 80004fa:	0026      	movs	r6, r4
 80004fc:	4647      	mov	r7, r8
 80004fe:	40be      	lsls	r6, r7
 8000500:	0032      	movs	r2, r6
 8000502:	1a80      	subs	r0, r0, r2
 8000504:	4199      	sbcs	r1, r3
 8000506:	9000      	str	r0, [sp, #0]
 8000508:	9101      	str	r1, [sp, #4]
 800050a:	e79f      	b.n	800044c <__udivmoddi4+0x84>
 800050c:	42a3      	cmp	r3, r4
 800050e:	d8bc      	bhi.n	800048a <__udivmoddi4+0xc2>
 8000510:	e783      	b.n	800041a <__udivmoddi4+0x52>
 8000512:	4642      	mov	r2, r8
 8000514:	2320      	movs	r3, #32
 8000516:	2100      	movs	r1, #0
 8000518:	1a9b      	subs	r3, r3, r2
 800051a:	2200      	movs	r2, #0
 800051c:	9100      	str	r1, [sp, #0]
 800051e:	9201      	str	r2, [sp, #4]
 8000520:	2201      	movs	r2, #1
 8000522:	40da      	lsrs	r2, r3
 8000524:	9201      	str	r2, [sp, #4]
 8000526:	e786      	b.n	8000436 <__udivmoddi4+0x6e>
 8000528:	4642      	mov	r2, r8
 800052a:	2320      	movs	r3, #32
 800052c:	1a9b      	subs	r3, r3, r2
 800052e:	002a      	movs	r2, r5
 8000530:	4646      	mov	r6, r8
 8000532:	409a      	lsls	r2, r3
 8000534:	0023      	movs	r3, r4
 8000536:	40f3      	lsrs	r3, r6
 8000538:	4644      	mov	r4, r8
 800053a:	4313      	orrs	r3, r2
 800053c:	002a      	movs	r2, r5
 800053e:	40e2      	lsrs	r2, r4
 8000540:	001c      	movs	r4, r3
 8000542:	465b      	mov	r3, fp
 8000544:	0015      	movs	r5, r2
 8000546:	2b00      	cmp	r3, #0
 8000548:	dad4      	bge.n	80004f4 <__udivmoddi4+0x12c>
 800054a:	4642      	mov	r2, r8
 800054c:	002f      	movs	r7, r5
 800054e:	2320      	movs	r3, #32
 8000550:	0026      	movs	r6, r4
 8000552:	4097      	lsls	r7, r2
 8000554:	1a9b      	subs	r3, r3, r2
 8000556:	40de      	lsrs	r6, r3
 8000558:	003b      	movs	r3, r7
 800055a:	4333      	orrs	r3, r6
 800055c:	e7cd      	b.n	80004fa <__udivmoddi4+0x132>
 800055e:	46c0      	nop			; (mov r8, r8)

08000560 <__gnu_ldivmod_helper>:
 8000560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000562:	46ce      	mov	lr, r9
 8000564:	4647      	mov	r7, r8
 8000566:	b580      	push	{r7, lr}
 8000568:	4691      	mov	r9, r2
 800056a:	4698      	mov	r8, r3
 800056c:	0004      	movs	r4, r0
 800056e:	000d      	movs	r5, r1
 8000570:	f001 fe52 	bl	8002218 <__divdi3>
 8000574:	0007      	movs	r7, r0
 8000576:	000e      	movs	r6, r1
 8000578:	0002      	movs	r2, r0
 800057a:	000b      	movs	r3, r1
 800057c:	4648      	mov	r0, r9
 800057e:	4641      	mov	r1, r8
 8000580:	f001 fdfe 	bl	8002180 <__aeabi_lmul>
 8000584:	1a24      	subs	r4, r4, r0
 8000586:	418d      	sbcs	r5, r1
 8000588:	9b08      	ldr	r3, [sp, #32]
 800058a:	0038      	movs	r0, r7
 800058c:	0031      	movs	r1, r6
 800058e:	601c      	str	r4, [r3, #0]
 8000590:	605d      	str	r5, [r3, #4]
 8000592:	bcc0      	pop	{r6, r7}
 8000594:	46b9      	mov	r9, r7
 8000596:	46b0      	mov	r8, r6
 8000598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800059a:	46c0      	nop			; (mov r8, r8)

0800059c <__aeabi_dadd>:
 800059c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800059e:	464f      	mov	r7, r9
 80005a0:	4646      	mov	r6, r8
 80005a2:	46d6      	mov	lr, sl
 80005a4:	000d      	movs	r5, r1
 80005a6:	0004      	movs	r4, r0
 80005a8:	b5c0      	push	{r6, r7, lr}
 80005aa:	001f      	movs	r7, r3
 80005ac:	0011      	movs	r1, r2
 80005ae:	0328      	lsls	r0, r5, #12
 80005b0:	0f62      	lsrs	r2, r4, #29
 80005b2:	0a40      	lsrs	r0, r0, #9
 80005b4:	4310      	orrs	r0, r2
 80005b6:	007a      	lsls	r2, r7, #1
 80005b8:	0d52      	lsrs	r2, r2, #21
 80005ba:	00e3      	lsls	r3, r4, #3
 80005bc:	033c      	lsls	r4, r7, #12
 80005be:	4691      	mov	r9, r2
 80005c0:	0a64      	lsrs	r4, r4, #9
 80005c2:	0ffa      	lsrs	r2, r7, #31
 80005c4:	0f4f      	lsrs	r7, r1, #29
 80005c6:	006e      	lsls	r6, r5, #1
 80005c8:	4327      	orrs	r7, r4
 80005ca:	4692      	mov	sl, r2
 80005cc:	46b8      	mov	r8, r7
 80005ce:	0d76      	lsrs	r6, r6, #21
 80005d0:	0fed      	lsrs	r5, r5, #31
 80005d2:	00c9      	lsls	r1, r1, #3
 80005d4:	4295      	cmp	r5, r2
 80005d6:	d100      	bne.n	80005da <__aeabi_dadd+0x3e>
 80005d8:	e099      	b.n	800070e <__aeabi_dadd+0x172>
 80005da:	464c      	mov	r4, r9
 80005dc:	1b34      	subs	r4, r6, r4
 80005de:	46a4      	mov	ip, r4
 80005e0:	2c00      	cmp	r4, #0
 80005e2:	dc00      	bgt.n	80005e6 <__aeabi_dadd+0x4a>
 80005e4:	e07c      	b.n	80006e0 <__aeabi_dadd+0x144>
 80005e6:	464a      	mov	r2, r9
 80005e8:	2a00      	cmp	r2, #0
 80005ea:	d100      	bne.n	80005ee <__aeabi_dadd+0x52>
 80005ec:	e0b8      	b.n	8000760 <__aeabi_dadd+0x1c4>
 80005ee:	4ac5      	ldr	r2, [pc, #788]	; (8000904 <__aeabi_dadd+0x368>)
 80005f0:	4296      	cmp	r6, r2
 80005f2:	d100      	bne.n	80005f6 <__aeabi_dadd+0x5a>
 80005f4:	e11c      	b.n	8000830 <__aeabi_dadd+0x294>
 80005f6:	2280      	movs	r2, #128	; 0x80
 80005f8:	003c      	movs	r4, r7
 80005fa:	0412      	lsls	r2, r2, #16
 80005fc:	4314      	orrs	r4, r2
 80005fe:	46a0      	mov	r8, r4
 8000600:	4662      	mov	r2, ip
 8000602:	2a38      	cmp	r2, #56	; 0x38
 8000604:	dd00      	ble.n	8000608 <__aeabi_dadd+0x6c>
 8000606:	e161      	b.n	80008cc <__aeabi_dadd+0x330>
 8000608:	2a1f      	cmp	r2, #31
 800060a:	dd00      	ble.n	800060e <__aeabi_dadd+0x72>
 800060c:	e1cc      	b.n	80009a8 <__aeabi_dadd+0x40c>
 800060e:	4664      	mov	r4, ip
 8000610:	2220      	movs	r2, #32
 8000612:	1b12      	subs	r2, r2, r4
 8000614:	4644      	mov	r4, r8
 8000616:	4094      	lsls	r4, r2
 8000618:	000f      	movs	r7, r1
 800061a:	46a1      	mov	r9, r4
 800061c:	4664      	mov	r4, ip
 800061e:	4091      	lsls	r1, r2
 8000620:	40e7      	lsrs	r7, r4
 8000622:	464c      	mov	r4, r9
 8000624:	1e4a      	subs	r2, r1, #1
 8000626:	4191      	sbcs	r1, r2
 8000628:	433c      	orrs	r4, r7
 800062a:	4642      	mov	r2, r8
 800062c:	4321      	orrs	r1, r4
 800062e:	4664      	mov	r4, ip
 8000630:	40e2      	lsrs	r2, r4
 8000632:	1a80      	subs	r0, r0, r2
 8000634:	1a5c      	subs	r4, r3, r1
 8000636:	42a3      	cmp	r3, r4
 8000638:	419b      	sbcs	r3, r3
 800063a:	425f      	negs	r7, r3
 800063c:	1bc7      	subs	r7, r0, r7
 800063e:	023b      	lsls	r3, r7, #8
 8000640:	d400      	bmi.n	8000644 <__aeabi_dadd+0xa8>
 8000642:	e0d0      	b.n	80007e6 <__aeabi_dadd+0x24a>
 8000644:	027f      	lsls	r7, r7, #9
 8000646:	0a7f      	lsrs	r7, r7, #9
 8000648:	2f00      	cmp	r7, #0
 800064a:	d100      	bne.n	800064e <__aeabi_dadd+0xb2>
 800064c:	e0ff      	b.n	800084e <__aeabi_dadd+0x2b2>
 800064e:	0038      	movs	r0, r7
 8000650:	f001 fd6c 	bl	800212c <__clzsi2>
 8000654:	0001      	movs	r1, r0
 8000656:	3908      	subs	r1, #8
 8000658:	2320      	movs	r3, #32
 800065a:	0022      	movs	r2, r4
 800065c:	1a5b      	subs	r3, r3, r1
 800065e:	408f      	lsls	r7, r1
 8000660:	40da      	lsrs	r2, r3
 8000662:	408c      	lsls	r4, r1
 8000664:	4317      	orrs	r7, r2
 8000666:	42b1      	cmp	r1, r6
 8000668:	da00      	bge.n	800066c <__aeabi_dadd+0xd0>
 800066a:	e0ff      	b.n	800086c <__aeabi_dadd+0x2d0>
 800066c:	1b89      	subs	r1, r1, r6
 800066e:	1c4b      	adds	r3, r1, #1
 8000670:	2b1f      	cmp	r3, #31
 8000672:	dd00      	ble.n	8000676 <__aeabi_dadd+0xda>
 8000674:	e0a8      	b.n	80007c8 <__aeabi_dadd+0x22c>
 8000676:	2220      	movs	r2, #32
 8000678:	0039      	movs	r1, r7
 800067a:	1ad2      	subs	r2, r2, r3
 800067c:	0020      	movs	r0, r4
 800067e:	4094      	lsls	r4, r2
 8000680:	4091      	lsls	r1, r2
 8000682:	40d8      	lsrs	r0, r3
 8000684:	1e62      	subs	r2, r4, #1
 8000686:	4194      	sbcs	r4, r2
 8000688:	40df      	lsrs	r7, r3
 800068a:	2600      	movs	r6, #0
 800068c:	4301      	orrs	r1, r0
 800068e:	430c      	orrs	r4, r1
 8000690:	0763      	lsls	r3, r4, #29
 8000692:	d009      	beq.n	80006a8 <__aeabi_dadd+0x10c>
 8000694:	230f      	movs	r3, #15
 8000696:	4023      	ands	r3, r4
 8000698:	2b04      	cmp	r3, #4
 800069a:	d005      	beq.n	80006a8 <__aeabi_dadd+0x10c>
 800069c:	1d23      	adds	r3, r4, #4
 800069e:	42a3      	cmp	r3, r4
 80006a0:	41a4      	sbcs	r4, r4
 80006a2:	4264      	negs	r4, r4
 80006a4:	193f      	adds	r7, r7, r4
 80006a6:	001c      	movs	r4, r3
 80006a8:	023b      	lsls	r3, r7, #8
 80006aa:	d400      	bmi.n	80006ae <__aeabi_dadd+0x112>
 80006ac:	e09e      	b.n	80007ec <__aeabi_dadd+0x250>
 80006ae:	4b95      	ldr	r3, [pc, #596]	; (8000904 <__aeabi_dadd+0x368>)
 80006b0:	3601      	adds	r6, #1
 80006b2:	429e      	cmp	r6, r3
 80006b4:	d100      	bne.n	80006b8 <__aeabi_dadd+0x11c>
 80006b6:	e0b7      	b.n	8000828 <__aeabi_dadd+0x28c>
 80006b8:	4a93      	ldr	r2, [pc, #588]	; (8000908 <__aeabi_dadd+0x36c>)
 80006ba:	08e4      	lsrs	r4, r4, #3
 80006bc:	4017      	ands	r7, r2
 80006be:	077b      	lsls	r3, r7, #29
 80006c0:	0571      	lsls	r1, r6, #21
 80006c2:	027f      	lsls	r7, r7, #9
 80006c4:	4323      	orrs	r3, r4
 80006c6:	0b3f      	lsrs	r7, r7, #12
 80006c8:	0d4a      	lsrs	r2, r1, #21
 80006ca:	0512      	lsls	r2, r2, #20
 80006cc:	433a      	orrs	r2, r7
 80006ce:	07ed      	lsls	r5, r5, #31
 80006d0:	432a      	orrs	r2, r5
 80006d2:	0018      	movs	r0, r3
 80006d4:	0011      	movs	r1, r2
 80006d6:	bce0      	pop	{r5, r6, r7}
 80006d8:	46ba      	mov	sl, r7
 80006da:	46b1      	mov	r9, r6
 80006dc:	46a8      	mov	r8, r5
 80006de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006e0:	2c00      	cmp	r4, #0
 80006e2:	d04b      	beq.n	800077c <__aeabi_dadd+0x1e0>
 80006e4:	464c      	mov	r4, r9
 80006e6:	1ba4      	subs	r4, r4, r6
 80006e8:	46a4      	mov	ip, r4
 80006ea:	2e00      	cmp	r6, #0
 80006ec:	d000      	beq.n	80006f0 <__aeabi_dadd+0x154>
 80006ee:	e123      	b.n	8000938 <__aeabi_dadd+0x39c>
 80006f0:	0004      	movs	r4, r0
 80006f2:	431c      	orrs	r4, r3
 80006f4:	d100      	bne.n	80006f8 <__aeabi_dadd+0x15c>
 80006f6:	e1af      	b.n	8000a58 <__aeabi_dadd+0x4bc>
 80006f8:	4662      	mov	r2, ip
 80006fa:	1e54      	subs	r4, r2, #1
 80006fc:	2a01      	cmp	r2, #1
 80006fe:	d100      	bne.n	8000702 <__aeabi_dadd+0x166>
 8000700:	e215      	b.n	8000b2e <__aeabi_dadd+0x592>
 8000702:	4d80      	ldr	r5, [pc, #512]	; (8000904 <__aeabi_dadd+0x368>)
 8000704:	45ac      	cmp	ip, r5
 8000706:	d100      	bne.n	800070a <__aeabi_dadd+0x16e>
 8000708:	e1c8      	b.n	8000a9c <__aeabi_dadd+0x500>
 800070a:	46a4      	mov	ip, r4
 800070c:	e11b      	b.n	8000946 <__aeabi_dadd+0x3aa>
 800070e:	464a      	mov	r2, r9
 8000710:	1ab2      	subs	r2, r6, r2
 8000712:	4694      	mov	ip, r2
 8000714:	2a00      	cmp	r2, #0
 8000716:	dc00      	bgt.n	800071a <__aeabi_dadd+0x17e>
 8000718:	e0ac      	b.n	8000874 <__aeabi_dadd+0x2d8>
 800071a:	464a      	mov	r2, r9
 800071c:	2a00      	cmp	r2, #0
 800071e:	d043      	beq.n	80007a8 <__aeabi_dadd+0x20c>
 8000720:	4a78      	ldr	r2, [pc, #480]	; (8000904 <__aeabi_dadd+0x368>)
 8000722:	4296      	cmp	r6, r2
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0x18c>
 8000726:	e1af      	b.n	8000a88 <__aeabi_dadd+0x4ec>
 8000728:	2280      	movs	r2, #128	; 0x80
 800072a:	003c      	movs	r4, r7
 800072c:	0412      	lsls	r2, r2, #16
 800072e:	4314      	orrs	r4, r2
 8000730:	46a0      	mov	r8, r4
 8000732:	4662      	mov	r2, ip
 8000734:	2a38      	cmp	r2, #56	; 0x38
 8000736:	dc67      	bgt.n	8000808 <__aeabi_dadd+0x26c>
 8000738:	2a1f      	cmp	r2, #31
 800073a:	dc00      	bgt.n	800073e <__aeabi_dadd+0x1a2>
 800073c:	e15f      	b.n	80009fe <__aeabi_dadd+0x462>
 800073e:	4647      	mov	r7, r8
 8000740:	3a20      	subs	r2, #32
 8000742:	40d7      	lsrs	r7, r2
 8000744:	4662      	mov	r2, ip
 8000746:	2a20      	cmp	r2, #32
 8000748:	d005      	beq.n	8000756 <__aeabi_dadd+0x1ba>
 800074a:	4664      	mov	r4, ip
 800074c:	2240      	movs	r2, #64	; 0x40
 800074e:	1b12      	subs	r2, r2, r4
 8000750:	4644      	mov	r4, r8
 8000752:	4094      	lsls	r4, r2
 8000754:	4321      	orrs	r1, r4
 8000756:	1e4a      	subs	r2, r1, #1
 8000758:	4191      	sbcs	r1, r2
 800075a:	000c      	movs	r4, r1
 800075c:	433c      	orrs	r4, r7
 800075e:	e057      	b.n	8000810 <__aeabi_dadd+0x274>
 8000760:	003a      	movs	r2, r7
 8000762:	430a      	orrs	r2, r1
 8000764:	d100      	bne.n	8000768 <__aeabi_dadd+0x1cc>
 8000766:	e105      	b.n	8000974 <__aeabi_dadd+0x3d8>
 8000768:	0022      	movs	r2, r4
 800076a:	3a01      	subs	r2, #1
 800076c:	2c01      	cmp	r4, #1
 800076e:	d100      	bne.n	8000772 <__aeabi_dadd+0x1d6>
 8000770:	e182      	b.n	8000a78 <__aeabi_dadd+0x4dc>
 8000772:	4c64      	ldr	r4, [pc, #400]	; (8000904 <__aeabi_dadd+0x368>)
 8000774:	45a4      	cmp	ip, r4
 8000776:	d05b      	beq.n	8000830 <__aeabi_dadd+0x294>
 8000778:	4694      	mov	ip, r2
 800077a:	e741      	b.n	8000600 <__aeabi_dadd+0x64>
 800077c:	4c63      	ldr	r4, [pc, #396]	; (800090c <__aeabi_dadd+0x370>)
 800077e:	1c77      	adds	r7, r6, #1
 8000780:	4227      	tst	r7, r4
 8000782:	d000      	beq.n	8000786 <__aeabi_dadd+0x1ea>
 8000784:	e0c4      	b.n	8000910 <__aeabi_dadd+0x374>
 8000786:	0004      	movs	r4, r0
 8000788:	431c      	orrs	r4, r3
 800078a:	2e00      	cmp	r6, #0
 800078c:	d000      	beq.n	8000790 <__aeabi_dadd+0x1f4>
 800078e:	e169      	b.n	8000a64 <__aeabi_dadd+0x4c8>
 8000790:	2c00      	cmp	r4, #0
 8000792:	d100      	bne.n	8000796 <__aeabi_dadd+0x1fa>
 8000794:	e1bf      	b.n	8000b16 <__aeabi_dadd+0x57a>
 8000796:	4644      	mov	r4, r8
 8000798:	430c      	orrs	r4, r1
 800079a:	d000      	beq.n	800079e <__aeabi_dadd+0x202>
 800079c:	e1d0      	b.n	8000b40 <__aeabi_dadd+0x5a4>
 800079e:	0742      	lsls	r2, r0, #29
 80007a0:	08db      	lsrs	r3, r3, #3
 80007a2:	4313      	orrs	r3, r2
 80007a4:	08c0      	lsrs	r0, r0, #3
 80007a6:	e029      	b.n	80007fc <__aeabi_dadd+0x260>
 80007a8:	003a      	movs	r2, r7
 80007aa:	430a      	orrs	r2, r1
 80007ac:	d100      	bne.n	80007b0 <__aeabi_dadd+0x214>
 80007ae:	e170      	b.n	8000a92 <__aeabi_dadd+0x4f6>
 80007b0:	4662      	mov	r2, ip
 80007b2:	4664      	mov	r4, ip
 80007b4:	3a01      	subs	r2, #1
 80007b6:	2c01      	cmp	r4, #1
 80007b8:	d100      	bne.n	80007bc <__aeabi_dadd+0x220>
 80007ba:	e0e0      	b.n	800097e <__aeabi_dadd+0x3e2>
 80007bc:	4c51      	ldr	r4, [pc, #324]	; (8000904 <__aeabi_dadd+0x368>)
 80007be:	45a4      	cmp	ip, r4
 80007c0:	d100      	bne.n	80007c4 <__aeabi_dadd+0x228>
 80007c2:	e161      	b.n	8000a88 <__aeabi_dadd+0x4ec>
 80007c4:	4694      	mov	ip, r2
 80007c6:	e7b4      	b.n	8000732 <__aeabi_dadd+0x196>
 80007c8:	003a      	movs	r2, r7
 80007ca:	391f      	subs	r1, #31
 80007cc:	40ca      	lsrs	r2, r1
 80007ce:	0011      	movs	r1, r2
 80007d0:	2b20      	cmp	r3, #32
 80007d2:	d003      	beq.n	80007dc <__aeabi_dadd+0x240>
 80007d4:	2240      	movs	r2, #64	; 0x40
 80007d6:	1ad3      	subs	r3, r2, r3
 80007d8:	409f      	lsls	r7, r3
 80007da:	433c      	orrs	r4, r7
 80007dc:	1e63      	subs	r3, r4, #1
 80007de:	419c      	sbcs	r4, r3
 80007e0:	2700      	movs	r7, #0
 80007e2:	2600      	movs	r6, #0
 80007e4:	430c      	orrs	r4, r1
 80007e6:	0763      	lsls	r3, r4, #29
 80007e8:	d000      	beq.n	80007ec <__aeabi_dadd+0x250>
 80007ea:	e753      	b.n	8000694 <__aeabi_dadd+0xf8>
 80007ec:	46b4      	mov	ip, r6
 80007ee:	08e4      	lsrs	r4, r4, #3
 80007f0:	077b      	lsls	r3, r7, #29
 80007f2:	4323      	orrs	r3, r4
 80007f4:	08f8      	lsrs	r0, r7, #3
 80007f6:	4a43      	ldr	r2, [pc, #268]	; (8000904 <__aeabi_dadd+0x368>)
 80007f8:	4594      	cmp	ip, r2
 80007fa:	d01d      	beq.n	8000838 <__aeabi_dadd+0x29c>
 80007fc:	4662      	mov	r2, ip
 80007fe:	0307      	lsls	r7, r0, #12
 8000800:	0552      	lsls	r2, r2, #21
 8000802:	0b3f      	lsrs	r7, r7, #12
 8000804:	0d52      	lsrs	r2, r2, #21
 8000806:	e760      	b.n	80006ca <__aeabi_dadd+0x12e>
 8000808:	4644      	mov	r4, r8
 800080a:	430c      	orrs	r4, r1
 800080c:	1e62      	subs	r2, r4, #1
 800080e:	4194      	sbcs	r4, r2
 8000810:	18e4      	adds	r4, r4, r3
 8000812:	429c      	cmp	r4, r3
 8000814:	419b      	sbcs	r3, r3
 8000816:	425f      	negs	r7, r3
 8000818:	183f      	adds	r7, r7, r0
 800081a:	023b      	lsls	r3, r7, #8
 800081c:	d5e3      	bpl.n	80007e6 <__aeabi_dadd+0x24a>
 800081e:	4b39      	ldr	r3, [pc, #228]	; (8000904 <__aeabi_dadd+0x368>)
 8000820:	3601      	adds	r6, #1
 8000822:	429e      	cmp	r6, r3
 8000824:	d000      	beq.n	8000828 <__aeabi_dadd+0x28c>
 8000826:	e0b5      	b.n	8000994 <__aeabi_dadd+0x3f8>
 8000828:	0032      	movs	r2, r6
 800082a:	2700      	movs	r7, #0
 800082c:	2300      	movs	r3, #0
 800082e:	e74c      	b.n	80006ca <__aeabi_dadd+0x12e>
 8000830:	0742      	lsls	r2, r0, #29
 8000832:	08db      	lsrs	r3, r3, #3
 8000834:	4313      	orrs	r3, r2
 8000836:	08c0      	lsrs	r0, r0, #3
 8000838:	001a      	movs	r2, r3
 800083a:	4302      	orrs	r2, r0
 800083c:	d100      	bne.n	8000840 <__aeabi_dadd+0x2a4>
 800083e:	e1e1      	b.n	8000c04 <__aeabi_dadd+0x668>
 8000840:	2780      	movs	r7, #128	; 0x80
 8000842:	033f      	lsls	r7, r7, #12
 8000844:	4307      	orrs	r7, r0
 8000846:	033f      	lsls	r7, r7, #12
 8000848:	4a2e      	ldr	r2, [pc, #184]	; (8000904 <__aeabi_dadd+0x368>)
 800084a:	0b3f      	lsrs	r7, r7, #12
 800084c:	e73d      	b.n	80006ca <__aeabi_dadd+0x12e>
 800084e:	0020      	movs	r0, r4
 8000850:	f001 fc6c 	bl	800212c <__clzsi2>
 8000854:	0001      	movs	r1, r0
 8000856:	3118      	adds	r1, #24
 8000858:	291f      	cmp	r1, #31
 800085a:	dc00      	bgt.n	800085e <__aeabi_dadd+0x2c2>
 800085c:	e6fc      	b.n	8000658 <__aeabi_dadd+0xbc>
 800085e:	3808      	subs	r0, #8
 8000860:	4084      	lsls	r4, r0
 8000862:	0027      	movs	r7, r4
 8000864:	2400      	movs	r4, #0
 8000866:	42b1      	cmp	r1, r6
 8000868:	db00      	blt.n	800086c <__aeabi_dadd+0x2d0>
 800086a:	e6ff      	b.n	800066c <__aeabi_dadd+0xd0>
 800086c:	4a26      	ldr	r2, [pc, #152]	; (8000908 <__aeabi_dadd+0x36c>)
 800086e:	1a76      	subs	r6, r6, r1
 8000870:	4017      	ands	r7, r2
 8000872:	e70d      	b.n	8000690 <__aeabi_dadd+0xf4>
 8000874:	2a00      	cmp	r2, #0
 8000876:	d02f      	beq.n	80008d8 <__aeabi_dadd+0x33c>
 8000878:	464a      	mov	r2, r9
 800087a:	1b92      	subs	r2, r2, r6
 800087c:	4694      	mov	ip, r2
 800087e:	2e00      	cmp	r6, #0
 8000880:	d100      	bne.n	8000884 <__aeabi_dadd+0x2e8>
 8000882:	e0ad      	b.n	80009e0 <__aeabi_dadd+0x444>
 8000884:	4a1f      	ldr	r2, [pc, #124]	; (8000904 <__aeabi_dadd+0x368>)
 8000886:	4591      	cmp	r9, r2
 8000888:	d100      	bne.n	800088c <__aeabi_dadd+0x2f0>
 800088a:	e10f      	b.n	8000aac <__aeabi_dadd+0x510>
 800088c:	2280      	movs	r2, #128	; 0x80
 800088e:	0412      	lsls	r2, r2, #16
 8000890:	4310      	orrs	r0, r2
 8000892:	4662      	mov	r2, ip
 8000894:	2a38      	cmp	r2, #56	; 0x38
 8000896:	dd00      	ble.n	800089a <__aeabi_dadd+0x2fe>
 8000898:	e10f      	b.n	8000aba <__aeabi_dadd+0x51e>
 800089a:	2a1f      	cmp	r2, #31
 800089c:	dd00      	ble.n	80008a0 <__aeabi_dadd+0x304>
 800089e:	e180      	b.n	8000ba2 <__aeabi_dadd+0x606>
 80008a0:	4664      	mov	r4, ip
 80008a2:	2220      	movs	r2, #32
 80008a4:	001e      	movs	r6, r3
 80008a6:	1b12      	subs	r2, r2, r4
 80008a8:	4667      	mov	r7, ip
 80008aa:	0004      	movs	r4, r0
 80008ac:	4093      	lsls	r3, r2
 80008ae:	4094      	lsls	r4, r2
 80008b0:	40fe      	lsrs	r6, r7
 80008b2:	1e5a      	subs	r2, r3, #1
 80008b4:	4193      	sbcs	r3, r2
 80008b6:	40f8      	lsrs	r0, r7
 80008b8:	4334      	orrs	r4, r6
 80008ba:	431c      	orrs	r4, r3
 80008bc:	4480      	add	r8, r0
 80008be:	1864      	adds	r4, r4, r1
 80008c0:	428c      	cmp	r4, r1
 80008c2:	41bf      	sbcs	r7, r7
 80008c4:	427f      	negs	r7, r7
 80008c6:	464e      	mov	r6, r9
 80008c8:	4447      	add	r7, r8
 80008ca:	e7a6      	b.n	800081a <__aeabi_dadd+0x27e>
 80008cc:	4642      	mov	r2, r8
 80008ce:	430a      	orrs	r2, r1
 80008d0:	0011      	movs	r1, r2
 80008d2:	1e4a      	subs	r2, r1, #1
 80008d4:	4191      	sbcs	r1, r2
 80008d6:	e6ad      	b.n	8000634 <__aeabi_dadd+0x98>
 80008d8:	4c0c      	ldr	r4, [pc, #48]	; (800090c <__aeabi_dadd+0x370>)
 80008da:	1c72      	adds	r2, r6, #1
 80008dc:	4222      	tst	r2, r4
 80008de:	d000      	beq.n	80008e2 <__aeabi_dadd+0x346>
 80008e0:	e0a1      	b.n	8000a26 <__aeabi_dadd+0x48a>
 80008e2:	0002      	movs	r2, r0
 80008e4:	431a      	orrs	r2, r3
 80008e6:	2e00      	cmp	r6, #0
 80008e8:	d000      	beq.n	80008ec <__aeabi_dadd+0x350>
 80008ea:	e0fa      	b.n	8000ae2 <__aeabi_dadd+0x546>
 80008ec:	2a00      	cmp	r2, #0
 80008ee:	d100      	bne.n	80008f2 <__aeabi_dadd+0x356>
 80008f0:	e145      	b.n	8000b7e <__aeabi_dadd+0x5e2>
 80008f2:	003a      	movs	r2, r7
 80008f4:	430a      	orrs	r2, r1
 80008f6:	d000      	beq.n	80008fa <__aeabi_dadd+0x35e>
 80008f8:	e146      	b.n	8000b88 <__aeabi_dadd+0x5ec>
 80008fa:	0742      	lsls	r2, r0, #29
 80008fc:	08db      	lsrs	r3, r3, #3
 80008fe:	4313      	orrs	r3, r2
 8000900:	08c0      	lsrs	r0, r0, #3
 8000902:	e77b      	b.n	80007fc <__aeabi_dadd+0x260>
 8000904:	000007ff 	.word	0x000007ff
 8000908:	ff7fffff 	.word	0xff7fffff
 800090c:	000007fe 	.word	0x000007fe
 8000910:	4647      	mov	r7, r8
 8000912:	1a5c      	subs	r4, r3, r1
 8000914:	1bc2      	subs	r2, r0, r7
 8000916:	42a3      	cmp	r3, r4
 8000918:	41bf      	sbcs	r7, r7
 800091a:	427f      	negs	r7, r7
 800091c:	46b9      	mov	r9, r7
 800091e:	0017      	movs	r7, r2
 8000920:	464a      	mov	r2, r9
 8000922:	1abf      	subs	r7, r7, r2
 8000924:	023a      	lsls	r2, r7, #8
 8000926:	d500      	bpl.n	800092a <__aeabi_dadd+0x38e>
 8000928:	e08d      	b.n	8000a46 <__aeabi_dadd+0x4aa>
 800092a:	0023      	movs	r3, r4
 800092c:	433b      	orrs	r3, r7
 800092e:	d000      	beq.n	8000932 <__aeabi_dadd+0x396>
 8000930:	e68a      	b.n	8000648 <__aeabi_dadd+0xac>
 8000932:	2000      	movs	r0, #0
 8000934:	2500      	movs	r5, #0
 8000936:	e761      	b.n	80007fc <__aeabi_dadd+0x260>
 8000938:	4cb4      	ldr	r4, [pc, #720]	; (8000c0c <__aeabi_dadd+0x670>)
 800093a:	45a1      	cmp	r9, r4
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x3a4>
 800093e:	e0ad      	b.n	8000a9c <__aeabi_dadd+0x500>
 8000940:	2480      	movs	r4, #128	; 0x80
 8000942:	0424      	lsls	r4, r4, #16
 8000944:	4320      	orrs	r0, r4
 8000946:	4664      	mov	r4, ip
 8000948:	2c38      	cmp	r4, #56	; 0x38
 800094a:	dc3d      	bgt.n	80009c8 <__aeabi_dadd+0x42c>
 800094c:	4662      	mov	r2, ip
 800094e:	2c1f      	cmp	r4, #31
 8000950:	dd00      	ble.n	8000954 <__aeabi_dadd+0x3b8>
 8000952:	e0b7      	b.n	8000ac4 <__aeabi_dadd+0x528>
 8000954:	2520      	movs	r5, #32
 8000956:	001e      	movs	r6, r3
 8000958:	1b2d      	subs	r5, r5, r4
 800095a:	0004      	movs	r4, r0
 800095c:	40ab      	lsls	r3, r5
 800095e:	40ac      	lsls	r4, r5
 8000960:	40d6      	lsrs	r6, r2
 8000962:	40d0      	lsrs	r0, r2
 8000964:	4642      	mov	r2, r8
 8000966:	1e5d      	subs	r5, r3, #1
 8000968:	41ab      	sbcs	r3, r5
 800096a:	4334      	orrs	r4, r6
 800096c:	1a12      	subs	r2, r2, r0
 800096e:	4690      	mov	r8, r2
 8000970:	4323      	orrs	r3, r4
 8000972:	e02c      	b.n	80009ce <__aeabi_dadd+0x432>
 8000974:	0742      	lsls	r2, r0, #29
 8000976:	08db      	lsrs	r3, r3, #3
 8000978:	4313      	orrs	r3, r2
 800097a:	08c0      	lsrs	r0, r0, #3
 800097c:	e73b      	b.n	80007f6 <__aeabi_dadd+0x25a>
 800097e:	185c      	adds	r4, r3, r1
 8000980:	429c      	cmp	r4, r3
 8000982:	419b      	sbcs	r3, r3
 8000984:	4440      	add	r0, r8
 8000986:	425b      	negs	r3, r3
 8000988:	18c7      	adds	r7, r0, r3
 800098a:	2601      	movs	r6, #1
 800098c:	023b      	lsls	r3, r7, #8
 800098e:	d400      	bmi.n	8000992 <__aeabi_dadd+0x3f6>
 8000990:	e729      	b.n	80007e6 <__aeabi_dadd+0x24a>
 8000992:	2602      	movs	r6, #2
 8000994:	4a9e      	ldr	r2, [pc, #632]	; (8000c10 <__aeabi_dadd+0x674>)
 8000996:	0863      	lsrs	r3, r4, #1
 8000998:	4017      	ands	r7, r2
 800099a:	2201      	movs	r2, #1
 800099c:	4014      	ands	r4, r2
 800099e:	431c      	orrs	r4, r3
 80009a0:	07fb      	lsls	r3, r7, #31
 80009a2:	431c      	orrs	r4, r3
 80009a4:	087f      	lsrs	r7, r7, #1
 80009a6:	e673      	b.n	8000690 <__aeabi_dadd+0xf4>
 80009a8:	4644      	mov	r4, r8
 80009aa:	3a20      	subs	r2, #32
 80009ac:	40d4      	lsrs	r4, r2
 80009ae:	4662      	mov	r2, ip
 80009b0:	2a20      	cmp	r2, #32
 80009b2:	d005      	beq.n	80009c0 <__aeabi_dadd+0x424>
 80009b4:	4667      	mov	r7, ip
 80009b6:	2240      	movs	r2, #64	; 0x40
 80009b8:	1bd2      	subs	r2, r2, r7
 80009ba:	4647      	mov	r7, r8
 80009bc:	4097      	lsls	r7, r2
 80009be:	4339      	orrs	r1, r7
 80009c0:	1e4a      	subs	r2, r1, #1
 80009c2:	4191      	sbcs	r1, r2
 80009c4:	4321      	orrs	r1, r4
 80009c6:	e635      	b.n	8000634 <__aeabi_dadd+0x98>
 80009c8:	4303      	orrs	r3, r0
 80009ca:	1e58      	subs	r0, r3, #1
 80009cc:	4183      	sbcs	r3, r0
 80009ce:	1acc      	subs	r4, r1, r3
 80009d0:	42a1      	cmp	r1, r4
 80009d2:	41bf      	sbcs	r7, r7
 80009d4:	4643      	mov	r3, r8
 80009d6:	427f      	negs	r7, r7
 80009d8:	4655      	mov	r5, sl
 80009da:	464e      	mov	r6, r9
 80009dc:	1bdf      	subs	r7, r3, r7
 80009de:	e62e      	b.n	800063e <__aeabi_dadd+0xa2>
 80009e0:	0002      	movs	r2, r0
 80009e2:	431a      	orrs	r2, r3
 80009e4:	d100      	bne.n	80009e8 <__aeabi_dadd+0x44c>
 80009e6:	e0bd      	b.n	8000b64 <__aeabi_dadd+0x5c8>
 80009e8:	4662      	mov	r2, ip
 80009ea:	4664      	mov	r4, ip
 80009ec:	3a01      	subs	r2, #1
 80009ee:	2c01      	cmp	r4, #1
 80009f0:	d100      	bne.n	80009f4 <__aeabi_dadd+0x458>
 80009f2:	e0e5      	b.n	8000bc0 <__aeabi_dadd+0x624>
 80009f4:	4c85      	ldr	r4, [pc, #532]	; (8000c0c <__aeabi_dadd+0x670>)
 80009f6:	45a4      	cmp	ip, r4
 80009f8:	d058      	beq.n	8000aac <__aeabi_dadd+0x510>
 80009fa:	4694      	mov	ip, r2
 80009fc:	e749      	b.n	8000892 <__aeabi_dadd+0x2f6>
 80009fe:	4664      	mov	r4, ip
 8000a00:	2220      	movs	r2, #32
 8000a02:	1b12      	subs	r2, r2, r4
 8000a04:	4644      	mov	r4, r8
 8000a06:	4094      	lsls	r4, r2
 8000a08:	000f      	movs	r7, r1
 8000a0a:	46a1      	mov	r9, r4
 8000a0c:	4664      	mov	r4, ip
 8000a0e:	4091      	lsls	r1, r2
 8000a10:	40e7      	lsrs	r7, r4
 8000a12:	464c      	mov	r4, r9
 8000a14:	1e4a      	subs	r2, r1, #1
 8000a16:	4191      	sbcs	r1, r2
 8000a18:	433c      	orrs	r4, r7
 8000a1a:	4642      	mov	r2, r8
 8000a1c:	430c      	orrs	r4, r1
 8000a1e:	4661      	mov	r1, ip
 8000a20:	40ca      	lsrs	r2, r1
 8000a22:	1880      	adds	r0, r0, r2
 8000a24:	e6f4      	b.n	8000810 <__aeabi_dadd+0x274>
 8000a26:	4c79      	ldr	r4, [pc, #484]	; (8000c0c <__aeabi_dadd+0x670>)
 8000a28:	42a2      	cmp	r2, r4
 8000a2a:	d100      	bne.n	8000a2e <__aeabi_dadd+0x492>
 8000a2c:	e6fd      	b.n	800082a <__aeabi_dadd+0x28e>
 8000a2e:	1859      	adds	r1, r3, r1
 8000a30:	4299      	cmp	r1, r3
 8000a32:	419b      	sbcs	r3, r3
 8000a34:	4440      	add	r0, r8
 8000a36:	425f      	negs	r7, r3
 8000a38:	19c7      	adds	r7, r0, r7
 8000a3a:	07fc      	lsls	r4, r7, #31
 8000a3c:	0849      	lsrs	r1, r1, #1
 8000a3e:	0016      	movs	r6, r2
 8000a40:	430c      	orrs	r4, r1
 8000a42:	087f      	lsrs	r7, r7, #1
 8000a44:	e6cf      	b.n	80007e6 <__aeabi_dadd+0x24a>
 8000a46:	1acc      	subs	r4, r1, r3
 8000a48:	42a1      	cmp	r1, r4
 8000a4a:	41bf      	sbcs	r7, r7
 8000a4c:	4643      	mov	r3, r8
 8000a4e:	427f      	negs	r7, r7
 8000a50:	1a18      	subs	r0, r3, r0
 8000a52:	4655      	mov	r5, sl
 8000a54:	1bc7      	subs	r7, r0, r7
 8000a56:	e5f7      	b.n	8000648 <__aeabi_dadd+0xac>
 8000a58:	08c9      	lsrs	r1, r1, #3
 8000a5a:	077b      	lsls	r3, r7, #29
 8000a5c:	4655      	mov	r5, sl
 8000a5e:	430b      	orrs	r3, r1
 8000a60:	08f8      	lsrs	r0, r7, #3
 8000a62:	e6c8      	b.n	80007f6 <__aeabi_dadd+0x25a>
 8000a64:	2c00      	cmp	r4, #0
 8000a66:	d000      	beq.n	8000a6a <__aeabi_dadd+0x4ce>
 8000a68:	e081      	b.n	8000b6e <__aeabi_dadd+0x5d2>
 8000a6a:	4643      	mov	r3, r8
 8000a6c:	430b      	orrs	r3, r1
 8000a6e:	d115      	bne.n	8000a9c <__aeabi_dadd+0x500>
 8000a70:	2080      	movs	r0, #128	; 0x80
 8000a72:	2500      	movs	r5, #0
 8000a74:	0300      	lsls	r0, r0, #12
 8000a76:	e6e3      	b.n	8000840 <__aeabi_dadd+0x2a4>
 8000a78:	1a5c      	subs	r4, r3, r1
 8000a7a:	42a3      	cmp	r3, r4
 8000a7c:	419b      	sbcs	r3, r3
 8000a7e:	1bc7      	subs	r7, r0, r7
 8000a80:	425b      	negs	r3, r3
 8000a82:	2601      	movs	r6, #1
 8000a84:	1aff      	subs	r7, r7, r3
 8000a86:	e5da      	b.n	800063e <__aeabi_dadd+0xa2>
 8000a88:	0742      	lsls	r2, r0, #29
 8000a8a:	08db      	lsrs	r3, r3, #3
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	08c0      	lsrs	r0, r0, #3
 8000a90:	e6d2      	b.n	8000838 <__aeabi_dadd+0x29c>
 8000a92:	0742      	lsls	r2, r0, #29
 8000a94:	08db      	lsrs	r3, r3, #3
 8000a96:	4313      	orrs	r3, r2
 8000a98:	08c0      	lsrs	r0, r0, #3
 8000a9a:	e6ac      	b.n	80007f6 <__aeabi_dadd+0x25a>
 8000a9c:	4643      	mov	r3, r8
 8000a9e:	4642      	mov	r2, r8
 8000aa0:	08c9      	lsrs	r1, r1, #3
 8000aa2:	075b      	lsls	r3, r3, #29
 8000aa4:	4655      	mov	r5, sl
 8000aa6:	430b      	orrs	r3, r1
 8000aa8:	08d0      	lsrs	r0, r2, #3
 8000aaa:	e6c5      	b.n	8000838 <__aeabi_dadd+0x29c>
 8000aac:	4643      	mov	r3, r8
 8000aae:	4642      	mov	r2, r8
 8000ab0:	075b      	lsls	r3, r3, #29
 8000ab2:	08c9      	lsrs	r1, r1, #3
 8000ab4:	430b      	orrs	r3, r1
 8000ab6:	08d0      	lsrs	r0, r2, #3
 8000ab8:	e6be      	b.n	8000838 <__aeabi_dadd+0x29c>
 8000aba:	4303      	orrs	r3, r0
 8000abc:	001c      	movs	r4, r3
 8000abe:	1e63      	subs	r3, r4, #1
 8000ac0:	419c      	sbcs	r4, r3
 8000ac2:	e6fc      	b.n	80008be <__aeabi_dadd+0x322>
 8000ac4:	0002      	movs	r2, r0
 8000ac6:	3c20      	subs	r4, #32
 8000ac8:	40e2      	lsrs	r2, r4
 8000aca:	0014      	movs	r4, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	2a20      	cmp	r2, #32
 8000ad0:	d003      	beq.n	8000ada <__aeabi_dadd+0x53e>
 8000ad2:	2540      	movs	r5, #64	; 0x40
 8000ad4:	1aad      	subs	r5, r5, r2
 8000ad6:	40a8      	lsls	r0, r5
 8000ad8:	4303      	orrs	r3, r0
 8000ada:	1e58      	subs	r0, r3, #1
 8000adc:	4183      	sbcs	r3, r0
 8000ade:	4323      	orrs	r3, r4
 8000ae0:	e775      	b.n	80009ce <__aeabi_dadd+0x432>
 8000ae2:	2a00      	cmp	r2, #0
 8000ae4:	d0e2      	beq.n	8000aac <__aeabi_dadd+0x510>
 8000ae6:	003a      	movs	r2, r7
 8000ae8:	430a      	orrs	r2, r1
 8000aea:	d0cd      	beq.n	8000a88 <__aeabi_dadd+0x4ec>
 8000aec:	0742      	lsls	r2, r0, #29
 8000aee:	08db      	lsrs	r3, r3, #3
 8000af0:	4313      	orrs	r3, r2
 8000af2:	2280      	movs	r2, #128	; 0x80
 8000af4:	08c0      	lsrs	r0, r0, #3
 8000af6:	0312      	lsls	r2, r2, #12
 8000af8:	4210      	tst	r0, r2
 8000afa:	d006      	beq.n	8000b0a <__aeabi_dadd+0x56e>
 8000afc:	08fc      	lsrs	r4, r7, #3
 8000afe:	4214      	tst	r4, r2
 8000b00:	d103      	bne.n	8000b0a <__aeabi_dadd+0x56e>
 8000b02:	0020      	movs	r0, r4
 8000b04:	08cb      	lsrs	r3, r1, #3
 8000b06:	077a      	lsls	r2, r7, #29
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	0f5a      	lsrs	r2, r3, #29
 8000b0c:	00db      	lsls	r3, r3, #3
 8000b0e:	0752      	lsls	r2, r2, #29
 8000b10:	08db      	lsrs	r3, r3, #3
 8000b12:	4313      	orrs	r3, r2
 8000b14:	e690      	b.n	8000838 <__aeabi_dadd+0x29c>
 8000b16:	4643      	mov	r3, r8
 8000b18:	430b      	orrs	r3, r1
 8000b1a:	d100      	bne.n	8000b1e <__aeabi_dadd+0x582>
 8000b1c:	e709      	b.n	8000932 <__aeabi_dadd+0x396>
 8000b1e:	4643      	mov	r3, r8
 8000b20:	4642      	mov	r2, r8
 8000b22:	08c9      	lsrs	r1, r1, #3
 8000b24:	075b      	lsls	r3, r3, #29
 8000b26:	4655      	mov	r5, sl
 8000b28:	430b      	orrs	r3, r1
 8000b2a:	08d0      	lsrs	r0, r2, #3
 8000b2c:	e666      	b.n	80007fc <__aeabi_dadd+0x260>
 8000b2e:	1acc      	subs	r4, r1, r3
 8000b30:	42a1      	cmp	r1, r4
 8000b32:	4189      	sbcs	r1, r1
 8000b34:	1a3f      	subs	r7, r7, r0
 8000b36:	4249      	negs	r1, r1
 8000b38:	4655      	mov	r5, sl
 8000b3a:	2601      	movs	r6, #1
 8000b3c:	1a7f      	subs	r7, r7, r1
 8000b3e:	e57e      	b.n	800063e <__aeabi_dadd+0xa2>
 8000b40:	4642      	mov	r2, r8
 8000b42:	1a5c      	subs	r4, r3, r1
 8000b44:	1a87      	subs	r7, r0, r2
 8000b46:	42a3      	cmp	r3, r4
 8000b48:	4192      	sbcs	r2, r2
 8000b4a:	4252      	negs	r2, r2
 8000b4c:	1abf      	subs	r7, r7, r2
 8000b4e:	023a      	lsls	r2, r7, #8
 8000b50:	d53d      	bpl.n	8000bce <__aeabi_dadd+0x632>
 8000b52:	1acc      	subs	r4, r1, r3
 8000b54:	42a1      	cmp	r1, r4
 8000b56:	4189      	sbcs	r1, r1
 8000b58:	4643      	mov	r3, r8
 8000b5a:	4249      	negs	r1, r1
 8000b5c:	1a1f      	subs	r7, r3, r0
 8000b5e:	4655      	mov	r5, sl
 8000b60:	1a7f      	subs	r7, r7, r1
 8000b62:	e595      	b.n	8000690 <__aeabi_dadd+0xf4>
 8000b64:	077b      	lsls	r3, r7, #29
 8000b66:	08c9      	lsrs	r1, r1, #3
 8000b68:	430b      	orrs	r3, r1
 8000b6a:	08f8      	lsrs	r0, r7, #3
 8000b6c:	e643      	b.n	80007f6 <__aeabi_dadd+0x25a>
 8000b6e:	4644      	mov	r4, r8
 8000b70:	08db      	lsrs	r3, r3, #3
 8000b72:	430c      	orrs	r4, r1
 8000b74:	d130      	bne.n	8000bd8 <__aeabi_dadd+0x63c>
 8000b76:	0742      	lsls	r2, r0, #29
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	08c0      	lsrs	r0, r0, #3
 8000b7c:	e65c      	b.n	8000838 <__aeabi_dadd+0x29c>
 8000b7e:	077b      	lsls	r3, r7, #29
 8000b80:	08c9      	lsrs	r1, r1, #3
 8000b82:	430b      	orrs	r3, r1
 8000b84:	08f8      	lsrs	r0, r7, #3
 8000b86:	e639      	b.n	80007fc <__aeabi_dadd+0x260>
 8000b88:	185c      	adds	r4, r3, r1
 8000b8a:	429c      	cmp	r4, r3
 8000b8c:	419b      	sbcs	r3, r3
 8000b8e:	4440      	add	r0, r8
 8000b90:	425b      	negs	r3, r3
 8000b92:	18c7      	adds	r7, r0, r3
 8000b94:	023b      	lsls	r3, r7, #8
 8000b96:	d400      	bmi.n	8000b9a <__aeabi_dadd+0x5fe>
 8000b98:	e625      	b.n	80007e6 <__aeabi_dadd+0x24a>
 8000b9a:	4b1d      	ldr	r3, [pc, #116]	; (8000c10 <__aeabi_dadd+0x674>)
 8000b9c:	2601      	movs	r6, #1
 8000b9e:	401f      	ands	r7, r3
 8000ba0:	e621      	b.n	80007e6 <__aeabi_dadd+0x24a>
 8000ba2:	0004      	movs	r4, r0
 8000ba4:	3a20      	subs	r2, #32
 8000ba6:	40d4      	lsrs	r4, r2
 8000ba8:	4662      	mov	r2, ip
 8000baa:	2a20      	cmp	r2, #32
 8000bac:	d004      	beq.n	8000bb8 <__aeabi_dadd+0x61c>
 8000bae:	2240      	movs	r2, #64	; 0x40
 8000bb0:	4666      	mov	r6, ip
 8000bb2:	1b92      	subs	r2, r2, r6
 8000bb4:	4090      	lsls	r0, r2
 8000bb6:	4303      	orrs	r3, r0
 8000bb8:	1e5a      	subs	r2, r3, #1
 8000bba:	4193      	sbcs	r3, r2
 8000bbc:	431c      	orrs	r4, r3
 8000bbe:	e67e      	b.n	80008be <__aeabi_dadd+0x322>
 8000bc0:	185c      	adds	r4, r3, r1
 8000bc2:	428c      	cmp	r4, r1
 8000bc4:	4189      	sbcs	r1, r1
 8000bc6:	4440      	add	r0, r8
 8000bc8:	4249      	negs	r1, r1
 8000bca:	1847      	adds	r7, r0, r1
 8000bcc:	e6dd      	b.n	800098a <__aeabi_dadd+0x3ee>
 8000bce:	0023      	movs	r3, r4
 8000bd0:	433b      	orrs	r3, r7
 8000bd2:	d100      	bne.n	8000bd6 <__aeabi_dadd+0x63a>
 8000bd4:	e6ad      	b.n	8000932 <__aeabi_dadd+0x396>
 8000bd6:	e606      	b.n	80007e6 <__aeabi_dadd+0x24a>
 8000bd8:	0744      	lsls	r4, r0, #29
 8000bda:	4323      	orrs	r3, r4
 8000bdc:	2480      	movs	r4, #128	; 0x80
 8000bde:	08c0      	lsrs	r0, r0, #3
 8000be0:	0324      	lsls	r4, r4, #12
 8000be2:	4220      	tst	r0, r4
 8000be4:	d008      	beq.n	8000bf8 <__aeabi_dadd+0x65c>
 8000be6:	4642      	mov	r2, r8
 8000be8:	08d6      	lsrs	r6, r2, #3
 8000bea:	4226      	tst	r6, r4
 8000bec:	d104      	bne.n	8000bf8 <__aeabi_dadd+0x65c>
 8000bee:	4655      	mov	r5, sl
 8000bf0:	0030      	movs	r0, r6
 8000bf2:	08cb      	lsrs	r3, r1, #3
 8000bf4:	0751      	lsls	r1, r2, #29
 8000bf6:	430b      	orrs	r3, r1
 8000bf8:	0f5a      	lsrs	r2, r3, #29
 8000bfa:	00db      	lsls	r3, r3, #3
 8000bfc:	08db      	lsrs	r3, r3, #3
 8000bfe:	0752      	lsls	r2, r2, #29
 8000c00:	4313      	orrs	r3, r2
 8000c02:	e619      	b.n	8000838 <__aeabi_dadd+0x29c>
 8000c04:	2300      	movs	r3, #0
 8000c06:	4a01      	ldr	r2, [pc, #4]	; (8000c0c <__aeabi_dadd+0x670>)
 8000c08:	001f      	movs	r7, r3
 8000c0a:	e55e      	b.n	80006ca <__aeabi_dadd+0x12e>
 8000c0c:	000007ff 	.word	0x000007ff
 8000c10:	ff7fffff 	.word	0xff7fffff

08000c14 <__aeabi_ddiv>:
 8000c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c16:	4657      	mov	r7, sl
 8000c18:	464e      	mov	r6, r9
 8000c1a:	4645      	mov	r5, r8
 8000c1c:	46de      	mov	lr, fp
 8000c1e:	b5e0      	push	{r5, r6, r7, lr}
 8000c20:	4681      	mov	r9, r0
 8000c22:	0005      	movs	r5, r0
 8000c24:	030c      	lsls	r4, r1, #12
 8000c26:	0048      	lsls	r0, r1, #1
 8000c28:	4692      	mov	sl, r2
 8000c2a:	001f      	movs	r7, r3
 8000c2c:	b085      	sub	sp, #20
 8000c2e:	0b24      	lsrs	r4, r4, #12
 8000c30:	0d40      	lsrs	r0, r0, #21
 8000c32:	0fce      	lsrs	r6, r1, #31
 8000c34:	2800      	cmp	r0, #0
 8000c36:	d100      	bne.n	8000c3a <__aeabi_ddiv+0x26>
 8000c38:	e156      	b.n	8000ee8 <__aeabi_ddiv+0x2d4>
 8000c3a:	4bd4      	ldr	r3, [pc, #848]	; (8000f8c <__aeabi_ddiv+0x378>)
 8000c3c:	4298      	cmp	r0, r3
 8000c3e:	d100      	bne.n	8000c42 <__aeabi_ddiv+0x2e>
 8000c40:	e172      	b.n	8000f28 <__aeabi_ddiv+0x314>
 8000c42:	0f6b      	lsrs	r3, r5, #29
 8000c44:	00e4      	lsls	r4, r4, #3
 8000c46:	431c      	orrs	r4, r3
 8000c48:	2380      	movs	r3, #128	; 0x80
 8000c4a:	041b      	lsls	r3, r3, #16
 8000c4c:	4323      	orrs	r3, r4
 8000c4e:	4698      	mov	r8, r3
 8000c50:	4bcf      	ldr	r3, [pc, #828]	; (8000f90 <__aeabi_ddiv+0x37c>)
 8000c52:	00ed      	lsls	r5, r5, #3
 8000c54:	469b      	mov	fp, r3
 8000c56:	2300      	movs	r3, #0
 8000c58:	4699      	mov	r9, r3
 8000c5a:	4483      	add	fp, r0
 8000c5c:	9300      	str	r3, [sp, #0]
 8000c5e:	033c      	lsls	r4, r7, #12
 8000c60:	007b      	lsls	r3, r7, #1
 8000c62:	4650      	mov	r0, sl
 8000c64:	0b24      	lsrs	r4, r4, #12
 8000c66:	0d5b      	lsrs	r3, r3, #21
 8000c68:	0fff      	lsrs	r7, r7, #31
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d100      	bne.n	8000c70 <__aeabi_ddiv+0x5c>
 8000c6e:	e11f      	b.n	8000eb0 <__aeabi_ddiv+0x29c>
 8000c70:	4ac6      	ldr	r2, [pc, #792]	; (8000f8c <__aeabi_ddiv+0x378>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d100      	bne.n	8000c78 <__aeabi_ddiv+0x64>
 8000c76:	e162      	b.n	8000f3e <__aeabi_ddiv+0x32a>
 8000c78:	49c5      	ldr	r1, [pc, #788]	; (8000f90 <__aeabi_ddiv+0x37c>)
 8000c7a:	0f42      	lsrs	r2, r0, #29
 8000c7c:	468c      	mov	ip, r1
 8000c7e:	00e4      	lsls	r4, r4, #3
 8000c80:	4659      	mov	r1, fp
 8000c82:	4314      	orrs	r4, r2
 8000c84:	2280      	movs	r2, #128	; 0x80
 8000c86:	4463      	add	r3, ip
 8000c88:	0412      	lsls	r2, r2, #16
 8000c8a:	1acb      	subs	r3, r1, r3
 8000c8c:	4314      	orrs	r4, r2
 8000c8e:	469b      	mov	fp, r3
 8000c90:	00c2      	lsls	r2, r0, #3
 8000c92:	2000      	movs	r0, #0
 8000c94:	0033      	movs	r3, r6
 8000c96:	407b      	eors	r3, r7
 8000c98:	469a      	mov	sl, r3
 8000c9a:	464b      	mov	r3, r9
 8000c9c:	2b0f      	cmp	r3, #15
 8000c9e:	d827      	bhi.n	8000cf0 <__aeabi_ddiv+0xdc>
 8000ca0:	49bc      	ldr	r1, [pc, #752]	; (8000f94 <__aeabi_ddiv+0x380>)
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	58cb      	ldr	r3, [r1, r3]
 8000ca6:	469f      	mov	pc, r3
 8000ca8:	46b2      	mov	sl, r6
 8000caa:	9b00      	ldr	r3, [sp, #0]
 8000cac:	2b02      	cmp	r3, #2
 8000cae:	d016      	beq.n	8000cde <__aeabi_ddiv+0xca>
 8000cb0:	2b03      	cmp	r3, #3
 8000cb2:	d100      	bne.n	8000cb6 <__aeabi_ddiv+0xa2>
 8000cb4:	e28e      	b.n	80011d4 <__aeabi_ddiv+0x5c0>
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d000      	beq.n	8000cbc <__aeabi_ddiv+0xa8>
 8000cba:	e0d9      	b.n	8000e70 <__aeabi_ddiv+0x25c>
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	2400      	movs	r4, #0
 8000cc0:	2500      	movs	r5, #0
 8000cc2:	4652      	mov	r2, sl
 8000cc4:	051b      	lsls	r3, r3, #20
 8000cc6:	4323      	orrs	r3, r4
 8000cc8:	07d2      	lsls	r2, r2, #31
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	0028      	movs	r0, r5
 8000cce:	0019      	movs	r1, r3
 8000cd0:	b005      	add	sp, #20
 8000cd2:	bcf0      	pop	{r4, r5, r6, r7}
 8000cd4:	46bb      	mov	fp, r7
 8000cd6:	46b2      	mov	sl, r6
 8000cd8:	46a9      	mov	r9, r5
 8000cda:	46a0      	mov	r8, r4
 8000cdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cde:	2400      	movs	r4, #0
 8000ce0:	2500      	movs	r5, #0
 8000ce2:	4baa      	ldr	r3, [pc, #680]	; (8000f8c <__aeabi_ddiv+0x378>)
 8000ce4:	e7ed      	b.n	8000cc2 <__aeabi_ddiv+0xae>
 8000ce6:	46ba      	mov	sl, r7
 8000ce8:	46a0      	mov	r8, r4
 8000cea:	0015      	movs	r5, r2
 8000cec:	9000      	str	r0, [sp, #0]
 8000cee:	e7dc      	b.n	8000caa <__aeabi_ddiv+0x96>
 8000cf0:	4544      	cmp	r4, r8
 8000cf2:	d200      	bcs.n	8000cf6 <__aeabi_ddiv+0xe2>
 8000cf4:	e1c7      	b.n	8001086 <__aeabi_ddiv+0x472>
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_ddiv+0xe6>
 8000cf8:	e1c2      	b.n	8001080 <__aeabi_ddiv+0x46c>
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	425b      	negs	r3, r3
 8000cfe:	469c      	mov	ip, r3
 8000d00:	002e      	movs	r6, r5
 8000d02:	4640      	mov	r0, r8
 8000d04:	2500      	movs	r5, #0
 8000d06:	44e3      	add	fp, ip
 8000d08:	0223      	lsls	r3, r4, #8
 8000d0a:	0e14      	lsrs	r4, r2, #24
 8000d0c:	431c      	orrs	r4, r3
 8000d0e:	0c1b      	lsrs	r3, r3, #16
 8000d10:	4699      	mov	r9, r3
 8000d12:	0423      	lsls	r3, r4, #16
 8000d14:	0c1f      	lsrs	r7, r3, #16
 8000d16:	0212      	lsls	r2, r2, #8
 8000d18:	4649      	mov	r1, r9
 8000d1a:	9200      	str	r2, [sp, #0]
 8000d1c:	9701      	str	r7, [sp, #4]
 8000d1e:	f7ff fa79 	bl	8000214 <__aeabi_uidivmod>
 8000d22:	0002      	movs	r2, r0
 8000d24:	437a      	muls	r2, r7
 8000d26:	040b      	lsls	r3, r1, #16
 8000d28:	0c31      	lsrs	r1, r6, #16
 8000d2a:	4680      	mov	r8, r0
 8000d2c:	4319      	orrs	r1, r3
 8000d2e:	428a      	cmp	r2, r1
 8000d30:	d907      	bls.n	8000d42 <__aeabi_ddiv+0x12e>
 8000d32:	2301      	movs	r3, #1
 8000d34:	425b      	negs	r3, r3
 8000d36:	469c      	mov	ip, r3
 8000d38:	1909      	adds	r1, r1, r4
 8000d3a:	44e0      	add	r8, ip
 8000d3c:	428c      	cmp	r4, r1
 8000d3e:	d800      	bhi.n	8000d42 <__aeabi_ddiv+0x12e>
 8000d40:	e207      	b.n	8001152 <__aeabi_ddiv+0x53e>
 8000d42:	1a88      	subs	r0, r1, r2
 8000d44:	4649      	mov	r1, r9
 8000d46:	f7ff fa65 	bl	8000214 <__aeabi_uidivmod>
 8000d4a:	0409      	lsls	r1, r1, #16
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	0431      	lsls	r1, r6, #16
 8000d50:	4666      	mov	r6, ip
 8000d52:	9a01      	ldr	r2, [sp, #4]
 8000d54:	0c09      	lsrs	r1, r1, #16
 8000d56:	4342      	muls	r2, r0
 8000d58:	0003      	movs	r3, r0
 8000d5a:	4331      	orrs	r1, r6
 8000d5c:	428a      	cmp	r2, r1
 8000d5e:	d904      	bls.n	8000d6a <__aeabi_ddiv+0x156>
 8000d60:	1909      	adds	r1, r1, r4
 8000d62:	3b01      	subs	r3, #1
 8000d64:	428c      	cmp	r4, r1
 8000d66:	d800      	bhi.n	8000d6a <__aeabi_ddiv+0x156>
 8000d68:	e1ed      	b.n	8001146 <__aeabi_ddiv+0x532>
 8000d6a:	1a88      	subs	r0, r1, r2
 8000d6c:	4642      	mov	r2, r8
 8000d6e:	0412      	lsls	r2, r2, #16
 8000d70:	431a      	orrs	r2, r3
 8000d72:	4690      	mov	r8, r2
 8000d74:	4641      	mov	r1, r8
 8000d76:	9b00      	ldr	r3, [sp, #0]
 8000d78:	040e      	lsls	r6, r1, #16
 8000d7a:	0c1b      	lsrs	r3, r3, #16
 8000d7c:	001f      	movs	r7, r3
 8000d7e:	9302      	str	r3, [sp, #8]
 8000d80:	9b00      	ldr	r3, [sp, #0]
 8000d82:	0c36      	lsrs	r6, r6, #16
 8000d84:	041b      	lsls	r3, r3, #16
 8000d86:	0c19      	lsrs	r1, r3, #16
 8000d88:	000b      	movs	r3, r1
 8000d8a:	4373      	muls	r3, r6
 8000d8c:	0c12      	lsrs	r2, r2, #16
 8000d8e:	437e      	muls	r6, r7
 8000d90:	9103      	str	r1, [sp, #12]
 8000d92:	4351      	muls	r1, r2
 8000d94:	437a      	muls	r2, r7
 8000d96:	0c1f      	lsrs	r7, r3, #16
 8000d98:	46bc      	mov	ip, r7
 8000d9a:	1876      	adds	r6, r6, r1
 8000d9c:	4466      	add	r6, ip
 8000d9e:	42b1      	cmp	r1, r6
 8000da0:	d903      	bls.n	8000daa <__aeabi_ddiv+0x196>
 8000da2:	2180      	movs	r1, #128	; 0x80
 8000da4:	0249      	lsls	r1, r1, #9
 8000da6:	468c      	mov	ip, r1
 8000da8:	4462      	add	r2, ip
 8000daa:	0c31      	lsrs	r1, r6, #16
 8000dac:	188a      	adds	r2, r1, r2
 8000dae:	0431      	lsls	r1, r6, #16
 8000db0:	041e      	lsls	r6, r3, #16
 8000db2:	0c36      	lsrs	r6, r6, #16
 8000db4:	198e      	adds	r6, r1, r6
 8000db6:	4290      	cmp	r0, r2
 8000db8:	d302      	bcc.n	8000dc0 <__aeabi_ddiv+0x1ac>
 8000dba:	d112      	bne.n	8000de2 <__aeabi_ddiv+0x1ce>
 8000dbc:	42b5      	cmp	r5, r6
 8000dbe:	d210      	bcs.n	8000de2 <__aeabi_ddiv+0x1ce>
 8000dc0:	4643      	mov	r3, r8
 8000dc2:	1e59      	subs	r1, r3, #1
 8000dc4:	9b00      	ldr	r3, [sp, #0]
 8000dc6:	469c      	mov	ip, r3
 8000dc8:	4465      	add	r5, ip
 8000dca:	001f      	movs	r7, r3
 8000dcc:	429d      	cmp	r5, r3
 8000dce:	419b      	sbcs	r3, r3
 8000dd0:	425b      	negs	r3, r3
 8000dd2:	191b      	adds	r3, r3, r4
 8000dd4:	18c0      	adds	r0, r0, r3
 8000dd6:	4284      	cmp	r4, r0
 8000dd8:	d200      	bcs.n	8000ddc <__aeabi_ddiv+0x1c8>
 8000dda:	e1a0      	b.n	800111e <__aeabi_ddiv+0x50a>
 8000ddc:	d100      	bne.n	8000de0 <__aeabi_ddiv+0x1cc>
 8000dde:	e19b      	b.n	8001118 <__aeabi_ddiv+0x504>
 8000de0:	4688      	mov	r8, r1
 8000de2:	1bae      	subs	r6, r5, r6
 8000de4:	42b5      	cmp	r5, r6
 8000de6:	41ad      	sbcs	r5, r5
 8000de8:	1a80      	subs	r0, r0, r2
 8000dea:	426d      	negs	r5, r5
 8000dec:	1b40      	subs	r0, r0, r5
 8000dee:	4284      	cmp	r4, r0
 8000df0:	d100      	bne.n	8000df4 <__aeabi_ddiv+0x1e0>
 8000df2:	e1d5      	b.n	80011a0 <__aeabi_ddiv+0x58c>
 8000df4:	4649      	mov	r1, r9
 8000df6:	f7ff fa0d 	bl	8000214 <__aeabi_uidivmod>
 8000dfa:	9a01      	ldr	r2, [sp, #4]
 8000dfc:	040b      	lsls	r3, r1, #16
 8000dfe:	4342      	muls	r2, r0
 8000e00:	0c31      	lsrs	r1, r6, #16
 8000e02:	0005      	movs	r5, r0
 8000e04:	4319      	orrs	r1, r3
 8000e06:	428a      	cmp	r2, r1
 8000e08:	d900      	bls.n	8000e0c <__aeabi_ddiv+0x1f8>
 8000e0a:	e16c      	b.n	80010e6 <__aeabi_ddiv+0x4d2>
 8000e0c:	1a88      	subs	r0, r1, r2
 8000e0e:	4649      	mov	r1, r9
 8000e10:	f7ff fa00 	bl	8000214 <__aeabi_uidivmod>
 8000e14:	9a01      	ldr	r2, [sp, #4]
 8000e16:	0436      	lsls	r6, r6, #16
 8000e18:	4342      	muls	r2, r0
 8000e1a:	0409      	lsls	r1, r1, #16
 8000e1c:	0c36      	lsrs	r6, r6, #16
 8000e1e:	0003      	movs	r3, r0
 8000e20:	430e      	orrs	r6, r1
 8000e22:	42b2      	cmp	r2, r6
 8000e24:	d900      	bls.n	8000e28 <__aeabi_ddiv+0x214>
 8000e26:	e153      	b.n	80010d0 <__aeabi_ddiv+0x4bc>
 8000e28:	9803      	ldr	r0, [sp, #12]
 8000e2a:	1ab6      	subs	r6, r6, r2
 8000e2c:	0002      	movs	r2, r0
 8000e2e:	042d      	lsls	r5, r5, #16
 8000e30:	431d      	orrs	r5, r3
 8000e32:	9f02      	ldr	r7, [sp, #8]
 8000e34:	042b      	lsls	r3, r5, #16
 8000e36:	0c1b      	lsrs	r3, r3, #16
 8000e38:	435a      	muls	r2, r3
 8000e3a:	437b      	muls	r3, r7
 8000e3c:	469c      	mov	ip, r3
 8000e3e:	0c29      	lsrs	r1, r5, #16
 8000e40:	4348      	muls	r0, r1
 8000e42:	0c13      	lsrs	r3, r2, #16
 8000e44:	4484      	add	ip, r0
 8000e46:	4463      	add	r3, ip
 8000e48:	4379      	muls	r1, r7
 8000e4a:	4298      	cmp	r0, r3
 8000e4c:	d903      	bls.n	8000e56 <__aeabi_ddiv+0x242>
 8000e4e:	2080      	movs	r0, #128	; 0x80
 8000e50:	0240      	lsls	r0, r0, #9
 8000e52:	4684      	mov	ip, r0
 8000e54:	4461      	add	r1, ip
 8000e56:	0c18      	lsrs	r0, r3, #16
 8000e58:	0412      	lsls	r2, r2, #16
 8000e5a:	041b      	lsls	r3, r3, #16
 8000e5c:	0c12      	lsrs	r2, r2, #16
 8000e5e:	1841      	adds	r1, r0, r1
 8000e60:	189b      	adds	r3, r3, r2
 8000e62:	428e      	cmp	r6, r1
 8000e64:	d200      	bcs.n	8000e68 <__aeabi_ddiv+0x254>
 8000e66:	e0ff      	b.n	8001068 <__aeabi_ddiv+0x454>
 8000e68:	d100      	bne.n	8000e6c <__aeabi_ddiv+0x258>
 8000e6a:	e0fa      	b.n	8001062 <__aeabi_ddiv+0x44e>
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	431d      	orrs	r5, r3
 8000e70:	4a49      	ldr	r2, [pc, #292]	; (8000f98 <__aeabi_ddiv+0x384>)
 8000e72:	445a      	add	r2, fp
 8000e74:	2a00      	cmp	r2, #0
 8000e76:	dc00      	bgt.n	8000e7a <__aeabi_ddiv+0x266>
 8000e78:	e0aa      	b.n	8000fd0 <__aeabi_ddiv+0x3bc>
 8000e7a:	076b      	lsls	r3, r5, #29
 8000e7c:	d000      	beq.n	8000e80 <__aeabi_ddiv+0x26c>
 8000e7e:	e13d      	b.n	80010fc <__aeabi_ddiv+0x4e8>
 8000e80:	08ed      	lsrs	r5, r5, #3
 8000e82:	4643      	mov	r3, r8
 8000e84:	01db      	lsls	r3, r3, #7
 8000e86:	d506      	bpl.n	8000e96 <__aeabi_ddiv+0x282>
 8000e88:	4642      	mov	r2, r8
 8000e8a:	4b44      	ldr	r3, [pc, #272]	; (8000f9c <__aeabi_ddiv+0x388>)
 8000e8c:	401a      	ands	r2, r3
 8000e8e:	4690      	mov	r8, r2
 8000e90:	2280      	movs	r2, #128	; 0x80
 8000e92:	00d2      	lsls	r2, r2, #3
 8000e94:	445a      	add	r2, fp
 8000e96:	4b42      	ldr	r3, [pc, #264]	; (8000fa0 <__aeabi_ddiv+0x38c>)
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	dd00      	ble.n	8000e9e <__aeabi_ddiv+0x28a>
 8000e9c:	e71f      	b.n	8000cde <__aeabi_ddiv+0xca>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	075b      	lsls	r3, r3, #29
 8000ea2:	431d      	orrs	r5, r3
 8000ea4:	4643      	mov	r3, r8
 8000ea6:	0552      	lsls	r2, r2, #21
 8000ea8:	025c      	lsls	r4, r3, #9
 8000eaa:	0b24      	lsrs	r4, r4, #12
 8000eac:	0d53      	lsrs	r3, r2, #21
 8000eae:	e708      	b.n	8000cc2 <__aeabi_ddiv+0xae>
 8000eb0:	4652      	mov	r2, sl
 8000eb2:	4322      	orrs	r2, r4
 8000eb4:	d100      	bne.n	8000eb8 <__aeabi_ddiv+0x2a4>
 8000eb6:	e07b      	b.n	8000fb0 <__aeabi_ddiv+0x39c>
 8000eb8:	2c00      	cmp	r4, #0
 8000eba:	d100      	bne.n	8000ebe <__aeabi_ddiv+0x2aa>
 8000ebc:	e0fa      	b.n	80010b4 <__aeabi_ddiv+0x4a0>
 8000ebe:	0020      	movs	r0, r4
 8000ec0:	f001 f934 	bl	800212c <__clzsi2>
 8000ec4:	0002      	movs	r2, r0
 8000ec6:	3a0b      	subs	r2, #11
 8000ec8:	231d      	movs	r3, #29
 8000eca:	0001      	movs	r1, r0
 8000ecc:	1a9b      	subs	r3, r3, r2
 8000ece:	4652      	mov	r2, sl
 8000ed0:	3908      	subs	r1, #8
 8000ed2:	40da      	lsrs	r2, r3
 8000ed4:	408c      	lsls	r4, r1
 8000ed6:	4314      	orrs	r4, r2
 8000ed8:	4652      	mov	r2, sl
 8000eda:	408a      	lsls	r2, r1
 8000edc:	4b31      	ldr	r3, [pc, #196]	; (8000fa4 <__aeabi_ddiv+0x390>)
 8000ede:	4458      	add	r0, fp
 8000ee0:	469b      	mov	fp, r3
 8000ee2:	4483      	add	fp, r0
 8000ee4:	2000      	movs	r0, #0
 8000ee6:	e6d5      	b.n	8000c94 <__aeabi_ddiv+0x80>
 8000ee8:	464b      	mov	r3, r9
 8000eea:	4323      	orrs	r3, r4
 8000eec:	4698      	mov	r8, r3
 8000eee:	d044      	beq.n	8000f7a <__aeabi_ddiv+0x366>
 8000ef0:	2c00      	cmp	r4, #0
 8000ef2:	d100      	bne.n	8000ef6 <__aeabi_ddiv+0x2e2>
 8000ef4:	e0ce      	b.n	8001094 <__aeabi_ddiv+0x480>
 8000ef6:	0020      	movs	r0, r4
 8000ef8:	f001 f918 	bl	800212c <__clzsi2>
 8000efc:	0001      	movs	r1, r0
 8000efe:	0002      	movs	r2, r0
 8000f00:	390b      	subs	r1, #11
 8000f02:	231d      	movs	r3, #29
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	4649      	mov	r1, r9
 8000f08:	0010      	movs	r0, r2
 8000f0a:	40d9      	lsrs	r1, r3
 8000f0c:	3808      	subs	r0, #8
 8000f0e:	4084      	lsls	r4, r0
 8000f10:	000b      	movs	r3, r1
 8000f12:	464d      	mov	r5, r9
 8000f14:	4323      	orrs	r3, r4
 8000f16:	4698      	mov	r8, r3
 8000f18:	4085      	lsls	r5, r0
 8000f1a:	4823      	ldr	r0, [pc, #140]	; (8000fa8 <__aeabi_ddiv+0x394>)
 8000f1c:	1a83      	subs	r3, r0, r2
 8000f1e:	469b      	mov	fp, r3
 8000f20:	2300      	movs	r3, #0
 8000f22:	4699      	mov	r9, r3
 8000f24:	9300      	str	r3, [sp, #0]
 8000f26:	e69a      	b.n	8000c5e <__aeabi_ddiv+0x4a>
 8000f28:	464b      	mov	r3, r9
 8000f2a:	4323      	orrs	r3, r4
 8000f2c:	4698      	mov	r8, r3
 8000f2e:	d11d      	bne.n	8000f6c <__aeabi_ddiv+0x358>
 8000f30:	2308      	movs	r3, #8
 8000f32:	4699      	mov	r9, r3
 8000f34:	3b06      	subs	r3, #6
 8000f36:	2500      	movs	r5, #0
 8000f38:	4683      	mov	fp, r0
 8000f3a:	9300      	str	r3, [sp, #0]
 8000f3c:	e68f      	b.n	8000c5e <__aeabi_ddiv+0x4a>
 8000f3e:	4652      	mov	r2, sl
 8000f40:	4322      	orrs	r2, r4
 8000f42:	d109      	bne.n	8000f58 <__aeabi_ddiv+0x344>
 8000f44:	2302      	movs	r3, #2
 8000f46:	4649      	mov	r1, r9
 8000f48:	4319      	orrs	r1, r3
 8000f4a:	4b18      	ldr	r3, [pc, #96]	; (8000fac <__aeabi_ddiv+0x398>)
 8000f4c:	4689      	mov	r9, r1
 8000f4e:	469c      	mov	ip, r3
 8000f50:	2400      	movs	r4, #0
 8000f52:	2002      	movs	r0, #2
 8000f54:	44e3      	add	fp, ip
 8000f56:	e69d      	b.n	8000c94 <__aeabi_ddiv+0x80>
 8000f58:	2303      	movs	r3, #3
 8000f5a:	464a      	mov	r2, r9
 8000f5c:	431a      	orrs	r2, r3
 8000f5e:	4b13      	ldr	r3, [pc, #76]	; (8000fac <__aeabi_ddiv+0x398>)
 8000f60:	4691      	mov	r9, r2
 8000f62:	469c      	mov	ip, r3
 8000f64:	4652      	mov	r2, sl
 8000f66:	2003      	movs	r0, #3
 8000f68:	44e3      	add	fp, ip
 8000f6a:	e693      	b.n	8000c94 <__aeabi_ddiv+0x80>
 8000f6c:	230c      	movs	r3, #12
 8000f6e:	4699      	mov	r9, r3
 8000f70:	3b09      	subs	r3, #9
 8000f72:	46a0      	mov	r8, r4
 8000f74:	4683      	mov	fp, r0
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	e671      	b.n	8000c5e <__aeabi_ddiv+0x4a>
 8000f7a:	2304      	movs	r3, #4
 8000f7c:	4699      	mov	r9, r3
 8000f7e:	2300      	movs	r3, #0
 8000f80:	469b      	mov	fp, r3
 8000f82:	3301      	adds	r3, #1
 8000f84:	2500      	movs	r5, #0
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	e669      	b.n	8000c5e <__aeabi_ddiv+0x4a>
 8000f8a:	46c0      	nop			; (mov r8, r8)
 8000f8c:	000007ff 	.word	0x000007ff
 8000f90:	fffffc01 	.word	0xfffffc01
 8000f94:	08007ee8 	.word	0x08007ee8
 8000f98:	000003ff 	.word	0x000003ff
 8000f9c:	feffffff 	.word	0xfeffffff
 8000fa0:	000007fe 	.word	0x000007fe
 8000fa4:	000003f3 	.word	0x000003f3
 8000fa8:	fffffc0d 	.word	0xfffffc0d
 8000fac:	fffff801 	.word	0xfffff801
 8000fb0:	4649      	mov	r1, r9
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	4319      	orrs	r1, r3
 8000fb6:	4689      	mov	r9, r1
 8000fb8:	2400      	movs	r4, #0
 8000fba:	2001      	movs	r0, #1
 8000fbc:	e66a      	b.n	8000c94 <__aeabi_ddiv+0x80>
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	2480      	movs	r4, #128	; 0x80
 8000fc2:	469a      	mov	sl, r3
 8000fc4:	2500      	movs	r5, #0
 8000fc6:	4b8a      	ldr	r3, [pc, #552]	; (80011f0 <__aeabi_ddiv+0x5dc>)
 8000fc8:	0324      	lsls	r4, r4, #12
 8000fca:	e67a      	b.n	8000cc2 <__aeabi_ddiv+0xae>
 8000fcc:	2501      	movs	r5, #1
 8000fce:	426d      	negs	r5, r5
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	1a9b      	subs	r3, r3, r2
 8000fd4:	2b38      	cmp	r3, #56	; 0x38
 8000fd6:	dd00      	ble.n	8000fda <__aeabi_ddiv+0x3c6>
 8000fd8:	e670      	b.n	8000cbc <__aeabi_ddiv+0xa8>
 8000fda:	2b1f      	cmp	r3, #31
 8000fdc:	dc00      	bgt.n	8000fe0 <__aeabi_ddiv+0x3cc>
 8000fde:	e0bf      	b.n	8001160 <__aeabi_ddiv+0x54c>
 8000fe0:	211f      	movs	r1, #31
 8000fe2:	4249      	negs	r1, r1
 8000fe4:	1a8a      	subs	r2, r1, r2
 8000fe6:	4641      	mov	r1, r8
 8000fe8:	40d1      	lsrs	r1, r2
 8000fea:	000a      	movs	r2, r1
 8000fec:	2b20      	cmp	r3, #32
 8000fee:	d004      	beq.n	8000ffa <__aeabi_ddiv+0x3e6>
 8000ff0:	4641      	mov	r1, r8
 8000ff2:	4b80      	ldr	r3, [pc, #512]	; (80011f4 <__aeabi_ddiv+0x5e0>)
 8000ff4:	445b      	add	r3, fp
 8000ff6:	4099      	lsls	r1, r3
 8000ff8:	430d      	orrs	r5, r1
 8000ffa:	1e6b      	subs	r3, r5, #1
 8000ffc:	419d      	sbcs	r5, r3
 8000ffe:	2307      	movs	r3, #7
 8001000:	432a      	orrs	r2, r5
 8001002:	001d      	movs	r5, r3
 8001004:	2400      	movs	r4, #0
 8001006:	4015      	ands	r5, r2
 8001008:	4213      	tst	r3, r2
 800100a:	d100      	bne.n	800100e <__aeabi_ddiv+0x3fa>
 800100c:	e0d4      	b.n	80011b8 <__aeabi_ddiv+0x5a4>
 800100e:	210f      	movs	r1, #15
 8001010:	2300      	movs	r3, #0
 8001012:	4011      	ands	r1, r2
 8001014:	2904      	cmp	r1, #4
 8001016:	d100      	bne.n	800101a <__aeabi_ddiv+0x406>
 8001018:	e0cb      	b.n	80011b2 <__aeabi_ddiv+0x59e>
 800101a:	1d11      	adds	r1, r2, #4
 800101c:	4291      	cmp	r1, r2
 800101e:	4192      	sbcs	r2, r2
 8001020:	4252      	negs	r2, r2
 8001022:	189b      	adds	r3, r3, r2
 8001024:	000a      	movs	r2, r1
 8001026:	0219      	lsls	r1, r3, #8
 8001028:	d400      	bmi.n	800102c <__aeabi_ddiv+0x418>
 800102a:	e0c2      	b.n	80011b2 <__aeabi_ddiv+0x59e>
 800102c:	2301      	movs	r3, #1
 800102e:	2400      	movs	r4, #0
 8001030:	2500      	movs	r5, #0
 8001032:	e646      	b.n	8000cc2 <__aeabi_ddiv+0xae>
 8001034:	2380      	movs	r3, #128	; 0x80
 8001036:	4641      	mov	r1, r8
 8001038:	031b      	lsls	r3, r3, #12
 800103a:	4219      	tst	r1, r3
 800103c:	d008      	beq.n	8001050 <__aeabi_ddiv+0x43c>
 800103e:	421c      	tst	r4, r3
 8001040:	d106      	bne.n	8001050 <__aeabi_ddiv+0x43c>
 8001042:	431c      	orrs	r4, r3
 8001044:	0324      	lsls	r4, r4, #12
 8001046:	46ba      	mov	sl, r7
 8001048:	0015      	movs	r5, r2
 800104a:	4b69      	ldr	r3, [pc, #420]	; (80011f0 <__aeabi_ddiv+0x5dc>)
 800104c:	0b24      	lsrs	r4, r4, #12
 800104e:	e638      	b.n	8000cc2 <__aeabi_ddiv+0xae>
 8001050:	2480      	movs	r4, #128	; 0x80
 8001052:	4643      	mov	r3, r8
 8001054:	0324      	lsls	r4, r4, #12
 8001056:	431c      	orrs	r4, r3
 8001058:	0324      	lsls	r4, r4, #12
 800105a:	46b2      	mov	sl, r6
 800105c:	4b64      	ldr	r3, [pc, #400]	; (80011f0 <__aeabi_ddiv+0x5dc>)
 800105e:	0b24      	lsrs	r4, r4, #12
 8001060:	e62f      	b.n	8000cc2 <__aeabi_ddiv+0xae>
 8001062:	2b00      	cmp	r3, #0
 8001064:	d100      	bne.n	8001068 <__aeabi_ddiv+0x454>
 8001066:	e703      	b.n	8000e70 <__aeabi_ddiv+0x25c>
 8001068:	19a6      	adds	r6, r4, r6
 800106a:	1e68      	subs	r0, r5, #1
 800106c:	42a6      	cmp	r6, r4
 800106e:	d200      	bcs.n	8001072 <__aeabi_ddiv+0x45e>
 8001070:	e08d      	b.n	800118e <__aeabi_ddiv+0x57a>
 8001072:	428e      	cmp	r6, r1
 8001074:	d200      	bcs.n	8001078 <__aeabi_ddiv+0x464>
 8001076:	e0a3      	b.n	80011c0 <__aeabi_ddiv+0x5ac>
 8001078:	d100      	bne.n	800107c <__aeabi_ddiv+0x468>
 800107a:	e0b3      	b.n	80011e4 <__aeabi_ddiv+0x5d0>
 800107c:	0005      	movs	r5, r0
 800107e:	e6f5      	b.n	8000e6c <__aeabi_ddiv+0x258>
 8001080:	42aa      	cmp	r2, r5
 8001082:	d900      	bls.n	8001086 <__aeabi_ddiv+0x472>
 8001084:	e639      	b.n	8000cfa <__aeabi_ddiv+0xe6>
 8001086:	4643      	mov	r3, r8
 8001088:	07de      	lsls	r6, r3, #31
 800108a:	0858      	lsrs	r0, r3, #1
 800108c:	086b      	lsrs	r3, r5, #1
 800108e:	431e      	orrs	r6, r3
 8001090:	07ed      	lsls	r5, r5, #31
 8001092:	e639      	b.n	8000d08 <__aeabi_ddiv+0xf4>
 8001094:	4648      	mov	r0, r9
 8001096:	f001 f849 	bl	800212c <__clzsi2>
 800109a:	0001      	movs	r1, r0
 800109c:	0002      	movs	r2, r0
 800109e:	3115      	adds	r1, #21
 80010a0:	3220      	adds	r2, #32
 80010a2:	291c      	cmp	r1, #28
 80010a4:	dc00      	bgt.n	80010a8 <__aeabi_ddiv+0x494>
 80010a6:	e72c      	b.n	8000f02 <__aeabi_ddiv+0x2ee>
 80010a8:	464b      	mov	r3, r9
 80010aa:	3808      	subs	r0, #8
 80010ac:	4083      	lsls	r3, r0
 80010ae:	2500      	movs	r5, #0
 80010b0:	4698      	mov	r8, r3
 80010b2:	e732      	b.n	8000f1a <__aeabi_ddiv+0x306>
 80010b4:	f001 f83a 	bl	800212c <__clzsi2>
 80010b8:	0003      	movs	r3, r0
 80010ba:	001a      	movs	r2, r3
 80010bc:	3215      	adds	r2, #21
 80010be:	3020      	adds	r0, #32
 80010c0:	2a1c      	cmp	r2, #28
 80010c2:	dc00      	bgt.n	80010c6 <__aeabi_ddiv+0x4b2>
 80010c4:	e700      	b.n	8000ec8 <__aeabi_ddiv+0x2b4>
 80010c6:	4654      	mov	r4, sl
 80010c8:	3b08      	subs	r3, #8
 80010ca:	2200      	movs	r2, #0
 80010cc:	409c      	lsls	r4, r3
 80010ce:	e705      	b.n	8000edc <__aeabi_ddiv+0x2c8>
 80010d0:	1936      	adds	r6, r6, r4
 80010d2:	3b01      	subs	r3, #1
 80010d4:	42b4      	cmp	r4, r6
 80010d6:	d900      	bls.n	80010da <__aeabi_ddiv+0x4c6>
 80010d8:	e6a6      	b.n	8000e28 <__aeabi_ddiv+0x214>
 80010da:	42b2      	cmp	r2, r6
 80010dc:	d800      	bhi.n	80010e0 <__aeabi_ddiv+0x4cc>
 80010de:	e6a3      	b.n	8000e28 <__aeabi_ddiv+0x214>
 80010e0:	1e83      	subs	r3, r0, #2
 80010e2:	1936      	adds	r6, r6, r4
 80010e4:	e6a0      	b.n	8000e28 <__aeabi_ddiv+0x214>
 80010e6:	1909      	adds	r1, r1, r4
 80010e8:	3d01      	subs	r5, #1
 80010ea:	428c      	cmp	r4, r1
 80010ec:	d900      	bls.n	80010f0 <__aeabi_ddiv+0x4dc>
 80010ee:	e68d      	b.n	8000e0c <__aeabi_ddiv+0x1f8>
 80010f0:	428a      	cmp	r2, r1
 80010f2:	d800      	bhi.n	80010f6 <__aeabi_ddiv+0x4e2>
 80010f4:	e68a      	b.n	8000e0c <__aeabi_ddiv+0x1f8>
 80010f6:	1e85      	subs	r5, r0, #2
 80010f8:	1909      	adds	r1, r1, r4
 80010fa:	e687      	b.n	8000e0c <__aeabi_ddiv+0x1f8>
 80010fc:	230f      	movs	r3, #15
 80010fe:	402b      	ands	r3, r5
 8001100:	2b04      	cmp	r3, #4
 8001102:	d100      	bne.n	8001106 <__aeabi_ddiv+0x4f2>
 8001104:	e6bc      	b.n	8000e80 <__aeabi_ddiv+0x26c>
 8001106:	2305      	movs	r3, #5
 8001108:	425b      	negs	r3, r3
 800110a:	42ab      	cmp	r3, r5
 800110c:	419b      	sbcs	r3, r3
 800110e:	3504      	adds	r5, #4
 8001110:	425b      	negs	r3, r3
 8001112:	08ed      	lsrs	r5, r5, #3
 8001114:	4498      	add	r8, r3
 8001116:	e6b4      	b.n	8000e82 <__aeabi_ddiv+0x26e>
 8001118:	42af      	cmp	r7, r5
 800111a:	d900      	bls.n	800111e <__aeabi_ddiv+0x50a>
 800111c:	e660      	b.n	8000de0 <__aeabi_ddiv+0x1cc>
 800111e:	4282      	cmp	r2, r0
 8001120:	d804      	bhi.n	800112c <__aeabi_ddiv+0x518>
 8001122:	d000      	beq.n	8001126 <__aeabi_ddiv+0x512>
 8001124:	e65c      	b.n	8000de0 <__aeabi_ddiv+0x1cc>
 8001126:	42ae      	cmp	r6, r5
 8001128:	d800      	bhi.n	800112c <__aeabi_ddiv+0x518>
 800112a:	e659      	b.n	8000de0 <__aeabi_ddiv+0x1cc>
 800112c:	2302      	movs	r3, #2
 800112e:	425b      	negs	r3, r3
 8001130:	469c      	mov	ip, r3
 8001132:	9b00      	ldr	r3, [sp, #0]
 8001134:	44e0      	add	r8, ip
 8001136:	469c      	mov	ip, r3
 8001138:	4465      	add	r5, ip
 800113a:	429d      	cmp	r5, r3
 800113c:	419b      	sbcs	r3, r3
 800113e:	425b      	negs	r3, r3
 8001140:	191b      	adds	r3, r3, r4
 8001142:	18c0      	adds	r0, r0, r3
 8001144:	e64d      	b.n	8000de2 <__aeabi_ddiv+0x1ce>
 8001146:	428a      	cmp	r2, r1
 8001148:	d800      	bhi.n	800114c <__aeabi_ddiv+0x538>
 800114a:	e60e      	b.n	8000d6a <__aeabi_ddiv+0x156>
 800114c:	1e83      	subs	r3, r0, #2
 800114e:	1909      	adds	r1, r1, r4
 8001150:	e60b      	b.n	8000d6a <__aeabi_ddiv+0x156>
 8001152:	428a      	cmp	r2, r1
 8001154:	d800      	bhi.n	8001158 <__aeabi_ddiv+0x544>
 8001156:	e5f4      	b.n	8000d42 <__aeabi_ddiv+0x12e>
 8001158:	1e83      	subs	r3, r0, #2
 800115a:	4698      	mov	r8, r3
 800115c:	1909      	adds	r1, r1, r4
 800115e:	e5f0      	b.n	8000d42 <__aeabi_ddiv+0x12e>
 8001160:	4925      	ldr	r1, [pc, #148]	; (80011f8 <__aeabi_ddiv+0x5e4>)
 8001162:	0028      	movs	r0, r5
 8001164:	4459      	add	r1, fp
 8001166:	408d      	lsls	r5, r1
 8001168:	4642      	mov	r2, r8
 800116a:	408a      	lsls	r2, r1
 800116c:	1e69      	subs	r1, r5, #1
 800116e:	418d      	sbcs	r5, r1
 8001170:	4641      	mov	r1, r8
 8001172:	40d8      	lsrs	r0, r3
 8001174:	40d9      	lsrs	r1, r3
 8001176:	4302      	orrs	r2, r0
 8001178:	432a      	orrs	r2, r5
 800117a:	000b      	movs	r3, r1
 800117c:	0751      	lsls	r1, r2, #29
 800117e:	d100      	bne.n	8001182 <__aeabi_ddiv+0x56e>
 8001180:	e751      	b.n	8001026 <__aeabi_ddiv+0x412>
 8001182:	210f      	movs	r1, #15
 8001184:	4011      	ands	r1, r2
 8001186:	2904      	cmp	r1, #4
 8001188:	d000      	beq.n	800118c <__aeabi_ddiv+0x578>
 800118a:	e746      	b.n	800101a <__aeabi_ddiv+0x406>
 800118c:	e74b      	b.n	8001026 <__aeabi_ddiv+0x412>
 800118e:	0005      	movs	r5, r0
 8001190:	428e      	cmp	r6, r1
 8001192:	d000      	beq.n	8001196 <__aeabi_ddiv+0x582>
 8001194:	e66a      	b.n	8000e6c <__aeabi_ddiv+0x258>
 8001196:	9a00      	ldr	r2, [sp, #0]
 8001198:	4293      	cmp	r3, r2
 800119a:	d000      	beq.n	800119e <__aeabi_ddiv+0x58a>
 800119c:	e666      	b.n	8000e6c <__aeabi_ddiv+0x258>
 800119e:	e667      	b.n	8000e70 <__aeabi_ddiv+0x25c>
 80011a0:	4a16      	ldr	r2, [pc, #88]	; (80011fc <__aeabi_ddiv+0x5e8>)
 80011a2:	445a      	add	r2, fp
 80011a4:	2a00      	cmp	r2, #0
 80011a6:	dc00      	bgt.n	80011aa <__aeabi_ddiv+0x596>
 80011a8:	e710      	b.n	8000fcc <__aeabi_ddiv+0x3b8>
 80011aa:	2301      	movs	r3, #1
 80011ac:	2500      	movs	r5, #0
 80011ae:	4498      	add	r8, r3
 80011b0:	e667      	b.n	8000e82 <__aeabi_ddiv+0x26e>
 80011b2:	075d      	lsls	r5, r3, #29
 80011b4:	025b      	lsls	r3, r3, #9
 80011b6:	0b1c      	lsrs	r4, r3, #12
 80011b8:	08d2      	lsrs	r2, r2, #3
 80011ba:	2300      	movs	r3, #0
 80011bc:	4315      	orrs	r5, r2
 80011be:	e580      	b.n	8000cc2 <__aeabi_ddiv+0xae>
 80011c0:	9800      	ldr	r0, [sp, #0]
 80011c2:	3d02      	subs	r5, #2
 80011c4:	0042      	lsls	r2, r0, #1
 80011c6:	4282      	cmp	r2, r0
 80011c8:	41bf      	sbcs	r7, r7
 80011ca:	427f      	negs	r7, r7
 80011cc:	193c      	adds	r4, r7, r4
 80011ce:	1936      	adds	r6, r6, r4
 80011d0:	9200      	str	r2, [sp, #0]
 80011d2:	e7dd      	b.n	8001190 <__aeabi_ddiv+0x57c>
 80011d4:	2480      	movs	r4, #128	; 0x80
 80011d6:	4643      	mov	r3, r8
 80011d8:	0324      	lsls	r4, r4, #12
 80011da:	431c      	orrs	r4, r3
 80011dc:	0324      	lsls	r4, r4, #12
 80011de:	4b04      	ldr	r3, [pc, #16]	; (80011f0 <__aeabi_ddiv+0x5dc>)
 80011e0:	0b24      	lsrs	r4, r4, #12
 80011e2:	e56e      	b.n	8000cc2 <__aeabi_ddiv+0xae>
 80011e4:	9a00      	ldr	r2, [sp, #0]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d3ea      	bcc.n	80011c0 <__aeabi_ddiv+0x5ac>
 80011ea:	0005      	movs	r5, r0
 80011ec:	e7d3      	b.n	8001196 <__aeabi_ddiv+0x582>
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	000007ff 	.word	0x000007ff
 80011f4:	0000043e 	.word	0x0000043e
 80011f8:	0000041e 	.word	0x0000041e
 80011fc:	000003ff 	.word	0x000003ff

08001200 <__eqdf2>:
 8001200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001202:	464e      	mov	r6, r9
 8001204:	4645      	mov	r5, r8
 8001206:	46de      	mov	lr, fp
 8001208:	4657      	mov	r7, sl
 800120a:	4690      	mov	r8, r2
 800120c:	b5e0      	push	{r5, r6, r7, lr}
 800120e:	0017      	movs	r7, r2
 8001210:	031a      	lsls	r2, r3, #12
 8001212:	0b12      	lsrs	r2, r2, #12
 8001214:	0005      	movs	r5, r0
 8001216:	4684      	mov	ip, r0
 8001218:	4819      	ldr	r0, [pc, #100]	; (8001280 <__eqdf2+0x80>)
 800121a:	030e      	lsls	r6, r1, #12
 800121c:	004c      	lsls	r4, r1, #1
 800121e:	4691      	mov	r9, r2
 8001220:	005a      	lsls	r2, r3, #1
 8001222:	0fdb      	lsrs	r3, r3, #31
 8001224:	469b      	mov	fp, r3
 8001226:	0b36      	lsrs	r6, r6, #12
 8001228:	0d64      	lsrs	r4, r4, #21
 800122a:	0fc9      	lsrs	r1, r1, #31
 800122c:	0d52      	lsrs	r2, r2, #21
 800122e:	4284      	cmp	r4, r0
 8001230:	d019      	beq.n	8001266 <__eqdf2+0x66>
 8001232:	4282      	cmp	r2, r0
 8001234:	d010      	beq.n	8001258 <__eqdf2+0x58>
 8001236:	2001      	movs	r0, #1
 8001238:	4294      	cmp	r4, r2
 800123a:	d10e      	bne.n	800125a <__eqdf2+0x5a>
 800123c:	454e      	cmp	r6, r9
 800123e:	d10c      	bne.n	800125a <__eqdf2+0x5a>
 8001240:	2001      	movs	r0, #1
 8001242:	45c4      	cmp	ip, r8
 8001244:	d109      	bne.n	800125a <__eqdf2+0x5a>
 8001246:	4559      	cmp	r1, fp
 8001248:	d017      	beq.n	800127a <__eqdf2+0x7a>
 800124a:	2c00      	cmp	r4, #0
 800124c:	d105      	bne.n	800125a <__eqdf2+0x5a>
 800124e:	0030      	movs	r0, r6
 8001250:	4328      	orrs	r0, r5
 8001252:	1e43      	subs	r3, r0, #1
 8001254:	4198      	sbcs	r0, r3
 8001256:	e000      	b.n	800125a <__eqdf2+0x5a>
 8001258:	2001      	movs	r0, #1
 800125a:	bcf0      	pop	{r4, r5, r6, r7}
 800125c:	46bb      	mov	fp, r7
 800125e:	46b2      	mov	sl, r6
 8001260:	46a9      	mov	r9, r5
 8001262:	46a0      	mov	r8, r4
 8001264:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001266:	0033      	movs	r3, r6
 8001268:	2001      	movs	r0, #1
 800126a:	432b      	orrs	r3, r5
 800126c:	d1f5      	bne.n	800125a <__eqdf2+0x5a>
 800126e:	42a2      	cmp	r2, r4
 8001270:	d1f3      	bne.n	800125a <__eqdf2+0x5a>
 8001272:	464b      	mov	r3, r9
 8001274:	433b      	orrs	r3, r7
 8001276:	d1f0      	bne.n	800125a <__eqdf2+0x5a>
 8001278:	e7e2      	b.n	8001240 <__eqdf2+0x40>
 800127a:	2000      	movs	r0, #0
 800127c:	e7ed      	b.n	800125a <__eqdf2+0x5a>
 800127e:	46c0      	nop			; (mov r8, r8)
 8001280:	000007ff 	.word	0x000007ff

08001284 <__gedf2>:
 8001284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001286:	4647      	mov	r7, r8
 8001288:	46ce      	mov	lr, r9
 800128a:	0004      	movs	r4, r0
 800128c:	0018      	movs	r0, r3
 800128e:	0016      	movs	r6, r2
 8001290:	031b      	lsls	r3, r3, #12
 8001292:	0b1b      	lsrs	r3, r3, #12
 8001294:	4d2d      	ldr	r5, [pc, #180]	; (800134c <__gedf2+0xc8>)
 8001296:	004a      	lsls	r2, r1, #1
 8001298:	4699      	mov	r9, r3
 800129a:	b580      	push	{r7, lr}
 800129c:	0043      	lsls	r3, r0, #1
 800129e:	030f      	lsls	r7, r1, #12
 80012a0:	46a4      	mov	ip, r4
 80012a2:	46b0      	mov	r8, r6
 80012a4:	0b3f      	lsrs	r7, r7, #12
 80012a6:	0d52      	lsrs	r2, r2, #21
 80012a8:	0fc9      	lsrs	r1, r1, #31
 80012aa:	0d5b      	lsrs	r3, r3, #21
 80012ac:	0fc0      	lsrs	r0, r0, #31
 80012ae:	42aa      	cmp	r2, r5
 80012b0:	d021      	beq.n	80012f6 <__gedf2+0x72>
 80012b2:	42ab      	cmp	r3, r5
 80012b4:	d013      	beq.n	80012de <__gedf2+0x5a>
 80012b6:	2a00      	cmp	r2, #0
 80012b8:	d122      	bne.n	8001300 <__gedf2+0x7c>
 80012ba:	433c      	orrs	r4, r7
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d102      	bne.n	80012c6 <__gedf2+0x42>
 80012c0:	464d      	mov	r5, r9
 80012c2:	432e      	orrs	r6, r5
 80012c4:	d022      	beq.n	800130c <__gedf2+0x88>
 80012c6:	2c00      	cmp	r4, #0
 80012c8:	d010      	beq.n	80012ec <__gedf2+0x68>
 80012ca:	4281      	cmp	r1, r0
 80012cc:	d022      	beq.n	8001314 <__gedf2+0x90>
 80012ce:	2002      	movs	r0, #2
 80012d0:	3901      	subs	r1, #1
 80012d2:	4008      	ands	r0, r1
 80012d4:	3801      	subs	r0, #1
 80012d6:	bcc0      	pop	{r6, r7}
 80012d8:	46b9      	mov	r9, r7
 80012da:	46b0      	mov	r8, r6
 80012dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012de:	464d      	mov	r5, r9
 80012e0:	432e      	orrs	r6, r5
 80012e2:	d129      	bne.n	8001338 <__gedf2+0xb4>
 80012e4:	2a00      	cmp	r2, #0
 80012e6:	d1f0      	bne.n	80012ca <__gedf2+0x46>
 80012e8:	433c      	orrs	r4, r7
 80012ea:	d1ee      	bne.n	80012ca <__gedf2+0x46>
 80012ec:	2800      	cmp	r0, #0
 80012ee:	d1f2      	bne.n	80012d6 <__gedf2+0x52>
 80012f0:	2001      	movs	r0, #1
 80012f2:	4240      	negs	r0, r0
 80012f4:	e7ef      	b.n	80012d6 <__gedf2+0x52>
 80012f6:	003d      	movs	r5, r7
 80012f8:	4325      	orrs	r5, r4
 80012fa:	d11d      	bne.n	8001338 <__gedf2+0xb4>
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d0ee      	beq.n	80012de <__gedf2+0x5a>
 8001300:	2b00      	cmp	r3, #0
 8001302:	d1e2      	bne.n	80012ca <__gedf2+0x46>
 8001304:	464c      	mov	r4, r9
 8001306:	4326      	orrs	r6, r4
 8001308:	d1df      	bne.n	80012ca <__gedf2+0x46>
 800130a:	e7e0      	b.n	80012ce <__gedf2+0x4a>
 800130c:	2000      	movs	r0, #0
 800130e:	2c00      	cmp	r4, #0
 8001310:	d0e1      	beq.n	80012d6 <__gedf2+0x52>
 8001312:	e7dc      	b.n	80012ce <__gedf2+0x4a>
 8001314:	429a      	cmp	r2, r3
 8001316:	dc0a      	bgt.n	800132e <__gedf2+0xaa>
 8001318:	dbe8      	blt.n	80012ec <__gedf2+0x68>
 800131a:	454f      	cmp	r7, r9
 800131c:	d8d7      	bhi.n	80012ce <__gedf2+0x4a>
 800131e:	d00e      	beq.n	800133e <__gedf2+0xba>
 8001320:	2000      	movs	r0, #0
 8001322:	454f      	cmp	r7, r9
 8001324:	d2d7      	bcs.n	80012d6 <__gedf2+0x52>
 8001326:	2900      	cmp	r1, #0
 8001328:	d0e2      	beq.n	80012f0 <__gedf2+0x6c>
 800132a:	0008      	movs	r0, r1
 800132c:	e7d3      	b.n	80012d6 <__gedf2+0x52>
 800132e:	4243      	negs	r3, r0
 8001330:	4158      	adcs	r0, r3
 8001332:	0040      	lsls	r0, r0, #1
 8001334:	3801      	subs	r0, #1
 8001336:	e7ce      	b.n	80012d6 <__gedf2+0x52>
 8001338:	2002      	movs	r0, #2
 800133a:	4240      	negs	r0, r0
 800133c:	e7cb      	b.n	80012d6 <__gedf2+0x52>
 800133e:	45c4      	cmp	ip, r8
 8001340:	d8c5      	bhi.n	80012ce <__gedf2+0x4a>
 8001342:	2000      	movs	r0, #0
 8001344:	45c4      	cmp	ip, r8
 8001346:	d2c6      	bcs.n	80012d6 <__gedf2+0x52>
 8001348:	e7ed      	b.n	8001326 <__gedf2+0xa2>
 800134a:	46c0      	nop			; (mov r8, r8)
 800134c:	000007ff 	.word	0x000007ff

08001350 <__ledf2>:
 8001350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001352:	4647      	mov	r7, r8
 8001354:	46ce      	mov	lr, r9
 8001356:	0004      	movs	r4, r0
 8001358:	0018      	movs	r0, r3
 800135a:	0016      	movs	r6, r2
 800135c:	031b      	lsls	r3, r3, #12
 800135e:	0b1b      	lsrs	r3, r3, #12
 8001360:	4d2c      	ldr	r5, [pc, #176]	; (8001414 <__ledf2+0xc4>)
 8001362:	004a      	lsls	r2, r1, #1
 8001364:	4699      	mov	r9, r3
 8001366:	b580      	push	{r7, lr}
 8001368:	0043      	lsls	r3, r0, #1
 800136a:	030f      	lsls	r7, r1, #12
 800136c:	46a4      	mov	ip, r4
 800136e:	46b0      	mov	r8, r6
 8001370:	0b3f      	lsrs	r7, r7, #12
 8001372:	0d52      	lsrs	r2, r2, #21
 8001374:	0fc9      	lsrs	r1, r1, #31
 8001376:	0d5b      	lsrs	r3, r3, #21
 8001378:	0fc0      	lsrs	r0, r0, #31
 800137a:	42aa      	cmp	r2, r5
 800137c:	d00d      	beq.n	800139a <__ledf2+0x4a>
 800137e:	42ab      	cmp	r3, r5
 8001380:	d010      	beq.n	80013a4 <__ledf2+0x54>
 8001382:	2a00      	cmp	r2, #0
 8001384:	d127      	bne.n	80013d6 <__ledf2+0x86>
 8001386:	433c      	orrs	r4, r7
 8001388:	2b00      	cmp	r3, #0
 800138a:	d111      	bne.n	80013b0 <__ledf2+0x60>
 800138c:	464d      	mov	r5, r9
 800138e:	432e      	orrs	r6, r5
 8001390:	d10e      	bne.n	80013b0 <__ledf2+0x60>
 8001392:	2000      	movs	r0, #0
 8001394:	2c00      	cmp	r4, #0
 8001396:	d015      	beq.n	80013c4 <__ledf2+0x74>
 8001398:	e00e      	b.n	80013b8 <__ledf2+0x68>
 800139a:	003d      	movs	r5, r7
 800139c:	4325      	orrs	r5, r4
 800139e:	d110      	bne.n	80013c2 <__ledf2+0x72>
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d118      	bne.n	80013d6 <__ledf2+0x86>
 80013a4:	464d      	mov	r5, r9
 80013a6:	432e      	orrs	r6, r5
 80013a8:	d10b      	bne.n	80013c2 <__ledf2+0x72>
 80013aa:	2a00      	cmp	r2, #0
 80013ac:	d102      	bne.n	80013b4 <__ledf2+0x64>
 80013ae:	433c      	orrs	r4, r7
 80013b0:	2c00      	cmp	r4, #0
 80013b2:	d00b      	beq.n	80013cc <__ledf2+0x7c>
 80013b4:	4281      	cmp	r1, r0
 80013b6:	d014      	beq.n	80013e2 <__ledf2+0x92>
 80013b8:	2002      	movs	r0, #2
 80013ba:	3901      	subs	r1, #1
 80013bc:	4008      	ands	r0, r1
 80013be:	3801      	subs	r0, #1
 80013c0:	e000      	b.n	80013c4 <__ledf2+0x74>
 80013c2:	2002      	movs	r0, #2
 80013c4:	bcc0      	pop	{r6, r7}
 80013c6:	46b9      	mov	r9, r7
 80013c8:	46b0      	mov	r8, r6
 80013ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013cc:	2800      	cmp	r0, #0
 80013ce:	d1f9      	bne.n	80013c4 <__ledf2+0x74>
 80013d0:	2001      	movs	r0, #1
 80013d2:	4240      	negs	r0, r0
 80013d4:	e7f6      	b.n	80013c4 <__ledf2+0x74>
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d1ec      	bne.n	80013b4 <__ledf2+0x64>
 80013da:	464c      	mov	r4, r9
 80013dc:	4326      	orrs	r6, r4
 80013de:	d1e9      	bne.n	80013b4 <__ledf2+0x64>
 80013e0:	e7ea      	b.n	80013b8 <__ledf2+0x68>
 80013e2:	429a      	cmp	r2, r3
 80013e4:	dd04      	ble.n	80013f0 <__ledf2+0xa0>
 80013e6:	4243      	negs	r3, r0
 80013e8:	4158      	adcs	r0, r3
 80013ea:	0040      	lsls	r0, r0, #1
 80013ec:	3801      	subs	r0, #1
 80013ee:	e7e9      	b.n	80013c4 <__ledf2+0x74>
 80013f0:	429a      	cmp	r2, r3
 80013f2:	dbeb      	blt.n	80013cc <__ledf2+0x7c>
 80013f4:	454f      	cmp	r7, r9
 80013f6:	d8df      	bhi.n	80013b8 <__ledf2+0x68>
 80013f8:	d006      	beq.n	8001408 <__ledf2+0xb8>
 80013fa:	2000      	movs	r0, #0
 80013fc:	454f      	cmp	r7, r9
 80013fe:	d2e1      	bcs.n	80013c4 <__ledf2+0x74>
 8001400:	2900      	cmp	r1, #0
 8001402:	d0e5      	beq.n	80013d0 <__ledf2+0x80>
 8001404:	0008      	movs	r0, r1
 8001406:	e7dd      	b.n	80013c4 <__ledf2+0x74>
 8001408:	45c4      	cmp	ip, r8
 800140a:	d8d5      	bhi.n	80013b8 <__ledf2+0x68>
 800140c:	2000      	movs	r0, #0
 800140e:	45c4      	cmp	ip, r8
 8001410:	d2d8      	bcs.n	80013c4 <__ledf2+0x74>
 8001412:	e7f5      	b.n	8001400 <__ledf2+0xb0>
 8001414:	000007ff 	.word	0x000007ff

08001418 <__aeabi_dmul>:
 8001418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800141a:	4657      	mov	r7, sl
 800141c:	464e      	mov	r6, r9
 800141e:	4645      	mov	r5, r8
 8001420:	46de      	mov	lr, fp
 8001422:	b5e0      	push	{r5, r6, r7, lr}
 8001424:	4698      	mov	r8, r3
 8001426:	030c      	lsls	r4, r1, #12
 8001428:	004b      	lsls	r3, r1, #1
 800142a:	0006      	movs	r6, r0
 800142c:	4692      	mov	sl, r2
 800142e:	b087      	sub	sp, #28
 8001430:	0b24      	lsrs	r4, r4, #12
 8001432:	0d5b      	lsrs	r3, r3, #21
 8001434:	0fcf      	lsrs	r7, r1, #31
 8001436:	2b00      	cmp	r3, #0
 8001438:	d100      	bne.n	800143c <__aeabi_dmul+0x24>
 800143a:	e15c      	b.n	80016f6 <__aeabi_dmul+0x2de>
 800143c:	4ad9      	ldr	r2, [pc, #868]	; (80017a4 <__aeabi_dmul+0x38c>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d100      	bne.n	8001444 <__aeabi_dmul+0x2c>
 8001442:	e175      	b.n	8001730 <__aeabi_dmul+0x318>
 8001444:	0f42      	lsrs	r2, r0, #29
 8001446:	00e4      	lsls	r4, r4, #3
 8001448:	4314      	orrs	r4, r2
 800144a:	2280      	movs	r2, #128	; 0x80
 800144c:	0412      	lsls	r2, r2, #16
 800144e:	4314      	orrs	r4, r2
 8001450:	4ad5      	ldr	r2, [pc, #852]	; (80017a8 <__aeabi_dmul+0x390>)
 8001452:	00c5      	lsls	r5, r0, #3
 8001454:	4694      	mov	ip, r2
 8001456:	4463      	add	r3, ip
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	2300      	movs	r3, #0
 800145c:	4699      	mov	r9, r3
 800145e:	469b      	mov	fp, r3
 8001460:	4643      	mov	r3, r8
 8001462:	4642      	mov	r2, r8
 8001464:	031e      	lsls	r6, r3, #12
 8001466:	0fd2      	lsrs	r2, r2, #31
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	4650      	mov	r0, sl
 800146c:	4690      	mov	r8, r2
 800146e:	0b36      	lsrs	r6, r6, #12
 8001470:	0d5b      	lsrs	r3, r3, #21
 8001472:	d100      	bne.n	8001476 <__aeabi_dmul+0x5e>
 8001474:	e120      	b.n	80016b8 <__aeabi_dmul+0x2a0>
 8001476:	4acb      	ldr	r2, [pc, #812]	; (80017a4 <__aeabi_dmul+0x38c>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d100      	bne.n	800147e <__aeabi_dmul+0x66>
 800147c:	e162      	b.n	8001744 <__aeabi_dmul+0x32c>
 800147e:	49ca      	ldr	r1, [pc, #808]	; (80017a8 <__aeabi_dmul+0x390>)
 8001480:	0f42      	lsrs	r2, r0, #29
 8001482:	468c      	mov	ip, r1
 8001484:	9900      	ldr	r1, [sp, #0]
 8001486:	4463      	add	r3, ip
 8001488:	00f6      	lsls	r6, r6, #3
 800148a:	468c      	mov	ip, r1
 800148c:	4316      	orrs	r6, r2
 800148e:	2280      	movs	r2, #128	; 0x80
 8001490:	449c      	add	ip, r3
 8001492:	0412      	lsls	r2, r2, #16
 8001494:	4663      	mov	r3, ip
 8001496:	4316      	orrs	r6, r2
 8001498:	00c2      	lsls	r2, r0, #3
 800149a:	2000      	movs	r0, #0
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	9900      	ldr	r1, [sp, #0]
 80014a0:	4643      	mov	r3, r8
 80014a2:	3101      	adds	r1, #1
 80014a4:	468c      	mov	ip, r1
 80014a6:	4649      	mov	r1, r9
 80014a8:	407b      	eors	r3, r7
 80014aa:	9301      	str	r3, [sp, #4]
 80014ac:	290f      	cmp	r1, #15
 80014ae:	d826      	bhi.n	80014fe <__aeabi_dmul+0xe6>
 80014b0:	4bbe      	ldr	r3, [pc, #760]	; (80017ac <__aeabi_dmul+0x394>)
 80014b2:	0089      	lsls	r1, r1, #2
 80014b4:	5859      	ldr	r1, [r3, r1]
 80014b6:	468f      	mov	pc, r1
 80014b8:	4643      	mov	r3, r8
 80014ba:	9301      	str	r3, [sp, #4]
 80014bc:	0034      	movs	r4, r6
 80014be:	0015      	movs	r5, r2
 80014c0:	4683      	mov	fp, r0
 80014c2:	465b      	mov	r3, fp
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d016      	beq.n	80014f6 <__aeabi_dmul+0xde>
 80014c8:	2b03      	cmp	r3, #3
 80014ca:	d100      	bne.n	80014ce <__aeabi_dmul+0xb6>
 80014cc:	e203      	b.n	80018d6 <__aeabi_dmul+0x4be>
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d000      	beq.n	80014d4 <__aeabi_dmul+0xbc>
 80014d2:	e0cd      	b.n	8001670 <__aeabi_dmul+0x258>
 80014d4:	2200      	movs	r2, #0
 80014d6:	2400      	movs	r4, #0
 80014d8:	2500      	movs	r5, #0
 80014da:	9b01      	ldr	r3, [sp, #4]
 80014dc:	0512      	lsls	r2, r2, #20
 80014de:	4322      	orrs	r2, r4
 80014e0:	07db      	lsls	r3, r3, #31
 80014e2:	431a      	orrs	r2, r3
 80014e4:	0028      	movs	r0, r5
 80014e6:	0011      	movs	r1, r2
 80014e8:	b007      	add	sp, #28
 80014ea:	bcf0      	pop	{r4, r5, r6, r7}
 80014ec:	46bb      	mov	fp, r7
 80014ee:	46b2      	mov	sl, r6
 80014f0:	46a9      	mov	r9, r5
 80014f2:	46a0      	mov	r8, r4
 80014f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014f6:	2400      	movs	r4, #0
 80014f8:	2500      	movs	r5, #0
 80014fa:	4aaa      	ldr	r2, [pc, #680]	; (80017a4 <__aeabi_dmul+0x38c>)
 80014fc:	e7ed      	b.n	80014da <__aeabi_dmul+0xc2>
 80014fe:	0c28      	lsrs	r0, r5, #16
 8001500:	042d      	lsls	r5, r5, #16
 8001502:	0c2d      	lsrs	r5, r5, #16
 8001504:	002b      	movs	r3, r5
 8001506:	0c11      	lsrs	r1, r2, #16
 8001508:	0412      	lsls	r2, r2, #16
 800150a:	0c12      	lsrs	r2, r2, #16
 800150c:	4353      	muls	r3, r2
 800150e:	4698      	mov	r8, r3
 8001510:	0013      	movs	r3, r2
 8001512:	002f      	movs	r7, r5
 8001514:	4343      	muls	r3, r0
 8001516:	4699      	mov	r9, r3
 8001518:	434f      	muls	r7, r1
 800151a:	444f      	add	r7, r9
 800151c:	46bb      	mov	fp, r7
 800151e:	4647      	mov	r7, r8
 8001520:	000b      	movs	r3, r1
 8001522:	0c3f      	lsrs	r7, r7, #16
 8001524:	46ba      	mov	sl, r7
 8001526:	4343      	muls	r3, r0
 8001528:	44da      	add	sl, fp
 800152a:	9302      	str	r3, [sp, #8]
 800152c:	45d1      	cmp	r9, sl
 800152e:	d904      	bls.n	800153a <__aeabi_dmul+0x122>
 8001530:	2780      	movs	r7, #128	; 0x80
 8001532:	027f      	lsls	r7, r7, #9
 8001534:	46b9      	mov	r9, r7
 8001536:	444b      	add	r3, r9
 8001538:	9302      	str	r3, [sp, #8]
 800153a:	4653      	mov	r3, sl
 800153c:	0c1b      	lsrs	r3, r3, #16
 800153e:	469b      	mov	fp, r3
 8001540:	4653      	mov	r3, sl
 8001542:	041f      	lsls	r7, r3, #16
 8001544:	4643      	mov	r3, r8
 8001546:	041b      	lsls	r3, r3, #16
 8001548:	0c1b      	lsrs	r3, r3, #16
 800154a:	4698      	mov	r8, r3
 800154c:	003b      	movs	r3, r7
 800154e:	4443      	add	r3, r8
 8001550:	9304      	str	r3, [sp, #16]
 8001552:	0c33      	lsrs	r3, r6, #16
 8001554:	0436      	lsls	r6, r6, #16
 8001556:	0c36      	lsrs	r6, r6, #16
 8001558:	4698      	mov	r8, r3
 800155a:	0033      	movs	r3, r6
 800155c:	4343      	muls	r3, r0
 800155e:	4699      	mov	r9, r3
 8001560:	4643      	mov	r3, r8
 8001562:	4343      	muls	r3, r0
 8001564:	002f      	movs	r7, r5
 8001566:	469a      	mov	sl, r3
 8001568:	4643      	mov	r3, r8
 800156a:	4377      	muls	r7, r6
 800156c:	435d      	muls	r5, r3
 800156e:	0c38      	lsrs	r0, r7, #16
 8001570:	444d      	add	r5, r9
 8001572:	1945      	adds	r5, r0, r5
 8001574:	45a9      	cmp	r9, r5
 8001576:	d903      	bls.n	8001580 <__aeabi_dmul+0x168>
 8001578:	2380      	movs	r3, #128	; 0x80
 800157a:	025b      	lsls	r3, r3, #9
 800157c:	4699      	mov	r9, r3
 800157e:	44ca      	add	sl, r9
 8001580:	043f      	lsls	r7, r7, #16
 8001582:	0c28      	lsrs	r0, r5, #16
 8001584:	0c3f      	lsrs	r7, r7, #16
 8001586:	042d      	lsls	r5, r5, #16
 8001588:	19ed      	adds	r5, r5, r7
 800158a:	0c27      	lsrs	r7, r4, #16
 800158c:	0424      	lsls	r4, r4, #16
 800158e:	0c24      	lsrs	r4, r4, #16
 8001590:	0003      	movs	r3, r0
 8001592:	0020      	movs	r0, r4
 8001594:	4350      	muls	r0, r2
 8001596:	437a      	muls	r2, r7
 8001598:	4691      	mov	r9, r2
 800159a:	003a      	movs	r2, r7
 800159c:	4453      	add	r3, sl
 800159e:	9305      	str	r3, [sp, #20]
 80015a0:	0c03      	lsrs	r3, r0, #16
 80015a2:	469a      	mov	sl, r3
 80015a4:	434a      	muls	r2, r1
 80015a6:	4361      	muls	r1, r4
 80015a8:	4449      	add	r1, r9
 80015aa:	4451      	add	r1, sl
 80015ac:	44ab      	add	fp, r5
 80015ae:	4589      	cmp	r9, r1
 80015b0:	d903      	bls.n	80015ba <__aeabi_dmul+0x1a2>
 80015b2:	2380      	movs	r3, #128	; 0x80
 80015b4:	025b      	lsls	r3, r3, #9
 80015b6:	4699      	mov	r9, r3
 80015b8:	444a      	add	r2, r9
 80015ba:	0400      	lsls	r0, r0, #16
 80015bc:	0c0b      	lsrs	r3, r1, #16
 80015be:	0c00      	lsrs	r0, r0, #16
 80015c0:	0409      	lsls	r1, r1, #16
 80015c2:	1809      	adds	r1, r1, r0
 80015c4:	0020      	movs	r0, r4
 80015c6:	4699      	mov	r9, r3
 80015c8:	4643      	mov	r3, r8
 80015ca:	4370      	muls	r0, r6
 80015cc:	435c      	muls	r4, r3
 80015ce:	437e      	muls	r6, r7
 80015d0:	435f      	muls	r7, r3
 80015d2:	0c03      	lsrs	r3, r0, #16
 80015d4:	4698      	mov	r8, r3
 80015d6:	19a4      	adds	r4, r4, r6
 80015d8:	4444      	add	r4, r8
 80015da:	444a      	add	r2, r9
 80015dc:	9703      	str	r7, [sp, #12]
 80015de:	42a6      	cmp	r6, r4
 80015e0:	d904      	bls.n	80015ec <__aeabi_dmul+0x1d4>
 80015e2:	2380      	movs	r3, #128	; 0x80
 80015e4:	025b      	lsls	r3, r3, #9
 80015e6:	4698      	mov	r8, r3
 80015e8:	4447      	add	r7, r8
 80015ea:	9703      	str	r7, [sp, #12]
 80015ec:	0423      	lsls	r3, r4, #16
 80015ee:	9e02      	ldr	r6, [sp, #8]
 80015f0:	469a      	mov	sl, r3
 80015f2:	9b05      	ldr	r3, [sp, #20]
 80015f4:	445e      	add	r6, fp
 80015f6:	4698      	mov	r8, r3
 80015f8:	42ae      	cmp	r6, r5
 80015fa:	41ad      	sbcs	r5, r5
 80015fc:	1876      	adds	r6, r6, r1
 80015fe:	428e      	cmp	r6, r1
 8001600:	4189      	sbcs	r1, r1
 8001602:	0400      	lsls	r0, r0, #16
 8001604:	0c00      	lsrs	r0, r0, #16
 8001606:	4450      	add	r0, sl
 8001608:	4440      	add	r0, r8
 800160a:	426d      	negs	r5, r5
 800160c:	1947      	adds	r7, r0, r5
 800160e:	46b8      	mov	r8, r7
 8001610:	4693      	mov	fp, r2
 8001612:	4249      	negs	r1, r1
 8001614:	4689      	mov	r9, r1
 8001616:	44c3      	add	fp, r8
 8001618:	44d9      	add	r9, fp
 800161a:	4298      	cmp	r0, r3
 800161c:	4180      	sbcs	r0, r0
 800161e:	45a8      	cmp	r8, r5
 8001620:	41ad      	sbcs	r5, r5
 8001622:	4593      	cmp	fp, r2
 8001624:	4192      	sbcs	r2, r2
 8001626:	4589      	cmp	r9, r1
 8001628:	4189      	sbcs	r1, r1
 800162a:	426d      	negs	r5, r5
 800162c:	4240      	negs	r0, r0
 800162e:	4328      	orrs	r0, r5
 8001630:	0c24      	lsrs	r4, r4, #16
 8001632:	4252      	negs	r2, r2
 8001634:	4249      	negs	r1, r1
 8001636:	430a      	orrs	r2, r1
 8001638:	9b03      	ldr	r3, [sp, #12]
 800163a:	1900      	adds	r0, r0, r4
 800163c:	1880      	adds	r0, r0, r2
 800163e:	18c7      	adds	r7, r0, r3
 8001640:	464b      	mov	r3, r9
 8001642:	0ddc      	lsrs	r4, r3, #23
 8001644:	9b04      	ldr	r3, [sp, #16]
 8001646:	0275      	lsls	r5, r6, #9
 8001648:	431d      	orrs	r5, r3
 800164a:	1e6a      	subs	r2, r5, #1
 800164c:	4195      	sbcs	r5, r2
 800164e:	464b      	mov	r3, r9
 8001650:	0df6      	lsrs	r6, r6, #23
 8001652:	027f      	lsls	r7, r7, #9
 8001654:	4335      	orrs	r5, r6
 8001656:	025a      	lsls	r2, r3, #9
 8001658:	433c      	orrs	r4, r7
 800165a:	4315      	orrs	r5, r2
 800165c:	01fb      	lsls	r3, r7, #7
 800165e:	d400      	bmi.n	8001662 <__aeabi_dmul+0x24a>
 8001660:	e11c      	b.n	800189c <__aeabi_dmul+0x484>
 8001662:	2101      	movs	r1, #1
 8001664:	086a      	lsrs	r2, r5, #1
 8001666:	400d      	ands	r5, r1
 8001668:	4315      	orrs	r5, r2
 800166a:	07e2      	lsls	r2, r4, #31
 800166c:	4315      	orrs	r5, r2
 800166e:	0864      	lsrs	r4, r4, #1
 8001670:	494f      	ldr	r1, [pc, #316]	; (80017b0 <__aeabi_dmul+0x398>)
 8001672:	4461      	add	r1, ip
 8001674:	2900      	cmp	r1, #0
 8001676:	dc00      	bgt.n	800167a <__aeabi_dmul+0x262>
 8001678:	e0b0      	b.n	80017dc <__aeabi_dmul+0x3c4>
 800167a:	076b      	lsls	r3, r5, #29
 800167c:	d009      	beq.n	8001692 <__aeabi_dmul+0x27a>
 800167e:	220f      	movs	r2, #15
 8001680:	402a      	ands	r2, r5
 8001682:	2a04      	cmp	r2, #4
 8001684:	d005      	beq.n	8001692 <__aeabi_dmul+0x27a>
 8001686:	1d2a      	adds	r2, r5, #4
 8001688:	42aa      	cmp	r2, r5
 800168a:	41ad      	sbcs	r5, r5
 800168c:	426d      	negs	r5, r5
 800168e:	1964      	adds	r4, r4, r5
 8001690:	0015      	movs	r5, r2
 8001692:	01e3      	lsls	r3, r4, #7
 8001694:	d504      	bpl.n	80016a0 <__aeabi_dmul+0x288>
 8001696:	2180      	movs	r1, #128	; 0x80
 8001698:	4a46      	ldr	r2, [pc, #280]	; (80017b4 <__aeabi_dmul+0x39c>)
 800169a:	00c9      	lsls	r1, r1, #3
 800169c:	4014      	ands	r4, r2
 800169e:	4461      	add	r1, ip
 80016a0:	4a45      	ldr	r2, [pc, #276]	; (80017b8 <__aeabi_dmul+0x3a0>)
 80016a2:	4291      	cmp	r1, r2
 80016a4:	dd00      	ble.n	80016a8 <__aeabi_dmul+0x290>
 80016a6:	e726      	b.n	80014f6 <__aeabi_dmul+0xde>
 80016a8:	0762      	lsls	r2, r4, #29
 80016aa:	08ed      	lsrs	r5, r5, #3
 80016ac:	0264      	lsls	r4, r4, #9
 80016ae:	0549      	lsls	r1, r1, #21
 80016b0:	4315      	orrs	r5, r2
 80016b2:	0b24      	lsrs	r4, r4, #12
 80016b4:	0d4a      	lsrs	r2, r1, #21
 80016b6:	e710      	b.n	80014da <__aeabi_dmul+0xc2>
 80016b8:	4652      	mov	r2, sl
 80016ba:	4332      	orrs	r2, r6
 80016bc:	d100      	bne.n	80016c0 <__aeabi_dmul+0x2a8>
 80016be:	e07f      	b.n	80017c0 <__aeabi_dmul+0x3a8>
 80016c0:	2e00      	cmp	r6, #0
 80016c2:	d100      	bne.n	80016c6 <__aeabi_dmul+0x2ae>
 80016c4:	e0dc      	b.n	8001880 <__aeabi_dmul+0x468>
 80016c6:	0030      	movs	r0, r6
 80016c8:	f000 fd30 	bl	800212c <__clzsi2>
 80016cc:	0002      	movs	r2, r0
 80016ce:	3a0b      	subs	r2, #11
 80016d0:	231d      	movs	r3, #29
 80016d2:	0001      	movs	r1, r0
 80016d4:	1a9b      	subs	r3, r3, r2
 80016d6:	4652      	mov	r2, sl
 80016d8:	3908      	subs	r1, #8
 80016da:	40da      	lsrs	r2, r3
 80016dc:	408e      	lsls	r6, r1
 80016de:	4316      	orrs	r6, r2
 80016e0:	4652      	mov	r2, sl
 80016e2:	408a      	lsls	r2, r1
 80016e4:	9b00      	ldr	r3, [sp, #0]
 80016e6:	4935      	ldr	r1, [pc, #212]	; (80017bc <__aeabi_dmul+0x3a4>)
 80016e8:	1a18      	subs	r0, r3, r0
 80016ea:	0003      	movs	r3, r0
 80016ec:	468c      	mov	ip, r1
 80016ee:	4463      	add	r3, ip
 80016f0:	2000      	movs	r0, #0
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	e6d3      	b.n	800149e <__aeabi_dmul+0x86>
 80016f6:	0025      	movs	r5, r4
 80016f8:	4305      	orrs	r5, r0
 80016fa:	d04a      	beq.n	8001792 <__aeabi_dmul+0x37a>
 80016fc:	2c00      	cmp	r4, #0
 80016fe:	d100      	bne.n	8001702 <__aeabi_dmul+0x2ea>
 8001700:	e0b0      	b.n	8001864 <__aeabi_dmul+0x44c>
 8001702:	0020      	movs	r0, r4
 8001704:	f000 fd12 	bl	800212c <__clzsi2>
 8001708:	0001      	movs	r1, r0
 800170a:	0002      	movs	r2, r0
 800170c:	390b      	subs	r1, #11
 800170e:	231d      	movs	r3, #29
 8001710:	0010      	movs	r0, r2
 8001712:	1a5b      	subs	r3, r3, r1
 8001714:	0031      	movs	r1, r6
 8001716:	0035      	movs	r5, r6
 8001718:	3808      	subs	r0, #8
 800171a:	4084      	lsls	r4, r0
 800171c:	40d9      	lsrs	r1, r3
 800171e:	4085      	lsls	r5, r0
 8001720:	430c      	orrs	r4, r1
 8001722:	4826      	ldr	r0, [pc, #152]	; (80017bc <__aeabi_dmul+0x3a4>)
 8001724:	1a83      	subs	r3, r0, r2
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	2300      	movs	r3, #0
 800172a:	4699      	mov	r9, r3
 800172c:	469b      	mov	fp, r3
 800172e:	e697      	b.n	8001460 <__aeabi_dmul+0x48>
 8001730:	0005      	movs	r5, r0
 8001732:	4325      	orrs	r5, r4
 8001734:	d126      	bne.n	8001784 <__aeabi_dmul+0x36c>
 8001736:	2208      	movs	r2, #8
 8001738:	9300      	str	r3, [sp, #0]
 800173a:	2302      	movs	r3, #2
 800173c:	2400      	movs	r4, #0
 800173e:	4691      	mov	r9, r2
 8001740:	469b      	mov	fp, r3
 8001742:	e68d      	b.n	8001460 <__aeabi_dmul+0x48>
 8001744:	4652      	mov	r2, sl
 8001746:	9b00      	ldr	r3, [sp, #0]
 8001748:	4332      	orrs	r2, r6
 800174a:	d110      	bne.n	800176e <__aeabi_dmul+0x356>
 800174c:	4915      	ldr	r1, [pc, #84]	; (80017a4 <__aeabi_dmul+0x38c>)
 800174e:	2600      	movs	r6, #0
 8001750:	468c      	mov	ip, r1
 8001752:	4463      	add	r3, ip
 8001754:	4649      	mov	r1, r9
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	2302      	movs	r3, #2
 800175a:	4319      	orrs	r1, r3
 800175c:	4689      	mov	r9, r1
 800175e:	2002      	movs	r0, #2
 8001760:	e69d      	b.n	800149e <__aeabi_dmul+0x86>
 8001762:	465b      	mov	r3, fp
 8001764:	9701      	str	r7, [sp, #4]
 8001766:	2b02      	cmp	r3, #2
 8001768:	d000      	beq.n	800176c <__aeabi_dmul+0x354>
 800176a:	e6ad      	b.n	80014c8 <__aeabi_dmul+0xb0>
 800176c:	e6c3      	b.n	80014f6 <__aeabi_dmul+0xde>
 800176e:	4a0d      	ldr	r2, [pc, #52]	; (80017a4 <__aeabi_dmul+0x38c>)
 8001770:	2003      	movs	r0, #3
 8001772:	4694      	mov	ip, r2
 8001774:	4463      	add	r3, ip
 8001776:	464a      	mov	r2, r9
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	2303      	movs	r3, #3
 800177c:	431a      	orrs	r2, r3
 800177e:	4691      	mov	r9, r2
 8001780:	4652      	mov	r2, sl
 8001782:	e68c      	b.n	800149e <__aeabi_dmul+0x86>
 8001784:	220c      	movs	r2, #12
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	2303      	movs	r3, #3
 800178a:	0005      	movs	r5, r0
 800178c:	4691      	mov	r9, r2
 800178e:	469b      	mov	fp, r3
 8001790:	e666      	b.n	8001460 <__aeabi_dmul+0x48>
 8001792:	2304      	movs	r3, #4
 8001794:	4699      	mov	r9, r3
 8001796:	2300      	movs	r3, #0
 8001798:	9300      	str	r3, [sp, #0]
 800179a:	3301      	adds	r3, #1
 800179c:	2400      	movs	r4, #0
 800179e:	469b      	mov	fp, r3
 80017a0:	e65e      	b.n	8001460 <__aeabi_dmul+0x48>
 80017a2:	46c0      	nop			; (mov r8, r8)
 80017a4:	000007ff 	.word	0x000007ff
 80017a8:	fffffc01 	.word	0xfffffc01
 80017ac:	08007f28 	.word	0x08007f28
 80017b0:	000003ff 	.word	0x000003ff
 80017b4:	feffffff 	.word	0xfeffffff
 80017b8:	000007fe 	.word	0x000007fe
 80017bc:	fffffc0d 	.word	0xfffffc0d
 80017c0:	4649      	mov	r1, r9
 80017c2:	2301      	movs	r3, #1
 80017c4:	4319      	orrs	r1, r3
 80017c6:	4689      	mov	r9, r1
 80017c8:	2600      	movs	r6, #0
 80017ca:	2001      	movs	r0, #1
 80017cc:	e667      	b.n	800149e <__aeabi_dmul+0x86>
 80017ce:	2300      	movs	r3, #0
 80017d0:	2480      	movs	r4, #128	; 0x80
 80017d2:	2500      	movs	r5, #0
 80017d4:	4a43      	ldr	r2, [pc, #268]	; (80018e4 <__aeabi_dmul+0x4cc>)
 80017d6:	9301      	str	r3, [sp, #4]
 80017d8:	0324      	lsls	r4, r4, #12
 80017da:	e67e      	b.n	80014da <__aeabi_dmul+0xc2>
 80017dc:	2001      	movs	r0, #1
 80017de:	1a40      	subs	r0, r0, r1
 80017e0:	2838      	cmp	r0, #56	; 0x38
 80017e2:	dd00      	ble.n	80017e6 <__aeabi_dmul+0x3ce>
 80017e4:	e676      	b.n	80014d4 <__aeabi_dmul+0xbc>
 80017e6:	281f      	cmp	r0, #31
 80017e8:	dd5b      	ble.n	80018a2 <__aeabi_dmul+0x48a>
 80017ea:	221f      	movs	r2, #31
 80017ec:	0023      	movs	r3, r4
 80017ee:	4252      	negs	r2, r2
 80017f0:	1a51      	subs	r1, r2, r1
 80017f2:	40cb      	lsrs	r3, r1
 80017f4:	0019      	movs	r1, r3
 80017f6:	2820      	cmp	r0, #32
 80017f8:	d003      	beq.n	8001802 <__aeabi_dmul+0x3ea>
 80017fa:	4a3b      	ldr	r2, [pc, #236]	; (80018e8 <__aeabi_dmul+0x4d0>)
 80017fc:	4462      	add	r2, ip
 80017fe:	4094      	lsls	r4, r2
 8001800:	4325      	orrs	r5, r4
 8001802:	1e6a      	subs	r2, r5, #1
 8001804:	4195      	sbcs	r5, r2
 8001806:	002a      	movs	r2, r5
 8001808:	430a      	orrs	r2, r1
 800180a:	2107      	movs	r1, #7
 800180c:	000d      	movs	r5, r1
 800180e:	2400      	movs	r4, #0
 8001810:	4015      	ands	r5, r2
 8001812:	4211      	tst	r1, r2
 8001814:	d05b      	beq.n	80018ce <__aeabi_dmul+0x4b6>
 8001816:	210f      	movs	r1, #15
 8001818:	2400      	movs	r4, #0
 800181a:	4011      	ands	r1, r2
 800181c:	2904      	cmp	r1, #4
 800181e:	d053      	beq.n	80018c8 <__aeabi_dmul+0x4b0>
 8001820:	1d11      	adds	r1, r2, #4
 8001822:	4291      	cmp	r1, r2
 8001824:	4192      	sbcs	r2, r2
 8001826:	4252      	negs	r2, r2
 8001828:	18a4      	adds	r4, r4, r2
 800182a:	000a      	movs	r2, r1
 800182c:	0223      	lsls	r3, r4, #8
 800182e:	d54b      	bpl.n	80018c8 <__aeabi_dmul+0x4b0>
 8001830:	2201      	movs	r2, #1
 8001832:	2400      	movs	r4, #0
 8001834:	2500      	movs	r5, #0
 8001836:	e650      	b.n	80014da <__aeabi_dmul+0xc2>
 8001838:	2380      	movs	r3, #128	; 0x80
 800183a:	031b      	lsls	r3, r3, #12
 800183c:	421c      	tst	r4, r3
 800183e:	d009      	beq.n	8001854 <__aeabi_dmul+0x43c>
 8001840:	421e      	tst	r6, r3
 8001842:	d107      	bne.n	8001854 <__aeabi_dmul+0x43c>
 8001844:	4333      	orrs	r3, r6
 8001846:	031c      	lsls	r4, r3, #12
 8001848:	4643      	mov	r3, r8
 800184a:	0015      	movs	r5, r2
 800184c:	0b24      	lsrs	r4, r4, #12
 800184e:	4a25      	ldr	r2, [pc, #148]	; (80018e4 <__aeabi_dmul+0x4cc>)
 8001850:	9301      	str	r3, [sp, #4]
 8001852:	e642      	b.n	80014da <__aeabi_dmul+0xc2>
 8001854:	2280      	movs	r2, #128	; 0x80
 8001856:	0312      	lsls	r2, r2, #12
 8001858:	4314      	orrs	r4, r2
 800185a:	0324      	lsls	r4, r4, #12
 800185c:	4a21      	ldr	r2, [pc, #132]	; (80018e4 <__aeabi_dmul+0x4cc>)
 800185e:	0b24      	lsrs	r4, r4, #12
 8001860:	9701      	str	r7, [sp, #4]
 8001862:	e63a      	b.n	80014da <__aeabi_dmul+0xc2>
 8001864:	f000 fc62 	bl	800212c <__clzsi2>
 8001868:	0001      	movs	r1, r0
 800186a:	0002      	movs	r2, r0
 800186c:	3115      	adds	r1, #21
 800186e:	3220      	adds	r2, #32
 8001870:	291c      	cmp	r1, #28
 8001872:	dc00      	bgt.n	8001876 <__aeabi_dmul+0x45e>
 8001874:	e74b      	b.n	800170e <__aeabi_dmul+0x2f6>
 8001876:	0034      	movs	r4, r6
 8001878:	3808      	subs	r0, #8
 800187a:	2500      	movs	r5, #0
 800187c:	4084      	lsls	r4, r0
 800187e:	e750      	b.n	8001722 <__aeabi_dmul+0x30a>
 8001880:	f000 fc54 	bl	800212c <__clzsi2>
 8001884:	0003      	movs	r3, r0
 8001886:	001a      	movs	r2, r3
 8001888:	3215      	adds	r2, #21
 800188a:	3020      	adds	r0, #32
 800188c:	2a1c      	cmp	r2, #28
 800188e:	dc00      	bgt.n	8001892 <__aeabi_dmul+0x47a>
 8001890:	e71e      	b.n	80016d0 <__aeabi_dmul+0x2b8>
 8001892:	4656      	mov	r6, sl
 8001894:	3b08      	subs	r3, #8
 8001896:	2200      	movs	r2, #0
 8001898:	409e      	lsls	r6, r3
 800189a:	e723      	b.n	80016e4 <__aeabi_dmul+0x2cc>
 800189c:	9b00      	ldr	r3, [sp, #0]
 800189e:	469c      	mov	ip, r3
 80018a0:	e6e6      	b.n	8001670 <__aeabi_dmul+0x258>
 80018a2:	4912      	ldr	r1, [pc, #72]	; (80018ec <__aeabi_dmul+0x4d4>)
 80018a4:	0022      	movs	r2, r4
 80018a6:	4461      	add	r1, ip
 80018a8:	002e      	movs	r6, r5
 80018aa:	408d      	lsls	r5, r1
 80018ac:	408a      	lsls	r2, r1
 80018ae:	40c6      	lsrs	r6, r0
 80018b0:	1e69      	subs	r1, r5, #1
 80018b2:	418d      	sbcs	r5, r1
 80018b4:	4332      	orrs	r2, r6
 80018b6:	432a      	orrs	r2, r5
 80018b8:	40c4      	lsrs	r4, r0
 80018ba:	0753      	lsls	r3, r2, #29
 80018bc:	d0b6      	beq.n	800182c <__aeabi_dmul+0x414>
 80018be:	210f      	movs	r1, #15
 80018c0:	4011      	ands	r1, r2
 80018c2:	2904      	cmp	r1, #4
 80018c4:	d1ac      	bne.n	8001820 <__aeabi_dmul+0x408>
 80018c6:	e7b1      	b.n	800182c <__aeabi_dmul+0x414>
 80018c8:	0765      	lsls	r5, r4, #29
 80018ca:	0264      	lsls	r4, r4, #9
 80018cc:	0b24      	lsrs	r4, r4, #12
 80018ce:	08d2      	lsrs	r2, r2, #3
 80018d0:	4315      	orrs	r5, r2
 80018d2:	2200      	movs	r2, #0
 80018d4:	e601      	b.n	80014da <__aeabi_dmul+0xc2>
 80018d6:	2280      	movs	r2, #128	; 0x80
 80018d8:	0312      	lsls	r2, r2, #12
 80018da:	4314      	orrs	r4, r2
 80018dc:	0324      	lsls	r4, r4, #12
 80018de:	4a01      	ldr	r2, [pc, #4]	; (80018e4 <__aeabi_dmul+0x4cc>)
 80018e0:	0b24      	lsrs	r4, r4, #12
 80018e2:	e5fa      	b.n	80014da <__aeabi_dmul+0xc2>
 80018e4:	000007ff 	.word	0x000007ff
 80018e8:	0000043e 	.word	0x0000043e
 80018ec:	0000041e 	.word	0x0000041e

080018f0 <__aeabi_dsub>:
 80018f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018f2:	4657      	mov	r7, sl
 80018f4:	464e      	mov	r6, r9
 80018f6:	4645      	mov	r5, r8
 80018f8:	46de      	mov	lr, fp
 80018fa:	b5e0      	push	{r5, r6, r7, lr}
 80018fc:	001e      	movs	r6, r3
 80018fe:	0017      	movs	r7, r2
 8001900:	004a      	lsls	r2, r1, #1
 8001902:	030b      	lsls	r3, r1, #12
 8001904:	0d52      	lsrs	r2, r2, #21
 8001906:	0a5b      	lsrs	r3, r3, #9
 8001908:	4690      	mov	r8, r2
 800190a:	0f42      	lsrs	r2, r0, #29
 800190c:	431a      	orrs	r2, r3
 800190e:	0fcd      	lsrs	r5, r1, #31
 8001910:	4ccd      	ldr	r4, [pc, #820]	; (8001c48 <__aeabi_dsub+0x358>)
 8001912:	0331      	lsls	r1, r6, #12
 8001914:	00c3      	lsls	r3, r0, #3
 8001916:	4694      	mov	ip, r2
 8001918:	0070      	lsls	r0, r6, #1
 800191a:	0f7a      	lsrs	r2, r7, #29
 800191c:	0a49      	lsrs	r1, r1, #9
 800191e:	00ff      	lsls	r7, r7, #3
 8001920:	469a      	mov	sl, r3
 8001922:	46b9      	mov	r9, r7
 8001924:	0d40      	lsrs	r0, r0, #21
 8001926:	0ff6      	lsrs	r6, r6, #31
 8001928:	4311      	orrs	r1, r2
 800192a:	42a0      	cmp	r0, r4
 800192c:	d100      	bne.n	8001930 <__aeabi_dsub+0x40>
 800192e:	e0b1      	b.n	8001a94 <__aeabi_dsub+0x1a4>
 8001930:	2201      	movs	r2, #1
 8001932:	4056      	eors	r6, r2
 8001934:	46b3      	mov	fp, r6
 8001936:	42b5      	cmp	r5, r6
 8001938:	d100      	bne.n	800193c <__aeabi_dsub+0x4c>
 800193a:	e088      	b.n	8001a4e <__aeabi_dsub+0x15e>
 800193c:	4642      	mov	r2, r8
 800193e:	1a12      	subs	r2, r2, r0
 8001940:	2a00      	cmp	r2, #0
 8001942:	dc00      	bgt.n	8001946 <__aeabi_dsub+0x56>
 8001944:	e0ae      	b.n	8001aa4 <__aeabi_dsub+0x1b4>
 8001946:	2800      	cmp	r0, #0
 8001948:	d100      	bne.n	800194c <__aeabi_dsub+0x5c>
 800194a:	e0c1      	b.n	8001ad0 <__aeabi_dsub+0x1e0>
 800194c:	48be      	ldr	r0, [pc, #760]	; (8001c48 <__aeabi_dsub+0x358>)
 800194e:	4580      	cmp	r8, r0
 8001950:	d100      	bne.n	8001954 <__aeabi_dsub+0x64>
 8001952:	e151      	b.n	8001bf8 <__aeabi_dsub+0x308>
 8001954:	2080      	movs	r0, #128	; 0x80
 8001956:	0400      	lsls	r0, r0, #16
 8001958:	4301      	orrs	r1, r0
 800195a:	2a38      	cmp	r2, #56	; 0x38
 800195c:	dd00      	ble.n	8001960 <__aeabi_dsub+0x70>
 800195e:	e17b      	b.n	8001c58 <__aeabi_dsub+0x368>
 8001960:	2a1f      	cmp	r2, #31
 8001962:	dd00      	ble.n	8001966 <__aeabi_dsub+0x76>
 8001964:	e1ee      	b.n	8001d44 <__aeabi_dsub+0x454>
 8001966:	2020      	movs	r0, #32
 8001968:	003e      	movs	r6, r7
 800196a:	1a80      	subs	r0, r0, r2
 800196c:	000c      	movs	r4, r1
 800196e:	40d6      	lsrs	r6, r2
 8001970:	40d1      	lsrs	r1, r2
 8001972:	4087      	lsls	r7, r0
 8001974:	4662      	mov	r2, ip
 8001976:	4084      	lsls	r4, r0
 8001978:	1a52      	subs	r2, r2, r1
 800197a:	1e78      	subs	r0, r7, #1
 800197c:	4187      	sbcs	r7, r0
 800197e:	4694      	mov	ip, r2
 8001980:	4334      	orrs	r4, r6
 8001982:	4327      	orrs	r7, r4
 8001984:	1bdc      	subs	r4, r3, r7
 8001986:	42a3      	cmp	r3, r4
 8001988:	419b      	sbcs	r3, r3
 800198a:	4662      	mov	r2, ip
 800198c:	425b      	negs	r3, r3
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	4699      	mov	r9, r3
 8001992:	464b      	mov	r3, r9
 8001994:	021b      	lsls	r3, r3, #8
 8001996:	d400      	bmi.n	800199a <__aeabi_dsub+0xaa>
 8001998:	e118      	b.n	8001bcc <__aeabi_dsub+0x2dc>
 800199a:	464b      	mov	r3, r9
 800199c:	0258      	lsls	r0, r3, #9
 800199e:	0a43      	lsrs	r3, r0, #9
 80019a0:	4699      	mov	r9, r3
 80019a2:	464b      	mov	r3, r9
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d100      	bne.n	80019aa <__aeabi_dsub+0xba>
 80019a8:	e137      	b.n	8001c1a <__aeabi_dsub+0x32a>
 80019aa:	4648      	mov	r0, r9
 80019ac:	f000 fbbe 	bl	800212c <__clzsi2>
 80019b0:	0001      	movs	r1, r0
 80019b2:	3908      	subs	r1, #8
 80019b4:	2320      	movs	r3, #32
 80019b6:	0022      	movs	r2, r4
 80019b8:	4648      	mov	r0, r9
 80019ba:	1a5b      	subs	r3, r3, r1
 80019bc:	40da      	lsrs	r2, r3
 80019be:	4088      	lsls	r0, r1
 80019c0:	408c      	lsls	r4, r1
 80019c2:	4643      	mov	r3, r8
 80019c4:	4310      	orrs	r0, r2
 80019c6:	4588      	cmp	r8, r1
 80019c8:	dd00      	ble.n	80019cc <__aeabi_dsub+0xdc>
 80019ca:	e136      	b.n	8001c3a <__aeabi_dsub+0x34a>
 80019cc:	1ac9      	subs	r1, r1, r3
 80019ce:	1c4b      	adds	r3, r1, #1
 80019d0:	2b1f      	cmp	r3, #31
 80019d2:	dd00      	ble.n	80019d6 <__aeabi_dsub+0xe6>
 80019d4:	e0ea      	b.n	8001bac <__aeabi_dsub+0x2bc>
 80019d6:	2220      	movs	r2, #32
 80019d8:	0026      	movs	r6, r4
 80019da:	1ad2      	subs	r2, r2, r3
 80019dc:	0001      	movs	r1, r0
 80019de:	4094      	lsls	r4, r2
 80019e0:	40de      	lsrs	r6, r3
 80019e2:	40d8      	lsrs	r0, r3
 80019e4:	2300      	movs	r3, #0
 80019e6:	4091      	lsls	r1, r2
 80019e8:	1e62      	subs	r2, r4, #1
 80019ea:	4194      	sbcs	r4, r2
 80019ec:	4681      	mov	r9, r0
 80019ee:	4698      	mov	r8, r3
 80019f0:	4331      	orrs	r1, r6
 80019f2:	430c      	orrs	r4, r1
 80019f4:	0763      	lsls	r3, r4, #29
 80019f6:	d009      	beq.n	8001a0c <__aeabi_dsub+0x11c>
 80019f8:	230f      	movs	r3, #15
 80019fa:	4023      	ands	r3, r4
 80019fc:	2b04      	cmp	r3, #4
 80019fe:	d005      	beq.n	8001a0c <__aeabi_dsub+0x11c>
 8001a00:	1d23      	adds	r3, r4, #4
 8001a02:	42a3      	cmp	r3, r4
 8001a04:	41a4      	sbcs	r4, r4
 8001a06:	4264      	negs	r4, r4
 8001a08:	44a1      	add	r9, r4
 8001a0a:	001c      	movs	r4, r3
 8001a0c:	464b      	mov	r3, r9
 8001a0e:	021b      	lsls	r3, r3, #8
 8001a10:	d400      	bmi.n	8001a14 <__aeabi_dsub+0x124>
 8001a12:	e0de      	b.n	8001bd2 <__aeabi_dsub+0x2e2>
 8001a14:	4641      	mov	r1, r8
 8001a16:	4b8c      	ldr	r3, [pc, #560]	; (8001c48 <__aeabi_dsub+0x358>)
 8001a18:	3101      	adds	r1, #1
 8001a1a:	4299      	cmp	r1, r3
 8001a1c:	d100      	bne.n	8001a20 <__aeabi_dsub+0x130>
 8001a1e:	e0e7      	b.n	8001bf0 <__aeabi_dsub+0x300>
 8001a20:	464b      	mov	r3, r9
 8001a22:	488a      	ldr	r0, [pc, #552]	; (8001c4c <__aeabi_dsub+0x35c>)
 8001a24:	08e4      	lsrs	r4, r4, #3
 8001a26:	4003      	ands	r3, r0
 8001a28:	0018      	movs	r0, r3
 8001a2a:	0549      	lsls	r1, r1, #21
 8001a2c:	075b      	lsls	r3, r3, #29
 8001a2e:	0240      	lsls	r0, r0, #9
 8001a30:	4323      	orrs	r3, r4
 8001a32:	0d4a      	lsrs	r2, r1, #21
 8001a34:	0b04      	lsrs	r4, r0, #12
 8001a36:	0512      	lsls	r2, r2, #20
 8001a38:	07ed      	lsls	r5, r5, #31
 8001a3a:	4322      	orrs	r2, r4
 8001a3c:	432a      	orrs	r2, r5
 8001a3e:	0018      	movs	r0, r3
 8001a40:	0011      	movs	r1, r2
 8001a42:	bcf0      	pop	{r4, r5, r6, r7}
 8001a44:	46bb      	mov	fp, r7
 8001a46:	46b2      	mov	sl, r6
 8001a48:	46a9      	mov	r9, r5
 8001a4a:	46a0      	mov	r8, r4
 8001a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a4e:	4642      	mov	r2, r8
 8001a50:	1a12      	subs	r2, r2, r0
 8001a52:	2a00      	cmp	r2, #0
 8001a54:	dd52      	ble.n	8001afc <__aeabi_dsub+0x20c>
 8001a56:	2800      	cmp	r0, #0
 8001a58:	d100      	bne.n	8001a5c <__aeabi_dsub+0x16c>
 8001a5a:	e09c      	b.n	8001b96 <__aeabi_dsub+0x2a6>
 8001a5c:	45a0      	cmp	r8, r4
 8001a5e:	d100      	bne.n	8001a62 <__aeabi_dsub+0x172>
 8001a60:	e0ca      	b.n	8001bf8 <__aeabi_dsub+0x308>
 8001a62:	2080      	movs	r0, #128	; 0x80
 8001a64:	0400      	lsls	r0, r0, #16
 8001a66:	4301      	orrs	r1, r0
 8001a68:	2a38      	cmp	r2, #56	; 0x38
 8001a6a:	dd00      	ble.n	8001a6e <__aeabi_dsub+0x17e>
 8001a6c:	e149      	b.n	8001d02 <__aeabi_dsub+0x412>
 8001a6e:	2a1f      	cmp	r2, #31
 8001a70:	dc00      	bgt.n	8001a74 <__aeabi_dsub+0x184>
 8001a72:	e197      	b.n	8001da4 <__aeabi_dsub+0x4b4>
 8001a74:	0010      	movs	r0, r2
 8001a76:	000e      	movs	r6, r1
 8001a78:	3820      	subs	r0, #32
 8001a7a:	40c6      	lsrs	r6, r0
 8001a7c:	2a20      	cmp	r2, #32
 8001a7e:	d004      	beq.n	8001a8a <__aeabi_dsub+0x19a>
 8001a80:	2040      	movs	r0, #64	; 0x40
 8001a82:	1a82      	subs	r2, r0, r2
 8001a84:	4091      	lsls	r1, r2
 8001a86:	430f      	orrs	r7, r1
 8001a88:	46b9      	mov	r9, r7
 8001a8a:	464c      	mov	r4, r9
 8001a8c:	1e62      	subs	r2, r4, #1
 8001a8e:	4194      	sbcs	r4, r2
 8001a90:	4334      	orrs	r4, r6
 8001a92:	e13a      	b.n	8001d0a <__aeabi_dsub+0x41a>
 8001a94:	000a      	movs	r2, r1
 8001a96:	433a      	orrs	r2, r7
 8001a98:	d028      	beq.n	8001aec <__aeabi_dsub+0x1fc>
 8001a9a:	46b3      	mov	fp, r6
 8001a9c:	42b5      	cmp	r5, r6
 8001a9e:	d02b      	beq.n	8001af8 <__aeabi_dsub+0x208>
 8001aa0:	4a6b      	ldr	r2, [pc, #428]	; (8001c50 <__aeabi_dsub+0x360>)
 8001aa2:	4442      	add	r2, r8
 8001aa4:	2a00      	cmp	r2, #0
 8001aa6:	d05d      	beq.n	8001b64 <__aeabi_dsub+0x274>
 8001aa8:	4642      	mov	r2, r8
 8001aaa:	4644      	mov	r4, r8
 8001aac:	1a82      	subs	r2, r0, r2
 8001aae:	2c00      	cmp	r4, #0
 8001ab0:	d000      	beq.n	8001ab4 <__aeabi_dsub+0x1c4>
 8001ab2:	e0f5      	b.n	8001ca0 <__aeabi_dsub+0x3b0>
 8001ab4:	4665      	mov	r5, ip
 8001ab6:	431d      	orrs	r5, r3
 8001ab8:	d100      	bne.n	8001abc <__aeabi_dsub+0x1cc>
 8001aba:	e19c      	b.n	8001df6 <__aeabi_dsub+0x506>
 8001abc:	1e55      	subs	r5, r2, #1
 8001abe:	2a01      	cmp	r2, #1
 8001ac0:	d100      	bne.n	8001ac4 <__aeabi_dsub+0x1d4>
 8001ac2:	e1fb      	b.n	8001ebc <__aeabi_dsub+0x5cc>
 8001ac4:	4c60      	ldr	r4, [pc, #384]	; (8001c48 <__aeabi_dsub+0x358>)
 8001ac6:	42a2      	cmp	r2, r4
 8001ac8:	d100      	bne.n	8001acc <__aeabi_dsub+0x1dc>
 8001aca:	e1bd      	b.n	8001e48 <__aeabi_dsub+0x558>
 8001acc:	002a      	movs	r2, r5
 8001ace:	e0f0      	b.n	8001cb2 <__aeabi_dsub+0x3c2>
 8001ad0:	0008      	movs	r0, r1
 8001ad2:	4338      	orrs	r0, r7
 8001ad4:	d100      	bne.n	8001ad8 <__aeabi_dsub+0x1e8>
 8001ad6:	e0c3      	b.n	8001c60 <__aeabi_dsub+0x370>
 8001ad8:	1e50      	subs	r0, r2, #1
 8001ada:	2a01      	cmp	r2, #1
 8001adc:	d100      	bne.n	8001ae0 <__aeabi_dsub+0x1f0>
 8001ade:	e1a8      	b.n	8001e32 <__aeabi_dsub+0x542>
 8001ae0:	4c59      	ldr	r4, [pc, #356]	; (8001c48 <__aeabi_dsub+0x358>)
 8001ae2:	42a2      	cmp	r2, r4
 8001ae4:	d100      	bne.n	8001ae8 <__aeabi_dsub+0x1f8>
 8001ae6:	e087      	b.n	8001bf8 <__aeabi_dsub+0x308>
 8001ae8:	0002      	movs	r2, r0
 8001aea:	e736      	b.n	800195a <__aeabi_dsub+0x6a>
 8001aec:	2201      	movs	r2, #1
 8001aee:	4056      	eors	r6, r2
 8001af0:	46b3      	mov	fp, r6
 8001af2:	42b5      	cmp	r5, r6
 8001af4:	d000      	beq.n	8001af8 <__aeabi_dsub+0x208>
 8001af6:	e721      	b.n	800193c <__aeabi_dsub+0x4c>
 8001af8:	4a55      	ldr	r2, [pc, #340]	; (8001c50 <__aeabi_dsub+0x360>)
 8001afa:	4442      	add	r2, r8
 8001afc:	2a00      	cmp	r2, #0
 8001afe:	d100      	bne.n	8001b02 <__aeabi_dsub+0x212>
 8001b00:	e0b5      	b.n	8001c6e <__aeabi_dsub+0x37e>
 8001b02:	4642      	mov	r2, r8
 8001b04:	4644      	mov	r4, r8
 8001b06:	1a82      	subs	r2, r0, r2
 8001b08:	2c00      	cmp	r4, #0
 8001b0a:	d100      	bne.n	8001b0e <__aeabi_dsub+0x21e>
 8001b0c:	e138      	b.n	8001d80 <__aeabi_dsub+0x490>
 8001b0e:	4e4e      	ldr	r6, [pc, #312]	; (8001c48 <__aeabi_dsub+0x358>)
 8001b10:	42b0      	cmp	r0, r6
 8001b12:	d100      	bne.n	8001b16 <__aeabi_dsub+0x226>
 8001b14:	e1de      	b.n	8001ed4 <__aeabi_dsub+0x5e4>
 8001b16:	2680      	movs	r6, #128	; 0x80
 8001b18:	4664      	mov	r4, ip
 8001b1a:	0436      	lsls	r6, r6, #16
 8001b1c:	4334      	orrs	r4, r6
 8001b1e:	46a4      	mov	ip, r4
 8001b20:	2a38      	cmp	r2, #56	; 0x38
 8001b22:	dd00      	ble.n	8001b26 <__aeabi_dsub+0x236>
 8001b24:	e196      	b.n	8001e54 <__aeabi_dsub+0x564>
 8001b26:	2a1f      	cmp	r2, #31
 8001b28:	dd00      	ble.n	8001b2c <__aeabi_dsub+0x23c>
 8001b2a:	e224      	b.n	8001f76 <__aeabi_dsub+0x686>
 8001b2c:	2620      	movs	r6, #32
 8001b2e:	1ab4      	subs	r4, r6, r2
 8001b30:	46a2      	mov	sl, r4
 8001b32:	4664      	mov	r4, ip
 8001b34:	4656      	mov	r6, sl
 8001b36:	40b4      	lsls	r4, r6
 8001b38:	46a1      	mov	r9, r4
 8001b3a:	001c      	movs	r4, r3
 8001b3c:	464e      	mov	r6, r9
 8001b3e:	40d4      	lsrs	r4, r2
 8001b40:	4326      	orrs	r6, r4
 8001b42:	0034      	movs	r4, r6
 8001b44:	4656      	mov	r6, sl
 8001b46:	40b3      	lsls	r3, r6
 8001b48:	1e5e      	subs	r6, r3, #1
 8001b4a:	41b3      	sbcs	r3, r6
 8001b4c:	431c      	orrs	r4, r3
 8001b4e:	4663      	mov	r3, ip
 8001b50:	40d3      	lsrs	r3, r2
 8001b52:	18c9      	adds	r1, r1, r3
 8001b54:	19e4      	adds	r4, r4, r7
 8001b56:	42bc      	cmp	r4, r7
 8001b58:	41bf      	sbcs	r7, r7
 8001b5a:	427f      	negs	r7, r7
 8001b5c:	46b9      	mov	r9, r7
 8001b5e:	4680      	mov	r8, r0
 8001b60:	4489      	add	r9, r1
 8001b62:	e0d8      	b.n	8001d16 <__aeabi_dsub+0x426>
 8001b64:	4640      	mov	r0, r8
 8001b66:	4c3b      	ldr	r4, [pc, #236]	; (8001c54 <__aeabi_dsub+0x364>)
 8001b68:	3001      	adds	r0, #1
 8001b6a:	4220      	tst	r0, r4
 8001b6c:	d000      	beq.n	8001b70 <__aeabi_dsub+0x280>
 8001b6e:	e0b4      	b.n	8001cda <__aeabi_dsub+0x3ea>
 8001b70:	4640      	mov	r0, r8
 8001b72:	2800      	cmp	r0, #0
 8001b74:	d000      	beq.n	8001b78 <__aeabi_dsub+0x288>
 8001b76:	e144      	b.n	8001e02 <__aeabi_dsub+0x512>
 8001b78:	4660      	mov	r0, ip
 8001b7a:	4318      	orrs	r0, r3
 8001b7c:	d100      	bne.n	8001b80 <__aeabi_dsub+0x290>
 8001b7e:	e190      	b.n	8001ea2 <__aeabi_dsub+0x5b2>
 8001b80:	0008      	movs	r0, r1
 8001b82:	4338      	orrs	r0, r7
 8001b84:	d000      	beq.n	8001b88 <__aeabi_dsub+0x298>
 8001b86:	e1aa      	b.n	8001ede <__aeabi_dsub+0x5ee>
 8001b88:	4661      	mov	r1, ip
 8001b8a:	08db      	lsrs	r3, r3, #3
 8001b8c:	0749      	lsls	r1, r1, #29
 8001b8e:	430b      	orrs	r3, r1
 8001b90:	4661      	mov	r1, ip
 8001b92:	08cc      	lsrs	r4, r1, #3
 8001b94:	e027      	b.n	8001be6 <__aeabi_dsub+0x2f6>
 8001b96:	0008      	movs	r0, r1
 8001b98:	4338      	orrs	r0, r7
 8001b9a:	d061      	beq.n	8001c60 <__aeabi_dsub+0x370>
 8001b9c:	1e50      	subs	r0, r2, #1
 8001b9e:	2a01      	cmp	r2, #1
 8001ba0:	d100      	bne.n	8001ba4 <__aeabi_dsub+0x2b4>
 8001ba2:	e139      	b.n	8001e18 <__aeabi_dsub+0x528>
 8001ba4:	42a2      	cmp	r2, r4
 8001ba6:	d027      	beq.n	8001bf8 <__aeabi_dsub+0x308>
 8001ba8:	0002      	movs	r2, r0
 8001baa:	e75d      	b.n	8001a68 <__aeabi_dsub+0x178>
 8001bac:	0002      	movs	r2, r0
 8001bae:	391f      	subs	r1, #31
 8001bb0:	40ca      	lsrs	r2, r1
 8001bb2:	0011      	movs	r1, r2
 8001bb4:	2b20      	cmp	r3, #32
 8001bb6:	d003      	beq.n	8001bc0 <__aeabi_dsub+0x2d0>
 8001bb8:	2240      	movs	r2, #64	; 0x40
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	4098      	lsls	r0, r3
 8001bbe:	4304      	orrs	r4, r0
 8001bc0:	1e63      	subs	r3, r4, #1
 8001bc2:	419c      	sbcs	r4, r3
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	4699      	mov	r9, r3
 8001bc8:	4698      	mov	r8, r3
 8001bca:	430c      	orrs	r4, r1
 8001bcc:	0763      	lsls	r3, r4, #29
 8001bce:	d000      	beq.n	8001bd2 <__aeabi_dsub+0x2e2>
 8001bd0:	e712      	b.n	80019f8 <__aeabi_dsub+0x108>
 8001bd2:	464b      	mov	r3, r9
 8001bd4:	464a      	mov	r2, r9
 8001bd6:	08e4      	lsrs	r4, r4, #3
 8001bd8:	075b      	lsls	r3, r3, #29
 8001bda:	4323      	orrs	r3, r4
 8001bdc:	08d4      	lsrs	r4, r2, #3
 8001bde:	4642      	mov	r2, r8
 8001be0:	4919      	ldr	r1, [pc, #100]	; (8001c48 <__aeabi_dsub+0x358>)
 8001be2:	428a      	cmp	r2, r1
 8001be4:	d00e      	beq.n	8001c04 <__aeabi_dsub+0x314>
 8001be6:	0324      	lsls	r4, r4, #12
 8001be8:	0552      	lsls	r2, r2, #21
 8001bea:	0b24      	lsrs	r4, r4, #12
 8001bec:	0d52      	lsrs	r2, r2, #21
 8001bee:	e722      	b.n	8001a36 <__aeabi_dsub+0x146>
 8001bf0:	000a      	movs	r2, r1
 8001bf2:	2400      	movs	r4, #0
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	e71e      	b.n	8001a36 <__aeabi_dsub+0x146>
 8001bf8:	08db      	lsrs	r3, r3, #3
 8001bfa:	4662      	mov	r2, ip
 8001bfc:	0752      	lsls	r2, r2, #29
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	4662      	mov	r2, ip
 8001c02:	08d4      	lsrs	r4, r2, #3
 8001c04:	001a      	movs	r2, r3
 8001c06:	4322      	orrs	r2, r4
 8001c08:	d100      	bne.n	8001c0c <__aeabi_dsub+0x31c>
 8001c0a:	e1fc      	b.n	8002006 <__aeabi_dsub+0x716>
 8001c0c:	2280      	movs	r2, #128	; 0x80
 8001c0e:	0312      	lsls	r2, r2, #12
 8001c10:	4314      	orrs	r4, r2
 8001c12:	0324      	lsls	r4, r4, #12
 8001c14:	4a0c      	ldr	r2, [pc, #48]	; (8001c48 <__aeabi_dsub+0x358>)
 8001c16:	0b24      	lsrs	r4, r4, #12
 8001c18:	e70d      	b.n	8001a36 <__aeabi_dsub+0x146>
 8001c1a:	0020      	movs	r0, r4
 8001c1c:	f000 fa86 	bl	800212c <__clzsi2>
 8001c20:	0001      	movs	r1, r0
 8001c22:	3118      	adds	r1, #24
 8001c24:	291f      	cmp	r1, #31
 8001c26:	dc00      	bgt.n	8001c2a <__aeabi_dsub+0x33a>
 8001c28:	e6c4      	b.n	80019b4 <__aeabi_dsub+0xc4>
 8001c2a:	3808      	subs	r0, #8
 8001c2c:	4084      	lsls	r4, r0
 8001c2e:	4643      	mov	r3, r8
 8001c30:	0020      	movs	r0, r4
 8001c32:	2400      	movs	r4, #0
 8001c34:	4588      	cmp	r8, r1
 8001c36:	dc00      	bgt.n	8001c3a <__aeabi_dsub+0x34a>
 8001c38:	e6c8      	b.n	80019cc <__aeabi_dsub+0xdc>
 8001c3a:	4a04      	ldr	r2, [pc, #16]	; (8001c4c <__aeabi_dsub+0x35c>)
 8001c3c:	1a5b      	subs	r3, r3, r1
 8001c3e:	4010      	ands	r0, r2
 8001c40:	4698      	mov	r8, r3
 8001c42:	4681      	mov	r9, r0
 8001c44:	e6d6      	b.n	80019f4 <__aeabi_dsub+0x104>
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	000007ff 	.word	0x000007ff
 8001c4c:	ff7fffff 	.word	0xff7fffff
 8001c50:	fffff801 	.word	0xfffff801
 8001c54:	000007fe 	.word	0x000007fe
 8001c58:	430f      	orrs	r7, r1
 8001c5a:	1e7a      	subs	r2, r7, #1
 8001c5c:	4197      	sbcs	r7, r2
 8001c5e:	e691      	b.n	8001984 <__aeabi_dsub+0x94>
 8001c60:	4661      	mov	r1, ip
 8001c62:	08db      	lsrs	r3, r3, #3
 8001c64:	0749      	lsls	r1, r1, #29
 8001c66:	430b      	orrs	r3, r1
 8001c68:	4661      	mov	r1, ip
 8001c6a:	08cc      	lsrs	r4, r1, #3
 8001c6c:	e7b8      	b.n	8001be0 <__aeabi_dsub+0x2f0>
 8001c6e:	4640      	mov	r0, r8
 8001c70:	4cd3      	ldr	r4, [pc, #844]	; (8001fc0 <__aeabi_dsub+0x6d0>)
 8001c72:	3001      	adds	r0, #1
 8001c74:	4220      	tst	r0, r4
 8001c76:	d000      	beq.n	8001c7a <__aeabi_dsub+0x38a>
 8001c78:	e0a2      	b.n	8001dc0 <__aeabi_dsub+0x4d0>
 8001c7a:	4640      	mov	r0, r8
 8001c7c:	2800      	cmp	r0, #0
 8001c7e:	d000      	beq.n	8001c82 <__aeabi_dsub+0x392>
 8001c80:	e101      	b.n	8001e86 <__aeabi_dsub+0x596>
 8001c82:	4660      	mov	r0, ip
 8001c84:	4318      	orrs	r0, r3
 8001c86:	d100      	bne.n	8001c8a <__aeabi_dsub+0x39a>
 8001c88:	e15e      	b.n	8001f48 <__aeabi_dsub+0x658>
 8001c8a:	0008      	movs	r0, r1
 8001c8c:	4338      	orrs	r0, r7
 8001c8e:	d000      	beq.n	8001c92 <__aeabi_dsub+0x3a2>
 8001c90:	e15f      	b.n	8001f52 <__aeabi_dsub+0x662>
 8001c92:	4661      	mov	r1, ip
 8001c94:	08db      	lsrs	r3, r3, #3
 8001c96:	0749      	lsls	r1, r1, #29
 8001c98:	430b      	orrs	r3, r1
 8001c9a:	4661      	mov	r1, ip
 8001c9c:	08cc      	lsrs	r4, r1, #3
 8001c9e:	e7a2      	b.n	8001be6 <__aeabi_dsub+0x2f6>
 8001ca0:	4dc8      	ldr	r5, [pc, #800]	; (8001fc4 <__aeabi_dsub+0x6d4>)
 8001ca2:	42a8      	cmp	r0, r5
 8001ca4:	d100      	bne.n	8001ca8 <__aeabi_dsub+0x3b8>
 8001ca6:	e0cf      	b.n	8001e48 <__aeabi_dsub+0x558>
 8001ca8:	2580      	movs	r5, #128	; 0x80
 8001caa:	4664      	mov	r4, ip
 8001cac:	042d      	lsls	r5, r5, #16
 8001cae:	432c      	orrs	r4, r5
 8001cb0:	46a4      	mov	ip, r4
 8001cb2:	2a38      	cmp	r2, #56	; 0x38
 8001cb4:	dc56      	bgt.n	8001d64 <__aeabi_dsub+0x474>
 8001cb6:	2a1f      	cmp	r2, #31
 8001cb8:	dd00      	ble.n	8001cbc <__aeabi_dsub+0x3cc>
 8001cba:	e0d1      	b.n	8001e60 <__aeabi_dsub+0x570>
 8001cbc:	2520      	movs	r5, #32
 8001cbe:	001e      	movs	r6, r3
 8001cc0:	1aad      	subs	r5, r5, r2
 8001cc2:	4664      	mov	r4, ip
 8001cc4:	40ab      	lsls	r3, r5
 8001cc6:	40ac      	lsls	r4, r5
 8001cc8:	40d6      	lsrs	r6, r2
 8001cca:	1e5d      	subs	r5, r3, #1
 8001ccc:	41ab      	sbcs	r3, r5
 8001cce:	4334      	orrs	r4, r6
 8001cd0:	4323      	orrs	r3, r4
 8001cd2:	4664      	mov	r4, ip
 8001cd4:	40d4      	lsrs	r4, r2
 8001cd6:	1b09      	subs	r1, r1, r4
 8001cd8:	e049      	b.n	8001d6e <__aeabi_dsub+0x47e>
 8001cda:	4660      	mov	r0, ip
 8001cdc:	1bdc      	subs	r4, r3, r7
 8001cde:	1a46      	subs	r6, r0, r1
 8001ce0:	42a3      	cmp	r3, r4
 8001ce2:	4180      	sbcs	r0, r0
 8001ce4:	4240      	negs	r0, r0
 8001ce6:	4681      	mov	r9, r0
 8001ce8:	0030      	movs	r0, r6
 8001cea:	464e      	mov	r6, r9
 8001cec:	1b80      	subs	r0, r0, r6
 8001cee:	4681      	mov	r9, r0
 8001cf0:	0200      	lsls	r0, r0, #8
 8001cf2:	d476      	bmi.n	8001de2 <__aeabi_dsub+0x4f2>
 8001cf4:	464b      	mov	r3, r9
 8001cf6:	4323      	orrs	r3, r4
 8001cf8:	d000      	beq.n	8001cfc <__aeabi_dsub+0x40c>
 8001cfa:	e652      	b.n	80019a2 <__aeabi_dsub+0xb2>
 8001cfc:	2400      	movs	r4, #0
 8001cfe:	2500      	movs	r5, #0
 8001d00:	e771      	b.n	8001be6 <__aeabi_dsub+0x2f6>
 8001d02:	4339      	orrs	r1, r7
 8001d04:	000c      	movs	r4, r1
 8001d06:	1e62      	subs	r2, r4, #1
 8001d08:	4194      	sbcs	r4, r2
 8001d0a:	18e4      	adds	r4, r4, r3
 8001d0c:	429c      	cmp	r4, r3
 8001d0e:	419b      	sbcs	r3, r3
 8001d10:	425b      	negs	r3, r3
 8001d12:	4463      	add	r3, ip
 8001d14:	4699      	mov	r9, r3
 8001d16:	464b      	mov	r3, r9
 8001d18:	021b      	lsls	r3, r3, #8
 8001d1a:	d400      	bmi.n	8001d1e <__aeabi_dsub+0x42e>
 8001d1c:	e756      	b.n	8001bcc <__aeabi_dsub+0x2dc>
 8001d1e:	2301      	movs	r3, #1
 8001d20:	469c      	mov	ip, r3
 8001d22:	4ba8      	ldr	r3, [pc, #672]	; (8001fc4 <__aeabi_dsub+0x6d4>)
 8001d24:	44e0      	add	r8, ip
 8001d26:	4598      	cmp	r8, r3
 8001d28:	d038      	beq.n	8001d9c <__aeabi_dsub+0x4ac>
 8001d2a:	464b      	mov	r3, r9
 8001d2c:	48a6      	ldr	r0, [pc, #664]	; (8001fc8 <__aeabi_dsub+0x6d8>)
 8001d2e:	2201      	movs	r2, #1
 8001d30:	4003      	ands	r3, r0
 8001d32:	0018      	movs	r0, r3
 8001d34:	0863      	lsrs	r3, r4, #1
 8001d36:	4014      	ands	r4, r2
 8001d38:	431c      	orrs	r4, r3
 8001d3a:	07c3      	lsls	r3, r0, #31
 8001d3c:	431c      	orrs	r4, r3
 8001d3e:	0843      	lsrs	r3, r0, #1
 8001d40:	4699      	mov	r9, r3
 8001d42:	e657      	b.n	80019f4 <__aeabi_dsub+0x104>
 8001d44:	0010      	movs	r0, r2
 8001d46:	000e      	movs	r6, r1
 8001d48:	3820      	subs	r0, #32
 8001d4a:	40c6      	lsrs	r6, r0
 8001d4c:	2a20      	cmp	r2, #32
 8001d4e:	d004      	beq.n	8001d5a <__aeabi_dsub+0x46a>
 8001d50:	2040      	movs	r0, #64	; 0x40
 8001d52:	1a82      	subs	r2, r0, r2
 8001d54:	4091      	lsls	r1, r2
 8001d56:	430f      	orrs	r7, r1
 8001d58:	46b9      	mov	r9, r7
 8001d5a:	464f      	mov	r7, r9
 8001d5c:	1e7a      	subs	r2, r7, #1
 8001d5e:	4197      	sbcs	r7, r2
 8001d60:	4337      	orrs	r7, r6
 8001d62:	e60f      	b.n	8001984 <__aeabi_dsub+0x94>
 8001d64:	4662      	mov	r2, ip
 8001d66:	431a      	orrs	r2, r3
 8001d68:	0013      	movs	r3, r2
 8001d6a:	1e5a      	subs	r2, r3, #1
 8001d6c:	4193      	sbcs	r3, r2
 8001d6e:	1afc      	subs	r4, r7, r3
 8001d70:	42a7      	cmp	r7, r4
 8001d72:	41bf      	sbcs	r7, r7
 8001d74:	427f      	negs	r7, r7
 8001d76:	1bcb      	subs	r3, r1, r7
 8001d78:	4699      	mov	r9, r3
 8001d7a:	465d      	mov	r5, fp
 8001d7c:	4680      	mov	r8, r0
 8001d7e:	e608      	b.n	8001992 <__aeabi_dsub+0xa2>
 8001d80:	4666      	mov	r6, ip
 8001d82:	431e      	orrs	r6, r3
 8001d84:	d100      	bne.n	8001d88 <__aeabi_dsub+0x498>
 8001d86:	e0be      	b.n	8001f06 <__aeabi_dsub+0x616>
 8001d88:	1e56      	subs	r6, r2, #1
 8001d8a:	2a01      	cmp	r2, #1
 8001d8c:	d100      	bne.n	8001d90 <__aeabi_dsub+0x4a0>
 8001d8e:	e109      	b.n	8001fa4 <__aeabi_dsub+0x6b4>
 8001d90:	4c8c      	ldr	r4, [pc, #560]	; (8001fc4 <__aeabi_dsub+0x6d4>)
 8001d92:	42a2      	cmp	r2, r4
 8001d94:	d100      	bne.n	8001d98 <__aeabi_dsub+0x4a8>
 8001d96:	e119      	b.n	8001fcc <__aeabi_dsub+0x6dc>
 8001d98:	0032      	movs	r2, r6
 8001d9a:	e6c1      	b.n	8001b20 <__aeabi_dsub+0x230>
 8001d9c:	4642      	mov	r2, r8
 8001d9e:	2400      	movs	r4, #0
 8001da0:	2300      	movs	r3, #0
 8001da2:	e648      	b.n	8001a36 <__aeabi_dsub+0x146>
 8001da4:	2020      	movs	r0, #32
 8001da6:	000c      	movs	r4, r1
 8001da8:	1a80      	subs	r0, r0, r2
 8001daa:	003e      	movs	r6, r7
 8001dac:	4087      	lsls	r7, r0
 8001dae:	4084      	lsls	r4, r0
 8001db0:	40d6      	lsrs	r6, r2
 8001db2:	1e78      	subs	r0, r7, #1
 8001db4:	4187      	sbcs	r7, r0
 8001db6:	40d1      	lsrs	r1, r2
 8001db8:	4334      	orrs	r4, r6
 8001dba:	433c      	orrs	r4, r7
 8001dbc:	448c      	add	ip, r1
 8001dbe:	e7a4      	b.n	8001d0a <__aeabi_dsub+0x41a>
 8001dc0:	4a80      	ldr	r2, [pc, #512]	; (8001fc4 <__aeabi_dsub+0x6d4>)
 8001dc2:	4290      	cmp	r0, r2
 8001dc4:	d100      	bne.n	8001dc8 <__aeabi_dsub+0x4d8>
 8001dc6:	e0e9      	b.n	8001f9c <__aeabi_dsub+0x6ac>
 8001dc8:	19df      	adds	r7, r3, r7
 8001dca:	429f      	cmp	r7, r3
 8001dcc:	419b      	sbcs	r3, r3
 8001dce:	4461      	add	r1, ip
 8001dd0:	425b      	negs	r3, r3
 8001dd2:	18c9      	adds	r1, r1, r3
 8001dd4:	07cc      	lsls	r4, r1, #31
 8001dd6:	087f      	lsrs	r7, r7, #1
 8001dd8:	084b      	lsrs	r3, r1, #1
 8001dda:	4699      	mov	r9, r3
 8001ddc:	4680      	mov	r8, r0
 8001dde:	433c      	orrs	r4, r7
 8001de0:	e6f4      	b.n	8001bcc <__aeabi_dsub+0x2dc>
 8001de2:	1afc      	subs	r4, r7, r3
 8001de4:	42a7      	cmp	r7, r4
 8001de6:	41bf      	sbcs	r7, r7
 8001de8:	4663      	mov	r3, ip
 8001dea:	427f      	negs	r7, r7
 8001dec:	1ac9      	subs	r1, r1, r3
 8001dee:	1bcb      	subs	r3, r1, r7
 8001df0:	4699      	mov	r9, r3
 8001df2:	465d      	mov	r5, fp
 8001df4:	e5d5      	b.n	80019a2 <__aeabi_dsub+0xb2>
 8001df6:	08ff      	lsrs	r7, r7, #3
 8001df8:	074b      	lsls	r3, r1, #29
 8001dfa:	465d      	mov	r5, fp
 8001dfc:	433b      	orrs	r3, r7
 8001dfe:	08cc      	lsrs	r4, r1, #3
 8001e00:	e6ee      	b.n	8001be0 <__aeabi_dsub+0x2f0>
 8001e02:	4662      	mov	r2, ip
 8001e04:	431a      	orrs	r2, r3
 8001e06:	d000      	beq.n	8001e0a <__aeabi_dsub+0x51a>
 8001e08:	e082      	b.n	8001f10 <__aeabi_dsub+0x620>
 8001e0a:	000b      	movs	r3, r1
 8001e0c:	433b      	orrs	r3, r7
 8001e0e:	d11b      	bne.n	8001e48 <__aeabi_dsub+0x558>
 8001e10:	2480      	movs	r4, #128	; 0x80
 8001e12:	2500      	movs	r5, #0
 8001e14:	0324      	lsls	r4, r4, #12
 8001e16:	e6f9      	b.n	8001c0c <__aeabi_dsub+0x31c>
 8001e18:	19dc      	adds	r4, r3, r7
 8001e1a:	429c      	cmp	r4, r3
 8001e1c:	419b      	sbcs	r3, r3
 8001e1e:	4461      	add	r1, ip
 8001e20:	4689      	mov	r9, r1
 8001e22:	425b      	negs	r3, r3
 8001e24:	4499      	add	r9, r3
 8001e26:	464b      	mov	r3, r9
 8001e28:	021b      	lsls	r3, r3, #8
 8001e2a:	d444      	bmi.n	8001eb6 <__aeabi_dsub+0x5c6>
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	4698      	mov	r8, r3
 8001e30:	e6cc      	b.n	8001bcc <__aeabi_dsub+0x2dc>
 8001e32:	1bdc      	subs	r4, r3, r7
 8001e34:	4662      	mov	r2, ip
 8001e36:	42a3      	cmp	r3, r4
 8001e38:	419b      	sbcs	r3, r3
 8001e3a:	1a51      	subs	r1, r2, r1
 8001e3c:	425b      	negs	r3, r3
 8001e3e:	1acb      	subs	r3, r1, r3
 8001e40:	4699      	mov	r9, r3
 8001e42:	2301      	movs	r3, #1
 8001e44:	4698      	mov	r8, r3
 8001e46:	e5a4      	b.n	8001992 <__aeabi_dsub+0xa2>
 8001e48:	08ff      	lsrs	r7, r7, #3
 8001e4a:	074b      	lsls	r3, r1, #29
 8001e4c:	465d      	mov	r5, fp
 8001e4e:	433b      	orrs	r3, r7
 8001e50:	08cc      	lsrs	r4, r1, #3
 8001e52:	e6d7      	b.n	8001c04 <__aeabi_dsub+0x314>
 8001e54:	4662      	mov	r2, ip
 8001e56:	431a      	orrs	r2, r3
 8001e58:	0014      	movs	r4, r2
 8001e5a:	1e63      	subs	r3, r4, #1
 8001e5c:	419c      	sbcs	r4, r3
 8001e5e:	e679      	b.n	8001b54 <__aeabi_dsub+0x264>
 8001e60:	0015      	movs	r5, r2
 8001e62:	4664      	mov	r4, ip
 8001e64:	3d20      	subs	r5, #32
 8001e66:	40ec      	lsrs	r4, r5
 8001e68:	46a0      	mov	r8, r4
 8001e6a:	2a20      	cmp	r2, #32
 8001e6c:	d005      	beq.n	8001e7a <__aeabi_dsub+0x58a>
 8001e6e:	2540      	movs	r5, #64	; 0x40
 8001e70:	4664      	mov	r4, ip
 8001e72:	1aaa      	subs	r2, r5, r2
 8001e74:	4094      	lsls	r4, r2
 8001e76:	4323      	orrs	r3, r4
 8001e78:	469a      	mov	sl, r3
 8001e7a:	4654      	mov	r4, sl
 8001e7c:	1e63      	subs	r3, r4, #1
 8001e7e:	419c      	sbcs	r4, r3
 8001e80:	4643      	mov	r3, r8
 8001e82:	4323      	orrs	r3, r4
 8001e84:	e773      	b.n	8001d6e <__aeabi_dsub+0x47e>
 8001e86:	4662      	mov	r2, ip
 8001e88:	431a      	orrs	r2, r3
 8001e8a:	d023      	beq.n	8001ed4 <__aeabi_dsub+0x5e4>
 8001e8c:	000a      	movs	r2, r1
 8001e8e:	433a      	orrs	r2, r7
 8001e90:	d000      	beq.n	8001e94 <__aeabi_dsub+0x5a4>
 8001e92:	e0a0      	b.n	8001fd6 <__aeabi_dsub+0x6e6>
 8001e94:	4662      	mov	r2, ip
 8001e96:	08db      	lsrs	r3, r3, #3
 8001e98:	0752      	lsls	r2, r2, #29
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	4662      	mov	r2, ip
 8001e9e:	08d4      	lsrs	r4, r2, #3
 8001ea0:	e6b0      	b.n	8001c04 <__aeabi_dsub+0x314>
 8001ea2:	000b      	movs	r3, r1
 8001ea4:	433b      	orrs	r3, r7
 8001ea6:	d100      	bne.n	8001eaa <__aeabi_dsub+0x5ba>
 8001ea8:	e728      	b.n	8001cfc <__aeabi_dsub+0x40c>
 8001eaa:	08ff      	lsrs	r7, r7, #3
 8001eac:	074b      	lsls	r3, r1, #29
 8001eae:	465d      	mov	r5, fp
 8001eb0:	433b      	orrs	r3, r7
 8001eb2:	08cc      	lsrs	r4, r1, #3
 8001eb4:	e697      	b.n	8001be6 <__aeabi_dsub+0x2f6>
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	4698      	mov	r8, r3
 8001eba:	e736      	b.n	8001d2a <__aeabi_dsub+0x43a>
 8001ebc:	1afc      	subs	r4, r7, r3
 8001ebe:	42a7      	cmp	r7, r4
 8001ec0:	41bf      	sbcs	r7, r7
 8001ec2:	4663      	mov	r3, ip
 8001ec4:	427f      	negs	r7, r7
 8001ec6:	1ac9      	subs	r1, r1, r3
 8001ec8:	1bcb      	subs	r3, r1, r7
 8001eca:	4699      	mov	r9, r3
 8001ecc:	2301      	movs	r3, #1
 8001ece:	465d      	mov	r5, fp
 8001ed0:	4698      	mov	r8, r3
 8001ed2:	e55e      	b.n	8001992 <__aeabi_dsub+0xa2>
 8001ed4:	074b      	lsls	r3, r1, #29
 8001ed6:	08ff      	lsrs	r7, r7, #3
 8001ed8:	433b      	orrs	r3, r7
 8001eda:	08cc      	lsrs	r4, r1, #3
 8001edc:	e692      	b.n	8001c04 <__aeabi_dsub+0x314>
 8001ede:	1bdc      	subs	r4, r3, r7
 8001ee0:	4660      	mov	r0, ip
 8001ee2:	42a3      	cmp	r3, r4
 8001ee4:	41b6      	sbcs	r6, r6
 8001ee6:	1a40      	subs	r0, r0, r1
 8001ee8:	4276      	negs	r6, r6
 8001eea:	1b80      	subs	r0, r0, r6
 8001eec:	4681      	mov	r9, r0
 8001eee:	0200      	lsls	r0, r0, #8
 8001ef0:	d560      	bpl.n	8001fb4 <__aeabi_dsub+0x6c4>
 8001ef2:	1afc      	subs	r4, r7, r3
 8001ef4:	42a7      	cmp	r7, r4
 8001ef6:	41bf      	sbcs	r7, r7
 8001ef8:	4663      	mov	r3, ip
 8001efa:	427f      	negs	r7, r7
 8001efc:	1ac9      	subs	r1, r1, r3
 8001efe:	1bcb      	subs	r3, r1, r7
 8001f00:	4699      	mov	r9, r3
 8001f02:	465d      	mov	r5, fp
 8001f04:	e576      	b.n	80019f4 <__aeabi_dsub+0x104>
 8001f06:	08ff      	lsrs	r7, r7, #3
 8001f08:	074b      	lsls	r3, r1, #29
 8001f0a:	433b      	orrs	r3, r7
 8001f0c:	08cc      	lsrs	r4, r1, #3
 8001f0e:	e667      	b.n	8001be0 <__aeabi_dsub+0x2f0>
 8001f10:	000a      	movs	r2, r1
 8001f12:	08db      	lsrs	r3, r3, #3
 8001f14:	433a      	orrs	r2, r7
 8001f16:	d100      	bne.n	8001f1a <__aeabi_dsub+0x62a>
 8001f18:	e66f      	b.n	8001bfa <__aeabi_dsub+0x30a>
 8001f1a:	4662      	mov	r2, ip
 8001f1c:	0752      	lsls	r2, r2, #29
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	4662      	mov	r2, ip
 8001f22:	08d4      	lsrs	r4, r2, #3
 8001f24:	2280      	movs	r2, #128	; 0x80
 8001f26:	0312      	lsls	r2, r2, #12
 8001f28:	4214      	tst	r4, r2
 8001f2a:	d007      	beq.n	8001f3c <__aeabi_dsub+0x64c>
 8001f2c:	08c8      	lsrs	r0, r1, #3
 8001f2e:	4210      	tst	r0, r2
 8001f30:	d104      	bne.n	8001f3c <__aeabi_dsub+0x64c>
 8001f32:	465d      	mov	r5, fp
 8001f34:	0004      	movs	r4, r0
 8001f36:	08fb      	lsrs	r3, r7, #3
 8001f38:	0749      	lsls	r1, r1, #29
 8001f3a:	430b      	orrs	r3, r1
 8001f3c:	0f5a      	lsrs	r2, r3, #29
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	08db      	lsrs	r3, r3, #3
 8001f42:	0752      	lsls	r2, r2, #29
 8001f44:	4313      	orrs	r3, r2
 8001f46:	e65d      	b.n	8001c04 <__aeabi_dsub+0x314>
 8001f48:	074b      	lsls	r3, r1, #29
 8001f4a:	08ff      	lsrs	r7, r7, #3
 8001f4c:	433b      	orrs	r3, r7
 8001f4e:	08cc      	lsrs	r4, r1, #3
 8001f50:	e649      	b.n	8001be6 <__aeabi_dsub+0x2f6>
 8001f52:	19dc      	adds	r4, r3, r7
 8001f54:	429c      	cmp	r4, r3
 8001f56:	419b      	sbcs	r3, r3
 8001f58:	4461      	add	r1, ip
 8001f5a:	4689      	mov	r9, r1
 8001f5c:	425b      	negs	r3, r3
 8001f5e:	4499      	add	r9, r3
 8001f60:	464b      	mov	r3, r9
 8001f62:	021b      	lsls	r3, r3, #8
 8001f64:	d400      	bmi.n	8001f68 <__aeabi_dsub+0x678>
 8001f66:	e631      	b.n	8001bcc <__aeabi_dsub+0x2dc>
 8001f68:	464a      	mov	r2, r9
 8001f6a:	4b17      	ldr	r3, [pc, #92]	; (8001fc8 <__aeabi_dsub+0x6d8>)
 8001f6c:	401a      	ands	r2, r3
 8001f6e:	2301      	movs	r3, #1
 8001f70:	4691      	mov	r9, r2
 8001f72:	4698      	mov	r8, r3
 8001f74:	e62a      	b.n	8001bcc <__aeabi_dsub+0x2dc>
 8001f76:	0016      	movs	r6, r2
 8001f78:	4664      	mov	r4, ip
 8001f7a:	3e20      	subs	r6, #32
 8001f7c:	40f4      	lsrs	r4, r6
 8001f7e:	46a0      	mov	r8, r4
 8001f80:	2a20      	cmp	r2, #32
 8001f82:	d005      	beq.n	8001f90 <__aeabi_dsub+0x6a0>
 8001f84:	2640      	movs	r6, #64	; 0x40
 8001f86:	4664      	mov	r4, ip
 8001f88:	1ab2      	subs	r2, r6, r2
 8001f8a:	4094      	lsls	r4, r2
 8001f8c:	4323      	orrs	r3, r4
 8001f8e:	469a      	mov	sl, r3
 8001f90:	4654      	mov	r4, sl
 8001f92:	1e63      	subs	r3, r4, #1
 8001f94:	419c      	sbcs	r4, r3
 8001f96:	4643      	mov	r3, r8
 8001f98:	431c      	orrs	r4, r3
 8001f9a:	e5db      	b.n	8001b54 <__aeabi_dsub+0x264>
 8001f9c:	0002      	movs	r2, r0
 8001f9e:	2400      	movs	r4, #0
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	e548      	b.n	8001a36 <__aeabi_dsub+0x146>
 8001fa4:	19dc      	adds	r4, r3, r7
 8001fa6:	42bc      	cmp	r4, r7
 8001fa8:	41bf      	sbcs	r7, r7
 8001faa:	4461      	add	r1, ip
 8001fac:	4689      	mov	r9, r1
 8001fae:	427f      	negs	r7, r7
 8001fb0:	44b9      	add	r9, r7
 8001fb2:	e738      	b.n	8001e26 <__aeabi_dsub+0x536>
 8001fb4:	464b      	mov	r3, r9
 8001fb6:	4323      	orrs	r3, r4
 8001fb8:	d100      	bne.n	8001fbc <__aeabi_dsub+0x6cc>
 8001fba:	e69f      	b.n	8001cfc <__aeabi_dsub+0x40c>
 8001fbc:	e606      	b.n	8001bcc <__aeabi_dsub+0x2dc>
 8001fbe:	46c0      	nop			; (mov r8, r8)
 8001fc0:	000007fe 	.word	0x000007fe
 8001fc4:	000007ff 	.word	0x000007ff
 8001fc8:	ff7fffff 	.word	0xff7fffff
 8001fcc:	08ff      	lsrs	r7, r7, #3
 8001fce:	074b      	lsls	r3, r1, #29
 8001fd0:	433b      	orrs	r3, r7
 8001fd2:	08cc      	lsrs	r4, r1, #3
 8001fd4:	e616      	b.n	8001c04 <__aeabi_dsub+0x314>
 8001fd6:	4662      	mov	r2, ip
 8001fd8:	08db      	lsrs	r3, r3, #3
 8001fda:	0752      	lsls	r2, r2, #29
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	4662      	mov	r2, ip
 8001fe0:	08d4      	lsrs	r4, r2, #3
 8001fe2:	2280      	movs	r2, #128	; 0x80
 8001fe4:	0312      	lsls	r2, r2, #12
 8001fe6:	4214      	tst	r4, r2
 8001fe8:	d007      	beq.n	8001ffa <__aeabi_dsub+0x70a>
 8001fea:	08c8      	lsrs	r0, r1, #3
 8001fec:	4210      	tst	r0, r2
 8001fee:	d104      	bne.n	8001ffa <__aeabi_dsub+0x70a>
 8001ff0:	465d      	mov	r5, fp
 8001ff2:	0004      	movs	r4, r0
 8001ff4:	08fb      	lsrs	r3, r7, #3
 8001ff6:	0749      	lsls	r1, r1, #29
 8001ff8:	430b      	orrs	r3, r1
 8001ffa:	0f5a      	lsrs	r2, r3, #29
 8001ffc:	00db      	lsls	r3, r3, #3
 8001ffe:	0752      	lsls	r2, r2, #29
 8002000:	08db      	lsrs	r3, r3, #3
 8002002:	4313      	orrs	r3, r2
 8002004:	e5fe      	b.n	8001c04 <__aeabi_dsub+0x314>
 8002006:	2300      	movs	r3, #0
 8002008:	4a01      	ldr	r2, [pc, #4]	; (8002010 <__aeabi_dsub+0x720>)
 800200a:	001c      	movs	r4, r3
 800200c:	e513      	b.n	8001a36 <__aeabi_dsub+0x146>
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	000007ff 	.word	0x000007ff

08002014 <__aeabi_d2iz>:
 8002014:	000a      	movs	r2, r1
 8002016:	b530      	push	{r4, r5, lr}
 8002018:	4c13      	ldr	r4, [pc, #76]	; (8002068 <__aeabi_d2iz+0x54>)
 800201a:	0053      	lsls	r3, r2, #1
 800201c:	0309      	lsls	r1, r1, #12
 800201e:	0005      	movs	r5, r0
 8002020:	0b09      	lsrs	r1, r1, #12
 8002022:	2000      	movs	r0, #0
 8002024:	0d5b      	lsrs	r3, r3, #21
 8002026:	0fd2      	lsrs	r2, r2, #31
 8002028:	42a3      	cmp	r3, r4
 800202a:	dd04      	ble.n	8002036 <__aeabi_d2iz+0x22>
 800202c:	480f      	ldr	r0, [pc, #60]	; (800206c <__aeabi_d2iz+0x58>)
 800202e:	4283      	cmp	r3, r0
 8002030:	dd02      	ble.n	8002038 <__aeabi_d2iz+0x24>
 8002032:	4b0f      	ldr	r3, [pc, #60]	; (8002070 <__aeabi_d2iz+0x5c>)
 8002034:	18d0      	adds	r0, r2, r3
 8002036:	bd30      	pop	{r4, r5, pc}
 8002038:	2080      	movs	r0, #128	; 0x80
 800203a:	0340      	lsls	r0, r0, #13
 800203c:	4301      	orrs	r1, r0
 800203e:	480d      	ldr	r0, [pc, #52]	; (8002074 <__aeabi_d2iz+0x60>)
 8002040:	1ac0      	subs	r0, r0, r3
 8002042:	281f      	cmp	r0, #31
 8002044:	dd08      	ble.n	8002058 <__aeabi_d2iz+0x44>
 8002046:	480c      	ldr	r0, [pc, #48]	; (8002078 <__aeabi_d2iz+0x64>)
 8002048:	1ac3      	subs	r3, r0, r3
 800204a:	40d9      	lsrs	r1, r3
 800204c:	000b      	movs	r3, r1
 800204e:	4258      	negs	r0, r3
 8002050:	2a00      	cmp	r2, #0
 8002052:	d1f0      	bne.n	8002036 <__aeabi_d2iz+0x22>
 8002054:	0018      	movs	r0, r3
 8002056:	e7ee      	b.n	8002036 <__aeabi_d2iz+0x22>
 8002058:	4c08      	ldr	r4, [pc, #32]	; (800207c <__aeabi_d2iz+0x68>)
 800205a:	40c5      	lsrs	r5, r0
 800205c:	46a4      	mov	ip, r4
 800205e:	4463      	add	r3, ip
 8002060:	4099      	lsls	r1, r3
 8002062:	000b      	movs	r3, r1
 8002064:	432b      	orrs	r3, r5
 8002066:	e7f2      	b.n	800204e <__aeabi_d2iz+0x3a>
 8002068:	000003fe 	.word	0x000003fe
 800206c:	0000041d 	.word	0x0000041d
 8002070:	7fffffff 	.word	0x7fffffff
 8002074:	00000433 	.word	0x00000433
 8002078:	00000413 	.word	0x00000413
 800207c:	fffffbed 	.word	0xfffffbed

08002080 <__aeabi_i2d>:
 8002080:	b570      	push	{r4, r5, r6, lr}
 8002082:	2800      	cmp	r0, #0
 8002084:	d016      	beq.n	80020b4 <__aeabi_i2d+0x34>
 8002086:	17c3      	asrs	r3, r0, #31
 8002088:	18c5      	adds	r5, r0, r3
 800208a:	405d      	eors	r5, r3
 800208c:	0fc4      	lsrs	r4, r0, #31
 800208e:	0028      	movs	r0, r5
 8002090:	f000 f84c 	bl	800212c <__clzsi2>
 8002094:	4a11      	ldr	r2, [pc, #68]	; (80020dc <__aeabi_i2d+0x5c>)
 8002096:	1a12      	subs	r2, r2, r0
 8002098:	280a      	cmp	r0, #10
 800209a:	dc16      	bgt.n	80020ca <__aeabi_i2d+0x4a>
 800209c:	0003      	movs	r3, r0
 800209e:	002e      	movs	r6, r5
 80020a0:	3315      	adds	r3, #21
 80020a2:	409e      	lsls	r6, r3
 80020a4:	230b      	movs	r3, #11
 80020a6:	1a18      	subs	r0, r3, r0
 80020a8:	40c5      	lsrs	r5, r0
 80020aa:	0552      	lsls	r2, r2, #21
 80020ac:	032d      	lsls	r5, r5, #12
 80020ae:	0b2d      	lsrs	r5, r5, #12
 80020b0:	0d53      	lsrs	r3, r2, #21
 80020b2:	e003      	b.n	80020bc <__aeabi_i2d+0x3c>
 80020b4:	2400      	movs	r4, #0
 80020b6:	2300      	movs	r3, #0
 80020b8:	2500      	movs	r5, #0
 80020ba:	2600      	movs	r6, #0
 80020bc:	051b      	lsls	r3, r3, #20
 80020be:	432b      	orrs	r3, r5
 80020c0:	07e4      	lsls	r4, r4, #31
 80020c2:	4323      	orrs	r3, r4
 80020c4:	0030      	movs	r0, r6
 80020c6:	0019      	movs	r1, r3
 80020c8:	bd70      	pop	{r4, r5, r6, pc}
 80020ca:	380b      	subs	r0, #11
 80020cc:	4085      	lsls	r5, r0
 80020ce:	0552      	lsls	r2, r2, #21
 80020d0:	032d      	lsls	r5, r5, #12
 80020d2:	2600      	movs	r6, #0
 80020d4:	0b2d      	lsrs	r5, r5, #12
 80020d6:	0d53      	lsrs	r3, r2, #21
 80020d8:	e7f0      	b.n	80020bc <__aeabi_i2d+0x3c>
 80020da:	46c0      	nop			; (mov r8, r8)
 80020dc:	0000041e 	.word	0x0000041e

080020e0 <__aeabi_ui2d>:
 80020e0:	b510      	push	{r4, lr}
 80020e2:	1e04      	subs	r4, r0, #0
 80020e4:	d010      	beq.n	8002108 <__aeabi_ui2d+0x28>
 80020e6:	f000 f821 	bl	800212c <__clzsi2>
 80020ea:	4b0f      	ldr	r3, [pc, #60]	; (8002128 <__aeabi_ui2d+0x48>)
 80020ec:	1a1b      	subs	r3, r3, r0
 80020ee:	280a      	cmp	r0, #10
 80020f0:	dc11      	bgt.n	8002116 <__aeabi_ui2d+0x36>
 80020f2:	220b      	movs	r2, #11
 80020f4:	0021      	movs	r1, r4
 80020f6:	1a12      	subs	r2, r2, r0
 80020f8:	40d1      	lsrs	r1, r2
 80020fa:	3015      	adds	r0, #21
 80020fc:	030a      	lsls	r2, r1, #12
 80020fe:	055b      	lsls	r3, r3, #21
 8002100:	4084      	lsls	r4, r0
 8002102:	0b12      	lsrs	r2, r2, #12
 8002104:	0d5b      	lsrs	r3, r3, #21
 8002106:	e001      	b.n	800210c <__aeabi_ui2d+0x2c>
 8002108:	2300      	movs	r3, #0
 800210a:	2200      	movs	r2, #0
 800210c:	051b      	lsls	r3, r3, #20
 800210e:	4313      	orrs	r3, r2
 8002110:	0020      	movs	r0, r4
 8002112:	0019      	movs	r1, r3
 8002114:	bd10      	pop	{r4, pc}
 8002116:	0022      	movs	r2, r4
 8002118:	380b      	subs	r0, #11
 800211a:	4082      	lsls	r2, r0
 800211c:	055b      	lsls	r3, r3, #21
 800211e:	0312      	lsls	r2, r2, #12
 8002120:	2400      	movs	r4, #0
 8002122:	0b12      	lsrs	r2, r2, #12
 8002124:	0d5b      	lsrs	r3, r3, #21
 8002126:	e7f1      	b.n	800210c <__aeabi_ui2d+0x2c>
 8002128:	0000041e 	.word	0x0000041e

0800212c <__clzsi2>:
 800212c:	211c      	movs	r1, #28
 800212e:	2301      	movs	r3, #1
 8002130:	041b      	lsls	r3, r3, #16
 8002132:	4298      	cmp	r0, r3
 8002134:	d301      	bcc.n	800213a <__clzsi2+0xe>
 8002136:	0c00      	lsrs	r0, r0, #16
 8002138:	3910      	subs	r1, #16
 800213a:	0a1b      	lsrs	r3, r3, #8
 800213c:	4298      	cmp	r0, r3
 800213e:	d301      	bcc.n	8002144 <__clzsi2+0x18>
 8002140:	0a00      	lsrs	r0, r0, #8
 8002142:	3908      	subs	r1, #8
 8002144:	091b      	lsrs	r3, r3, #4
 8002146:	4298      	cmp	r0, r3
 8002148:	d301      	bcc.n	800214e <__clzsi2+0x22>
 800214a:	0900      	lsrs	r0, r0, #4
 800214c:	3904      	subs	r1, #4
 800214e:	a202      	add	r2, pc, #8	; (adr r2, 8002158 <__clzsi2+0x2c>)
 8002150:	5c10      	ldrb	r0, [r2, r0]
 8002152:	1840      	adds	r0, r0, r1
 8002154:	4770      	bx	lr
 8002156:	46c0      	nop			; (mov r8, r8)
 8002158:	02020304 	.word	0x02020304
 800215c:	01010101 	.word	0x01010101
	...

08002168 <__clzdi2>:
 8002168:	b510      	push	{r4, lr}
 800216a:	2900      	cmp	r1, #0
 800216c:	d103      	bne.n	8002176 <__clzdi2+0xe>
 800216e:	f7ff ffdd 	bl	800212c <__clzsi2>
 8002172:	3020      	adds	r0, #32
 8002174:	e002      	b.n	800217c <__clzdi2+0x14>
 8002176:	0008      	movs	r0, r1
 8002178:	f7ff ffd8 	bl	800212c <__clzsi2>
 800217c:	bd10      	pop	{r4, pc}
 800217e:	46c0      	nop			; (mov r8, r8)

08002180 <__aeabi_lmul>:
 8002180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002182:	46ce      	mov	lr, r9
 8002184:	4647      	mov	r7, r8
 8002186:	b580      	push	{r7, lr}
 8002188:	0007      	movs	r7, r0
 800218a:	4699      	mov	r9, r3
 800218c:	0c3b      	lsrs	r3, r7, #16
 800218e:	469c      	mov	ip, r3
 8002190:	0413      	lsls	r3, r2, #16
 8002192:	0c1b      	lsrs	r3, r3, #16
 8002194:	001d      	movs	r5, r3
 8002196:	000e      	movs	r6, r1
 8002198:	4661      	mov	r1, ip
 800219a:	0400      	lsls	r0, r0, #16
 800219c:	0c14      	lsrs	r4, r2, #16
 800219e:	0c00      	lsrs	r0, r0, #16
 80021a0:	4345      	muls	r5, r0
 80021a2:	434b      	muls	r3, r1
 80021a4:	4360      	muls	r0, r4
 80021a6:	4361      	muls	r1, r4
 80021a8:	18c0      	adds	r0, r0, r3
 80021aa:	0c2c      	lsrs	r4, r5, #16
 80021ac:	1820      	adds	r0, r4, r0
 80021ae:	468c      	mov	ip, r1
 80021b0:	4283      	cmp	r3, r0
 80021b2:	d903      	bls.n	80021bc <__aeabi_lmul+0x3c>
 80021b4:	2380      	movs	r3, #128	; 0x80
 80021b6:	025b      	lsls	r3, r3, #9
 80021b8:	4698      	mov	r8, r3
 80021ba:	44c4      	add	ip, r8
 80021bc:	4649      	mov	r1, r9
 80021be:	4379      	muls	r1, r7
 80021c0:	4372      	muls	r2, r6
 80021c2:	0c03      	lsrs	r3, r0, #16
 80021c4:	4463      	add	r3, ip
 80021c6:	042d      	lsls	r5, r5, #16
 80021c8:	0c2d      	lsrs	r5, r5, #16
 80021ca:	18c9      	adds	r1, r1, r3
 80021cc:	0400      	lsls	r0, r0, #16
 80021ce:	1940      	adds	r0, r0, r5
 80021d0:	1889      	adds	r1, r1, r2
 80021d2:	bcc0      	pop	{r6, r7}
 80021d4:	46b9      	mov	r9, r7
 80021d6:	46b0      	mov	r8, r6
 80021d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021da:	46c0      	nop			; (mov r8, r8)

080021dc <__aeabi_d2uiz>:
 80021dc:	b570      	push	{r4, r5, r6, lr}
 80021de:	2200      	movs	r2, #0
 80021e0:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <__aeabi_d2uiz+0x38>)
 80021e2:	0004      	movs	r4, r0
 80021e4:	000d      	movs	r5, r1
 80021e6:	f7fe f84f 	bl	8000288 <__aeabi_dcmpge>
 80021ea:	2800      	cmp	r0, #0
 80021ec:	d104      	bne.n	80021f8 <__aeabi_d2uiz+0x1c>
 80021ee:	0020      	movs	r0, r4
 80021f0:	0029      	movs	r1, r5
 80021f2:	f7ff ff0f 	bl	8002014 <__aeabi_d2iz>
 80021f6:	bd70      	pop	{r4, r5, r6, pc}
 80021f8:	4b06      	ldr	r3, [pc, #24]	; (8002214 <__aeabi_d2uiz+0x38>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	0020      	movs	r0, r4
 80021fe:	0029      	movs	r1, r5
 8002200:	f7ff fb76 	bl	80018f0 <__aeabi_dsub>
 8002204:	f7ff ff06 	bl	8002014 <__aeabi_d2iz>
 8002208:	2380      	movs	r3, #128	; 0x80
 800220a:	061b      	lsls	r3, r3, #24
 800220c:	469c      	mov	ip, r3
 800220e:	4460      	add	r0, ip
 8002210:	e7f1      	b.n	80021f6 <__aeabi_d2uiz+0x1a>
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	41e00000 	.word	0x41e00000

08002218 <__divdi3>:
 8002218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800221a:	4657      	mov	r7, sl
 800221c:	464e      	mov	r6, r9
 800221e:	4645      	mov	r5, r8
 8002220:	46de      	mov	lr, fp
 8002222:	b5e0      	push	{r5, r6, r7, lr}
 8002224:	000f      	movs	r7, r1
 8002226:	0019      	movs	r1, r3
 8002228:	2300      	movs	r3, #0
 800222a:	0006      	movs	r6, r0
 800222c:	4698      	mov	r8, r3
 800222e:	0010      	movs	r0, r2
 8002230:	b083      	sub	sp, #12
 8002232:	2f00      	cmp	r7, #0
 8002234:	da07      	bge.n	8002246 <__divdi3+0x2e>
 8002236:	0033      	movs	r3, r6
 8002238:	003c      	movs	r4, r7
 800223a:	2700      	movs	r7, #0
 800223c:	425e      	negs	r6, r3
 800223e:	41a7      	sbcs	r7, r4
 8002240:	2301      	movs	r3, #1
 8002242:	425b      	negs	r3, r3
 8002244:	4698      	mov	r8, r3
 8002246:	2900      	cmp	r1, #0
 8002248:	da07      	bge.n	800225a <__divdi3+0x42>
 800224a:	4643      	mov	r3, r8
 800224c:	43db      	mvns	r3, r3
 800224e:	000c      	movs	r4, r1
 8002250:	4698      	mov	r8, r3
 8002252:	0003      	movs	r3, r0
 8002254:	2100      	movs	r1, #0
 8002256:	4258      	negs	r0, r3
 8002258:	41a1      	sbcs	r1, r4
 800225a:	0034      	movs	r4, r6
 800225c:	003d      	movs	r5, r7
 800225e:	4682      	mov	sl, r0
 8002260:	4689      	mov	r9, r1
 8002262:	42b9      	cmp	r1, r7
 8002264:	d86a      	bhi.n	800233c <__divdi3+0x124>
 8002266:	d067      	beq.n	8002338 <__divdi3+0x120>
 8002268:	4649      	mov	r1, r9
 800226a:	4650      	mov	r0, sl
 800226c:	f7ff ff7c 	bl	8002168 <__clzdi2>
 8002270:	4683      	mov	fp, r0
 8002272:	0039      	movs	r1, r7
 8002274:	0030      	movs	r0, r6
 8002276:	f7ff ff77 	bl	8002168 <__clzdi2>
 800227a:	465b      	mov	r3, fp
 800227c:	1a1b      	subs	r3, r3, r0
 800227e:	469c      	mov	ip, r3
 8002280:	3b20      	subs	r3, #32
 8002282:	469b      	mov	fp, r3
 8002284:	d46b      	bmi.n	800235e <__divdi3+0x146>
 8002286:	4658      	mov	r0, fp
 8002288:	4651      	mov	r1, sl
 800228a:	4081      	lsls	r1, r0
 800228c:	4660      	mov	r0, ip
 800228e:	000b      	movs	r3, r1
 8002290:	4651      	mov	r1, sl
 8002292:	4081      	lsls	r1, r0
 8002294:	000a      	movs	r2, r1
 8002296:	42bb      	cmp	r3, r7
 8002298:	d900      	bls.n	800229c <__divdi3+0x84>
 800229a:	e072      	b.n	8002382 <__divdi3+0x16a>
 800229c:	42bb      	cmp	r3, r7
 800229e:	d100      	bne.n	80022a2 <__divdi3+0x8a>
 80022a0:	e079      	b.n	8002396 <__divdi3+0x17e>
 80022a2:	0034      	movs	r4, r6
 80022a4:	003d      	movs	r5, r7
 80022a6:	4659      	mov	r1, fp
 80022a8:	1aa4      	subs	r4, r4, r2
 80022aa:	419d      	sbcs	r5, r3
 80022ac:	2900      	cmp	r1, #0
 80022ae:	da00      	bge.n	80022b2 <__divdi3+0x9a>
 80022b0:	e074      	b.n	800239c <__divdi3+0x184>
 80022b2:	2100      	movs	r1, #0
 80022b4:	2000      	movs	r0, #0
 80022b6:	2601      	movs	r6, #1
 80022b8:	9000      	str	r0, [sp, #0]
 80022ba:	9101      	str	r1, [sp, #4]
 80022bc:	4659      	mov	r1, fp
 80022be:	408e      	lsls	r6, r1
 80022c0:	9601      	str	r6, [sp, #4]
 80022c2:	4661      	mov	r1, ip
 80022c4:	2601      	movs	r6, #1
 80022c6:	408e      	lsls	r6, r1
 80022c8:	4661      	mov	r1, ip
 80022ca:	9600      	str	r6, [sp, #0]
 80022cc:	2900      	cmp	r1, #0
 80022ce:	d05f      	beq.n	8002390 <__divdi3+0x178>
 80022d0:	07d9      	lsls	r1, r3, #31
 80022d2:	0856      	lsrs	r6, r2, #1
 80022d4:	430e      	orrs	r6, r1
 80022d6:	085f      	lsrs	r7, r3, #1
 80022d8:	4661      	mov	r1, ip
 80022da:	2201      	movs	r2, #1
 80022dc:	2300      	movs	r3, #0
 80022de:	e00c      	b.n	80022fa <__divdi3+0xe2>
 80022e0:	42af      	cmp	r7, r5
 80022e2:	d101      	bne.n	80022e8 <__divdi3+0xd0>
 80022e4:	42a6      	cmp	r6, r4
 80022e6:	d80a      	bhi.n	80022fe <__divdi3+0xe6>
 80022e8:	1ba4      	subs	r4, r4, r6
 80022ea:	41bd      	sbcs	r5, r7
 80022ec:	1924      	adds	r4, r4, r4
 80022ee:	416d      	adcs	r5, r5
 80022f0:	3901      	subs	r1, #1
 80022f2:	18a4      	adds	r4, r4, r2
 80022f4:	415d      	adcs	r5, r3
 80022f6:	2900      	cmp	r1, #0
 80022f8:	d006      	beq.n	8002308 <__divdi3+0xf0>
 80022fa:	42af      	cmp	r7, r5
 80022fc:	d9f0      	bls.n	80022e0 <__divdi3+0xc8>
 80022fe:	3901      	subs	r1, #1
 8002300:	1924      	adds	r4, r4, r4
 8002302:	416d      	adcs	r5, r5
 8002304:	2900      	cmp	r1, #0
 8002306:	d1f8      	bne.n	80022fa <__divdi3+0xe2>
 8002308:	9800      	ldr	r0, [sp, #0]
 800230a:	9901      	ldr	r1, [sp, #4]
 800230c:	465b      	mov	r3, fp
 800230e:	1900      	adds	r0, r0, r4
 8002310:	4169      	adcs	r1, r5
 8002312:	2b00      	cmp	r3, #0
 8002314:	db4d      	blt.n	80023b2 <__divdi3+0x19a>
 8002316:	002e      	movs	r6, r5
 8002318:	002c      	movs	r4, r5
 800231a:	40de      	lsrs	r6, r3
 800231c:	4663      	mov	r3, ip
 800231e:	40dc      	lsrs	r4, r3
 8002320:	465b      	mov	r3, fp
 8002322:	2b00      	cmp	r3, #0
 8002324:	db55      	blt.n	80023d2 <__divdi3+0x1ba>
 8002326:	0034      	movs	r4, r6
 8002328:	409c      	lsls	r4, r3
 800232a:	0023      	movs	r3, r4
 800232c:	4664      	mov	r4, ip
 800232e:	40a6      	lsls	r6, r4
 8002330:	0032      	movs	r2, r6
 8002332:	1a80      	subs	r0, r0, r2
 8002334:	4199      	sbcs	r1, r3
 8002336:	e003      	b.n	8002340 <__divdi3+0x128>
 8002338:	42b0      	cmp	r0, r6
 800233a:	d995      	bls.n	8002268 <__divdi3+0x50>
 800233c:	2000      	movs	r0, #0
 800233e:	2100      	movs	r1, #0
 8002340:	4643      	mov	r3, r8
 8002342:	2b00      	cmp	r3, #0
 8002344:	d004      	beq.n	8002350 <__divdi3+0x138>
 8002346:	0003      	movs	r3, r0
 8002348:	000c      	movs	r4, r1
 800234a:	2100      	movs	r1, #0
 800234c:	4258      	negs	r0, r3
 800234e:	41a1      	sbcs	r1, r4
 8002350:	b003      	add	sp, #12
 8002352:	bcf0      	pop	{r4, r5, r6, r7}
 8002354:	46bb      	mov	fp, r7
 8002356:	46b2      	mov	sl, r6
 8002358:	46a9      	mov	r9, r5
 800235a:	46a0      	mov	r8, r4
 800235c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800235e:	4662      	mov	r2, ip
 8002360:	4648      	mov	r0, r9
 8002362:	2320      	movs	r3, #32
 8002364:	4651      	mov	r1, sl
 8002366:	4090      	lsls	r0, r2
 8002368:	1a9b      	subs	r3, r3, r2
 800236a:	40d9      	lsrs	r1, r3
 800236c:	0003      	movs	r3, r0
 800236e:	9100      	str	r1, [sp, #0]
 8002370:	9900      	ldr	r1, [sp, #0]
 8002372:	4660      	mov	r0, ip
 8002374:	430b      	orrs	r3, r1
 8002376:	4651      	mov	r1, sl
 8002378:	4081      	lsls	r1, r0
 800237a:	000a      	movs	r2, r1
 800237c:	42bb      	cmp	r3, r7
 800237e:	d800      	bhi.n	8002382 <__divdi3+0x16a>
 8002380:	e78c      	b.n	800229c <__divdi3+0x84>
 8002382:	2100      	movs	r1, #0
 8002384:	2000      	movs	r0, #0
 8002386:	9000      	str	r0, [sp, #0]
 8002388:	9101      	str	r1, [sp, #4]
 800238a:	4661      	mov	r1, ip
 800238c:	2900      	cmp	r1, #0
 800238e:	d19f      	bne.n	80022d0 <__divdi3+0xb8>
 8002390:	9800      	ldr	r0, [sp, #0]
 8002392:	9901      	ldr	r1, [sp, #4]
 8002394:	e7d4      	b.n	8002340 <__divdi3+0x128>
 8002396:	42b1      	cmp	r1, r6
 8002398:	d8f3      	bhi.n	8002382 <__divdi3+0x16a>
 800239a:	e782      	b.n	80022a2 <__divdi3+0x8a>
 800239c:	4661      	mov	r1, ip
 800239e:	2620      	movs	r6, #32
 80023a0:	2701      	movs	r7, #1
 80023a2:	1a76      	subs	r6, r6, r1
 80023a4:	2000      	movs	r0, #0
 80023a6:	2100      	movs	r1, #0
 80023a8:	40f7      	lsrs	r7, r6
 80023aa:	9000      	str	r0, [sp, #0]
 80023ac:	9101      	str	r1, [sp, #4]
 80023ae:	9701      	str	r7, [sp, #4]
 80023b0:	e787      	b.n	80022c2 <__divdi3+0xaa>
 80023b2:	4662      	mov	r2, ip
 80023b4:	2320      	movs	r3, #32
 80023b6:	1a9b      	subs	r3, r3, r2
 80023b8:	002a      	movs	r2, r5
 80023ba:	409a      	lsls	r2, r3
 80023bc:	0026      	movs	r6, r4
 80023be:	0013      	movs	r3, r2
 80023c0:	4662      	mov	r2, ip
 80023c2:	40d6      	lsrs	r6, r2
 80023c4:	002c      	movs	r4, r5
 80023c6:	431e      	orrs	r6, r3
 80023c8:	4663      	mov	r3, ip
 80023ca:	40dc      	lsrs	r4, r3
 80023cc:	465b      	mov	r3, fp
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	daa9      	bge.n	8002326 <__divdi3+0x10e>
 80023d2:	4662      	mov	r2, ip
 80023d4:	2320      	movs	r3, #32
 80023d6:	0035      	movs	r5, r6
 80023d8:	4094      	lsls	r4, r2
 80023da:	1a9b      	subs	r3, r3, r2
 80023dc:	40dd      	lsrs	r5, r3
 80023de:	0023      	movs	r3, r4
 80023e0:	432b      	orrs	r3, r5
 80023e2:	e7a3      	b.n	800232c <__divdi3+0x114>

080023e4 <StartDefaultTask>:
    while(1);
}

#if 1
static void StartDefaultTask(void *argument)
{
 80023e4:	b510      	push	{r4, lr}
	while(1)
	{
		bsp_led1_toggle();
 80023e6:	f000 f8e5 	bl	80025b4 <bsp_led1_toggle>
		vTaskDelay(500);
 80023ea:	20fa      	movs	r0, #250	; 0xfa
 80023ec:	0040      	lsls	r0, r0, #1
 80023ee:	f004 fff3 	bl	80073d8 <vTaskDelay>
	while(1)
 80023f2:	e7f8      	b.n	80023e6 <StartDefaultTask+0x2>

080023f4 <vApplicationStackOverflowHook>:
    while(1);
 80023f4:	e7fe      	b.n	80023f4 <vApplicationStackOverflowHook>
 80023f6:	46c0      	nop			; (mov r8, r8)

080023f8 <MX_FREERTOS_Init>:
	}
}
#endif

void MX_FREERTOS_Init(void) {
	xTaskCreate(
 80023f8:	2300      	movs	r3, #0
void MX_FREERTOS_Init(void) {
 80023fa:	b500      	push	{lr}
 80023fc:	b083      	sub	sp, #12
	xTaskCreate(
 80023fe:	9301      	str	r3, [sp, #4]
 8002400:	3309      	adds	r3, #9
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	22c8      	movs	r2, #200	; 0xc8
 8002406:	2300      	movs	r3, #0
 8002408:	4902      	ldr	r1, [pc, #8]	; (8002414 <MX_FREERTOS_Init+0x1c>)
 800240a:	4803      	ldr	r0, [pc, #12]	; (8002418 <MX_FREERTOS_Init+0x20>)
 800240c:	f004 ffae 	bl	800736c <xTaskCreate>
		  200,
		  NULL,
		  configMAX_PRIORITIES - 1,
		  NULL);

}
 8002410:	b003      	add	sp, #12
 8002412:	bd00      	pop	{pc}
 8002414:	08007f68 	.word	0x08007f68
 8002418:	080023e5 	.word	0x080023e5

0800241c <bsp_adc_init>:
#include "bsp_adc.h"

ADC_HandleTypeDef hadc;

void bsp_adc_init(void)
{
 800241c:	b510      	push	{r4, lr}
 800241e:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 8002420:	220c      	movs	r2, #12
 8002422:	2100      	movs	r1, #0
 8002424:	a801      	add	r0, sp, #4
 8002426:	f005 fc7b 	bl	8007d20 <memset>
  hadc.Instance = ADC1;
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800242a:	2104      	movs	r1, #4
  hadc.Instance = ADC1;
 800242c:	4c1d      	ldr	r4, [pc, #116]	; (80024a4 <bsp_adc_init+0x88>)
 800242e:	4b1e      	ldr	r3, [pc, #120]	; (80024a8 <bsp_adc_init+0x8c>)
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002430:	6161      	str	r1, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002432:	2180      	movs	r1, #128	; 0x80
 8002434:	0449      	lsls	r1, r1, #17
 8002436:	61a1      	str	r1, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  hadc.Init.ContinuousConvMode = DISABLE;
  hadc.Init.DiscontinuousConvMode = ENABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002438:	21c2      	movs	r1, #194	; 0xc2
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800243a:	2201      	movs	r2, #1
  hadc.Instance = ADC1;
 800243c:	6023      	str	r3, [r4, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800243e:	2300      	movs	r3, #0
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002440:	31ff      	adds	r1, #255	; 0xff
 8002442:	61e1      	str	r1, [r4, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002444:	399e      	subs	r1, #158	; 0x9e
 8002446:	39ff      	subs	r1, #255	; 0xff
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002448:	0020      	movs	r0, r4
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800244a:	6063      	str	r3, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800244c:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800244e:	60e3      	str	r3, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002450:	6122      	str	r2, [r4, #16]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002452:	6223      	str	r3, [r4, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002454:	5463      	strb	r3, [r4, r1]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002456:	62a2      	str	r2, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002458:	f002 fc90 	bl	8004d7c <HAL_ADC_Init>
 800245c:	2800      	cmp	r0, #0
 800245e:	d117      	bne.n	8002490 <bsp_adc_init+0x74>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002460:	2301      	movs	r3, #1
 8002462:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002464:	2380      	movs	r3, #128	; 0x80
 8002466:	015b      	lsls	r3, r3, #5
 8002468:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800246a:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800246c:	0020      	movs	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800246e:	055b      	lsls	r3, r3, #21
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002470:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002472:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002474:	f002 fd9c 	bl	8004fb0 <HAL_ADC_ConfigChannel>
 8002478:	2800      	cmp	r0, #0
 800247a:	d10f      	bne.n	800249c <bsp_adc_init+0x80>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800247c:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800247e:	0020      	movs	r0, r4
 8002480:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_2;
 8002482:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002484:	f002 fd94 	bl	8004fb0 <HAL_ADC_ConfigChannel>
 8002488:	2800      	cmp	r0, #0
 800248a:	d104      	bne.n	8002496 <bsp_adc_init+0x7a>
    Error_Handler();
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */
}
 800248c:	b004      	add	sp, #16
 800248e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002490:	f000 fb24 	bl	8002adc <Error_Handler>
 8002494:	e7e4      	b.n	8002460 <bsp_adc_init+0x44>
    Error_Handler();
 8002496:	f000 fb21 	bl	8002adc <Error_Handler>
}
 800249a:	e7f7      	b.n	800248c <bsp_adc_init+0x70>
    Error_Handler();
 800249c:	f000 fb1e 	bl	8002adc <Error_Handler>
 80024a0:	e7ec      	b.n	800247c <bsp_adc_init+0x60>
 80024a2:	46c0      	nop			; (mov r8, r8)
 80024a4:	20000590 	.word	0x20000590
 80024a8:	40012400 	.word	0x40012400

080024ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80024ac:	b510      	push	{r4, lr}
 80024ae:	0004      	movs	r4, r0
 80024b0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b2:	2214      	movs	r2, #20
 80024b4:	2100      	movs	r1, #0
 80024b6:	a803      	add	r0, sp, #12
 80024b8:	f005 fc32 	bl	8007d20 <memset>
  if(adcHandle->Instance==ADC1)
 80024bc:	4b11      	ldr	r3, [pc, #68]	; (8002504 <HAL_ADC_MspInit+0x58>)
 80024be:	6822      	ldr	r2, [r4, #0]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d001      	beq.n	80024c8 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80024c4:	b008      	add	sp, #32
 80024c6:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024c8:	2080      	movs	r0, #128	; 0x80
 80024ca:	4b0f      	ldr	r3, [pc, #60]	; (8002508 <HAL_ADC_MspInit+0x5c>)
 80024cc:	0080      	lsls	r0, r0, #2
 80024ce:	6999      	ldr	r1, [r3, #24]
 80024d0:	4301      	orrs	r1, r0
 80024d2:	6199      	str	r1, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d4:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024d6:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d8:	0289      	lsls	r1, r1, #10
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024da:	4002      	ands	r2, r0
 80024dc:	9201      	str	r2, [sp, #4]
 80024de:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e0:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e2:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e4:	430a      	orrs	r2, r1
 80024e6:	615a      	str	r2, [r3, #20]
 80024e8:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ea:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ec:	400b      	ands	r3, r1
 80024ee:	9302      	str	r3, [sp, #8]
 80024f0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80024f2:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80024f6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024f8:	3b03      	subs	r3, #3
 80024fa:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fc:	f002 feca 	bl	8005294 <HAL_GPIO_Init>
}
 8002500:	e7e0      	b.n	80024c4 <HAL_ADC_MspInit+0x18>
 8002502:	46c0      	nop			; (mov r8, r8)
 8002504:	40012400 	.word	0x40012400
 8002508:	40021000 	.word	0x40021000

0800250c <bsp_beep_init>:
/*
 * beep1:PB15 BEEP2:PB14
 * 
*/
void bsp_beep_init()
{
 800250c:	b530      	push	{r4, r5, lr}
 800250e:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002510:	2214      	movs	r2, #20
 8002512:	2100      	movs	r1, #0
 8002514:	a801      	add	r0, sp, #4
 8002516:	f005 fc03 	bl	8007d20 <memset>
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800251a:	2080      	movs	r0, #128	; 0x80
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800251c:	25c0      	movs	r5, #192	; 0xc0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800251e:	4a0e      	ldr	r2, [pc, #56]	; (8002558 <bsp_beep_init+0x4c>)
 8002520:	02c0      	lsls	r0, r0, #11
 8002522:	6951      	ldr	r1, [r2, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8002524:	4c0d      	ldr	r4, [pc, #52]	; (800255c <bsp_beep_init+0x50>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002526:	4301      	orrs	r1, r0
 8002528:	6151      	str	r1, [r2, #20]
 800252a:	6953      	ldr	r3, [r2, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800252c:	022d      	lsls	r5, r5, #8
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800252e:	4003      	ands	r3, r0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8002530:	2200      	movs	r2, #0
 8002532:	0029      	movs	r1, r5
 8002534:	0020      	movs	r0, r4
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002536:	9300      	str	r3, [sp, #0]
 8002538:	9b00      	ldr	r3, [sp, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800253a:	f003 f851 	bl	80055e0 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB11 PB12 PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800253e:	2301      	movs	r3, #1
 8002540:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002542:	2300      	movs	r3, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002544:	0020      	movs	r0, r4
 8002546:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002548:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254a:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254c:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800254e:	f002 fea1 	bl	8005294 <HAL_GPIO_Init>
}
 8002552:	b007      	add	sp, #28
 8002554:	bd30      	pop	{r4, r5, pc}
 8002556:	46c0      	nop			; (mov r8, r8)
 8002558:	40021000 	.word	0x40021000
 800255c:	48000400 	.word	0x48000400

08002560 <bsp_led_init>:

/*
 * LED1:PB11 LED2:PB12 PED3:PB13
*/
void bsp_led_init()
{
 8002560:	b530      	push	{r4, r5, lr}
 8002562:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002564:	2214      	movs	r2, #20
 8002566:	2100      	movs	r1, #0
 8002568:	a801      	add	r0, sp, #4
 800256a:	f005 fbd9 	bl	8007d20 <memset>
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800256e:	2080      	movs	r0, #128	; 0x80
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002570:	25e0      	movs	r5, #224	; 0xe0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002572:	4a0e      	ldr	r2, [pc, #56]	; (80025ac <bsp_led_init+0x4c>)
 8002574:	02c0      	lsls	r0, r0, #11
 8002576:	6951      	ldr	r1, [r2, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002578:	4c0d      	ldr	r4, [pc, #52]	; (80025b0 <bsp_led_init+0x50>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800257a:	4301      	orrs	r1, r0
 800257c:	6151      	str	r1, [r2, #20]
 800257e:	6953      	ldr	r3, [r2, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002580:	01ad      	lsls	r5, r5, #6
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002582:	4003      	ands	r3, r0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002584:	2200      	movs	r2, #0
 8002586:	0029      	movs	r1, r5
 8002588:	0020      	movs	r0, r4
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800258a:	9300      	str	r3, [sp, #0]
 800258c:	9b00      	ldr	r3, [sp, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800258e:	f003 f827 	bl	80055e0 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB11 PB12 PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002592:	2301      	movs	r3, #1
 8002594:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002596:	2300      	movs	r3, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002598:	0020      	movs	r0, r4
 800259a:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800259c:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259e:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a0:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025a2:	f002 fe77 	bl	8005294 <HAL_GPIO_Init>

}
 80025a6:	b007      	add	sp, #28
 80025a8:	bd30      	pop	{r4, r5, pc}
 80025aa:	46c0      	nop			; (mov r8, r8)
 80025ac:	40021000 	.word	0x40021000
 80025b0:	48000400 	.word	0x48000400

080025b4 <bsp_led1_toggle>:
{
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
}
void bsp_led1_toggle()
{
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 80025b4:	2180      	movs	r1, #128	; 0x80
{
 80025b6:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 80025b8:	4802      	ldr	r0, [pc, #8]	; (80025c4 <bsp_led1_toggle+0x10>)
 80025ba:	0109      	lsls	r1, r1, #4
 80025bc:	f003 f816 	bl	80055ec <HAL_GPIO_TogglePin>
}
 80025c0:	bd10      	pop	{r4, pc}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	48000400 	.word	0x48000400

080025c8 <bsp_led2_toggle>:
{
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
}
void bsp_led2_toggle()
{
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 80025c8:	2180      	movs	r1, #128	; 0x80
{
 80025ca:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 80025cc:	4802      	ldr	r0, [pc, #8]	; (80025d8 <bsp_led2_toggle+0x10>)
 80025ce:	0149      	lsls	r1, r1, #5
 80025d0:	f003 f80c 	bl	80055ec <HAL_GPIO_TogglePin>
}
 80025d4:	bd10      	pop	{r4, pc}
 80025d6:	46c0      	nop			; (mov r8, r8)
 80025d8:	48000400 	.word	0x48000400

080025dc <bsp_led3_toggle>:
{
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
}
void bsp_led3_toggle()
{
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80025dc:	2180      	movs	r1, #128	; 0x80
{
 80025de:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80025e0:	4802      	ldr	r0, [pc, #8]	; (80025ec <bsp_led3_toggle+0x10>)
 80025e2:	0189      	lsls	r1, r1, #6
 80025e4:	f003 f802 	bl	80055ec <HAL_GPIO_TogglePin>
}
 80025e8:	bd10      	pop	{r4, pc}
 80025ea:	46c0      	nop			; (mov r8, r8)
 80025ec:	48000400 	.word	0x48000400

080025f0 <bsp_uart_init>:

	/*  */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
}
void bsp_uart_init(void)
{
 80025f0:	b530      	push	{r4, r5, lr}
 80025f2:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f4:	2214      	movs	r2, #20
 80025f6:	2100      	movs	r1, #0
 80025f8:	a801      	add	r0, sp, #4
 80025fa:	f005 fb91 	bl	8007d20 <memset>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80025fe:	2080      	movs	r0, #128	; 0x80
 8002600:	4a1c      	ldr	r2, [pc, #112]	; (8002674 <bsp_uart_init+0x84>)
 8002602:	0280      	lsls	r0, r0, #10
 8002604:	6951      	ldr	r1, [r2, #20]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002606:	2580      	movs	r5, #128	; 0x80
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002608:	4301      	orrs	r1, r0
 800260a:	6151      	str	r1, [r2, #20]
 800260c:	6953      	ldr	r3, [r2, #20]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800260e:	006d      	lsls	r5, r5, #1
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002610:	4003      	ands	r3, r0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002612:	2090      	movs	r0, #144	; 0x90
 8002614:	2200      	movs	r2, #0
 8002616:	0029      	movs	r1, r5
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002618:	9300      	str	r3, [sp, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800261a:	05c0      	lsls	r0, r0, #23
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800261c:	9b00      	ldr	r3, [sp, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800261e:	f002 ffdf 	bl	80055e0 <HAL_GPIO_WritePin>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002622:	2090      	movs	r0, #144	; 0x90
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2400      	movs	r4, #0
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002626:	2301      	movs	r3, #1
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002628:	a901      	add	r1, sp, #4
 800262a:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800262c:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 800262e:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002630:	9403      	str	r4, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002632:	9404      	str	r4, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002634:	f002 fe2e 	bl	8005294 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002638:	2090      	movs	r0, #144	; 0x90
 800263a:	2201      	movs	r2, #1
 800263c:	05c0      	lsls	r0, r0, #23
 800263e:	0029      	movs	r1, r5
 8002640:	f002 ffce 	bl	80055e0 <HAL_GPIO_WritePin>
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002644:	480c      	ldr	r0, [pc, #48]	; (8002678 <bsp_uart_init+0x88>)
 8002646:	4b0d      	ldr	r3, [pc, #52]	; (800267c <bsp_uart_init+0x8c>)
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002648:	6084      	str	r4, [r0, #8]
  huart1.Instance = USART1;
 800264a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 800264c:	23e1      	movs	r3, #225	; 0xe1
 800264e:	025b      	lsls	r3, r3, #9
 8002650:	6043      	str	r3, [r0, #4]
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002652:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002654:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002656:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002658:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800265a:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800265c:	61c4      	str	r4, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800265e:	6204      	str	r4, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002660:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002662:	f004 fa1d 	bl	8006aa0 <HAL_UART_Init>
 8002666:	2800      	cmp	r0, #0
 8002668:	d101      	bne.n	800266e <bsp_uart_init+0x7e>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  

  /* USER CODE END USART1_Init 2 */
}
 800266a:	b007      	add	sp, #28
 800266c:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800266e:	f000 fa35 	bl	8002adc <Error_Handler>
}
 8002672:	e7fa      	b.n	800266a <bsp_uart_init+0x7a>
 8002674:	40021000 	.word	0x40021000
 8002678:	200005d0 	.word	0x200005d0
 800267c:	40013800 	.word	0x40013800

08002680 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002680:	b510      	push	{r4, lr}
 8002682:	0004      	movs	r4, r0
 8002684:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002686:	2214      	movs	r2, #20
 8002688:	2100      	movs	r1, #0
 800268a:	a803      	add	r0, sp, #12
 800268c:	f005 fb48 	bl	8007d20 <memset>
  if(uartHandle->Instance==USART1)
 8002690:	4b17      	ldr	r3, [pc, #92]	; (80026f0 <HAL_UART_MspInit+0x70>)
 8002692:	6822      	ldr	r2, [r4, #0]
 8002694:	429a      	cmp	r2, r3
 8002696:	d001      	beq.n	800269c <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002698:	b008      	add	sp, #32
 800269a:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800269c:	2080      	movs	r0, #128	; 0x80
 800269e:	4b15      	ldr	r3, [pc, #84]	; (80026f4 <HAL_UART_MspInit+0x74>)
 80026a0:	01c0      	lsls	r0, r0, #7
 80026a2:	6999      	ldr	r1, [r3, #24]
 80026a4:	4301      	orrs	r1, r0
 80026a6:	6199      	str	r1, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a8:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80026aa:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ac:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 80026ae:	4002      	ands	r2, r0
 80026b0:	9201      	str	r2, [sp, #4]
 80026b2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026b4:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026b6:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026b8:	430a      	orrs	r2, r1
 80026ba:	615a      	str	r2, [r3, #20]
 80026bc:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026be:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c0:	400b      	ands	r3, r1
 80026c2:	9302      	str	r3, [sp, #8]
 80026c4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80026c6:	23c0      	movs	r3, #192	; 0xc0
 80026c8:	00db      	lsls	r3, r3, #3
 80026ca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026cc:	2302      	movs	r3, #2
 80026ce:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026d0:	3301      	adds	r3, #1
 80026d2:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80026d6:	3b02      	subs	r3, #2
 80026d8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026da:	f002 fddb 	bl	8005294 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80026de:	2200      	movs	r2, #0
 80026e0:	2103      	movs	r1, #3
 80026e2:	201b      	movs	r0, #27
 80026e4:	f002 fce6 	bl	80050b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80026e8:	201b      	movs	r0, #27
 80026ea:	f002 fd15 	bl	8005118 <HAL_NVIC_EnableIRQ>
}
 80026ee:	e7d3      	b.n	8002698 <HAL_UART_MspInit+0x18>
 80026f0:	40013800 	.word	0x40013800
 80026f4:	40021000 	.word	0x40021000

080026f8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART1)
 80026f8:	4b0a      	ldr	r3, [pc, #40]	; (8002724 <HAL_UART_MspDeInit+0x2c>)
 80026fa:	6802      	ldr	r2, [r0, #0]
{
 80026fc:	b510      	push	{r4, lr}
  if(uartHandle->Instance==USART1)
 80026fe:	429a      	cmp	r2, r3
 8002700:	d000      	beq.n	8002704 <HAL_UART_MspDeInit+0xc>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8002702:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_DISABLE();
 8002704:	4a08      	ldr	r2, [pc, #32]	; (8002728 <HAL_UART_MspDeInit+0x30>)
 8002706:	4909      	ldr	r1, [pc, #36]	; (800272c <HAL_UART_MspDeInit+0x34>)
 8002708:	6993      	ldr	r3, [r2, #24]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800270a:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART1_CLK_DISABLE();
 800270c:	400b      	ands	r3, r1
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800270e:	21c0      	movs	r1, #192	; 0xc0
    __HAL_RCC_USART1_CLK_DISABLE();
 8002710:	6193      	str	r3, [r2, #24]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8002712:	00c9      	lsls	r1, r1, #3
 8002714:	05c0      	lsls	r0, r0, #23
 8002716:	f002 fed9 	bl	80054cc <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800271a:	201b      	movs	r0, #27
 800271c:	f002 fd08 	bl	8005130 <HAL_NVIC_DisableIRQ>
}
 8002720:	e7ef      	b.n	8002702 <HAL_UART_MspDeInit+0xa>
 8002722:	46c0      	nop			; (mov r8, r8)
 8002724:	40013800 	.word	0x40013800
 8002728:	40021000 	.word	0x40021000
 800272c:	ffffbfff 	.word	0xffffbfff

08002730 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002732:	46ce      	mov	lr, r9
 8002734:	4647      	mov	r7, r8
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8002736:	1e43      	subs	r3, r0, #1
{
 8002738:	b580      	push	{r7, lr}
    if( xWantedSize > 0 )
 800273a:	330a      	adds	r3, #10
 800273c:	d820      	bhi.n	8002780 <pvPortMalloc+0x50>
        {
            xWantedSize += xHeapStructSize;

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800273e:	2307      	movs	r3, #7
 8002740:	001a      	movs	r2, r3
            xWantedSize += xHeapStructSize;
 8002742:	3008      	adds	r0, #8
 8002744:	0004      	movs	r4, r0
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002746:	4002      	ands	r2, r0
 8002748:	4203      	tst	r3, r0
 800274a:	d145      	bne.n	80027d8 <pvPortMalloc+0xa8>
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 800274c:	f004 feaa 	bl	80074a4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002750:	4d4c      	ldr	r5, [pc, #304]	; (8002884 <pvPortMalloc+0x154>)
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002752:	0026      	movs	r6, r4
        if( pxEnd == NULL )
 8002754:	682b      	ldr	r3, [r5, #0]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d047      	beq.n	80027ea <pvPortMalloc+0xba>
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800275a:	2e00      	cmp	r6, #0
 800275c:	dd16      	ble.n	800278c <pvPortMalloc+0x5c>
 800275e:	4b4a      	ldr	r3, [pc, #296]	; (8002888 <pvPortMalloc+0x158>)
 8002760:	4698      	mov	r8, r3
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	469c      	mov	ip, r3
 8002766:	42a3      	cmp	r3, r4
 8002768:	d310      	bcc.n	800278c <pvPortMalloc+0x5c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 800276a:	4e48      	ldr	r6, [pc, #288]	; (800288c <pvPortMalloc+0x15c>)
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800276c:	4848      	ldr	r0, [pc, #288]	; (8002890 <pvPortMalloc+0x160>)
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 800276e:	6833      	ldr	r3, [r6, #0]
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8002770:	4283      	cmp	r3, r0
 8002772:	d303      	bcc.n	800277c <pvPortMalloc+0x4c>
 8002774:	4a47      	ldr	r2, [pc, #284]	; (8002894 <pvPortMalloc+0x164>)
 8002776:	1887      	adds	r7, r0, r2
 8002778:	42bb      	cmp	r3, r7
 800277a:	d918      	bls.n	80027ae <pvPortMalloc+0x7e>
 800277c:	b672      	cpsid	i
 800277e:	e7fe      	b.n	800277e <pvPortMalloc+0x4e>
    vTaskSuspendAll();
 8002780:	f004 fe90 	bl	80074a4 <vTaskSuspendAll>
        if( pxEnd == NULL )
 8002784:	4d3f      	ldr	r5, [pc, #252]	; (8002884 <pvPortMalloc+0x154>)
 8002786:	682b      	ldr	r3, [r5, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d02c      	beq.n	80027e6 <pvPortMalloc+0xb6>
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800278c:	f004 fe92 	bl	80074b4 <xTaskResumeAll>
 8002790:	2500      	movs	r5, #0
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
    return pvReturn;
}
 8002792:	0028      	movs	r0, r5
 8002794:	bcc0      	pop	{r6, r7}
 8002796:	46b9      	mov	r9, r7
 8002798:	46b0      	mov	r8, r6
 800279a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	2a00      	cmp	r2, #0
 80027a0:	d008      	beq.n	80027b4 <pvPortMalloc+0x84>
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80027a2:	4282      	cmp	r2, r0
 80027a4:	d343      	bcc.n	800282e <pvPortMalloc+0xfe>
 80027a6:	001e      	movs	r6, r3
 80027a8:	42ba      	cmp	r2, r7
 80027aa:	d840      	bhi.n	800282e <pvPortMalloc+0xfe>
 80027ac:	0013      	movs	r3, r2
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 80027ae:	6859      	ldr	r1, [r3, #4]
 80027b0:	42a1      	cmp	r1, r4
 80027b2:	d3f3      	bcc.n	800279c <pvPortMalloc+0x6c>
                if( pxBlock != pxEnd )
 80027b4:	682a      	ldr	r2, [r5, #0]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d0e8      	beq.n	800278c <pvPortMalloc+0x5c>
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 80027ba:	6835      	ldr	r5, [r6, #0]
 80027bc:	3508      	adds	r5, #8
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 80027be:	4285      	cmp	r5, r0
 80027c0:	d337      	bcc.n	8002832 <pvPortMalloc+0x102>
 80027c2:	4a34      	ldr	r2, [pc, #208]	; (8002894 <pvPortMalloc+0x164>)
 80027c4:	4691      	mov	r9, r2
 80027c6:	4448      	add	r0, r9
 80027c8:	4285      	cmp	r5, r0
 80027ca:	d832      	bhi.n	8002832 <pvPortMalloc+0x102>
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80027cc:	6818      	ldr	r0, [r3, #0]
 80027ce:	6030      	str	r0, [r6, #0]
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80027d0:	42a1      	cmp	r1, r4
 80027d2:	d230      	bcs.n	8002836 <pvPortMalloc+0x106>
 80027d4:	b672      	cpsid	i
 80027d6:	e7fe      	b.n	80027d6 <pvPortMalloc+0xa6>
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80027d8:	3301      	adds	r3, #1
 80027da:	1a9b      	subs	r3, r3, r2
                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80027dc:	43da      	mvns	r2, r3
 80027de:	4282      	cmp	r2, r0
 80027e0:	d3ce      	bcc.n	8002780 <pvPortMalloc+0x50>
                    xWantedSize += xAdditionalRequiredSize;
 80027e2:	18c4      	adds	r4, r0, r3
 80027e4:	e7b2      	b.n	800274c <pvPortMalloc+0x1c>
        if( pxEnd == NULL )
 80027e6:	2600      	movs	r6, #0
 80027e8:	2400      	movs	r4, #0
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80027ea:	2307      	movs	r3, #7
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80027ec:	4928      	ldr	r1, [pc, #160]	; (8002890 <pvPortMalloc+0x160>)
    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80027ee:	420b      	tst	r3, r1
 80027f0:	d116      	bne.n	8002820 <pvPortMalloc+0xf0>
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
    xStart.xBlockSize = ( size_t ) 0;

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80027f2:	23a0      	movs	r3, #160	; 0xa0
 80027f4:	000a      	movs	r2, r1
 80027f6:	0008      	movs	r0, r1
 80027f8:	01db      	lsls	r3, r3, #7
 80027fa:	18cb      	adds	r3, r1, r3
    xStart.xBlockSize = ( size_t ) 0;
 80027fc:	2100      	movs	r1, #0
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80027fe:	4f23      	ldr	r7, [pc, #140]	; (800288c <pvPortMalloc+0x15c>)
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8002800:	3b08      	subs	r3, #8
    xStart.xBlockSize = ( size_t ) 0;
 8002802:	6079      	str	r1, [r7, #4]
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8002804:	6038      	str	r0, [r7, #0]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002806:	2707      	movs	r7, #7
 8002808:	43bb      	bics	r3, r7
    pxEnd = ( BlockLink_t * ) uxEndAddress;
    pxEnd->xBlockSize = 0;
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 800280a:	6019      	str	r1, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800280c:	1a9a      	subs	r2, r3, r2
    pxEnd->xBlockSize = 0;
 800280e:	6059      	str	r1, [r3, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8002810:	602b      	str	r3, [r5, #0]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8002812:	6003      	str	r3, [r0, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002814:	4b20      	ldr	r3, [pc, #128]	; (8002898 <pvPortMalloc+0x168>)
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8002816:	6042      	str	r2, [r0, #4]
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002818:	601a      	str	r2, [r3, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800281a:	4b1b      	ldr	r3, [pc, #108]	; (8002888 <pvPortMalloc+0x158>)
 800281c:	601a      	str	r2, [r3, #0]
}
 800281e:	e79c      	b.n	800275a <pvPortMalloc+0x2a>
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8002820:	1dca      	adds	r2, r1, #7
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002822:	439a      	bics	r2, r3
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8002824:	23a0      	movs	r3, #160	; 0xa0
 8002826:	01db      	lsls	r3, r3, #7
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8002828:	0010      	movs	r0, r2
 800282a:	18cb      	adds	r3, r1, r3
 800282c:	e7e6      	b.n	80027fc <pvPortMalloc+0xcc>
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800282e:	b672      	cpsid	i
 8002830:	e7fe      	b.n	8002830 <pvPortMalloc+0x100>
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8002832:	b672      	cpsid	i
 8002834:	e7fe      	b.n	8002834 <pvPortMalloc+0x104>
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002836:	1b0f      	subs	r7, r1, r4
 8002838:	2f10      	cmp	r7, #16
 800283a:	d908      	bls.n	800284e <pvPortMalloc+0x11e>
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800283c:	191a      	adds	r2, r3, r4
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800283e:	0751      	lsls	r1, r2, #29
 8002840:	d001      	beq.n	8002846 <pvPortMalloc+0x116>
 8002842:	b672      	cpsid	i
 8002844:	e7fe      	b.n	8002844 <pvPortMalloc+0x114>
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002846:	0021      	movs	r1, r4
 8002848:	6057      	str	r7, [r2, #4]
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800284a:	6010      	str	r0, [r2, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 800284c:	6032      	str	r2, [r6, #0]
                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800284e:	4662      	mov	r2, ip
 8002850:	4640      	mov	r0, r8
 8002852:	1a52      	subs	r2, r2, r1
 8002854:	6002      	str	r2, [r0, #0]
                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002856:	4810      	ldr	r0, [pc, #64]	; (8002898 <pvPortMalloc+0x168>)
 8002858:	6804      	ldr	r4, [r0, #0]
 800285a:	42a2      	cmp	r2, r4
 800285c:	d200      	bcs.n	8002860 <pvPortMalloc+0x130>
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800285e:	6002      	str	r2, [r0, #0]
                    heapALLOCATE_BLOCK( pxBlock );
 8002860:	2280      	movs	r2, #128	; 0x80
 8002862:	0612      	lsls	r2, r2, #24
 8002864:	4311      	orrs	r1, r2
                    pxBlock->pxNextFreeBlock = NULL;
 8002866:	2200      	movs	r2, #0
 8002868:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800286a:	4a0c      	ldr	r2, [pc, #48]	; (800289c <pvPortMalloc+0x16c>)
                    heapALLOCATE_BLOCK( pxBlock );
 800286c:	6059      	str	r1, [r3, #4]
                    xNumberOfSuccessfulAllocations++;
 800286e:	6813      	ldr	r3, [r2, #0]
 8002870:	3301      	adds	r3, #1
 8002872:	6013      	str	r3, [r2, #0]
    ( void ) xTaskResumeAll();
 8002874:	f004 fe1e 	bl	80074b4 <xTaskResumeAll>
    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002878:	076b      	lsls	r3, r5, #29
 800287a:	d100      	bne.n	800287e <pvPortMalloc+0x14e>
 800287c:	e789      	b.n	8002792 <pvPortMalloc+0x62>
 800287e:	b672      	cpsid	i
 8002880:	e7fe      	b.n	8002880 <pvPortMalloc+0x150>
 8002882:	46c0      	nop			; (mov r8, r8)
 8002884:	20000658 	.word	0x20000658
 8002888:	2000565c 	.word	0x2000565c
 800288c:	2000566c 	.word	0x2000566c
 8002890:	2000065c 	.word	0x2000065c
 8002894:	00004fff 	.word	0x00004fff
 8002898:	20005660 	.word	0x20005660
 800289c:	20005664 	.word	0x20005664

080028a0 <vPortFree>:
{
 80028a0:	b570      	push	{r4, r5, r6, lr}
    if( pv != NULL )
 80028a2:	2800      	cmp	r0, #0
 80028a4:	d03d      	beq.n	8002922 <vPortFree+0x82>
        puc -= xHeapStructSize;
 80028a6:	0004      	movs	r4, r0
        heapVALIDATE_BLOCK_POINTER( pxLink );
 80028a8:	4d2c      	ldr	r5, [pc, #176]	; (800295c <vPortFree+0xbc>)
        puc -= xHeapStructSize;
 80028aa:	3c08      	subs	r4, #8
 80028ac:	0026      	movs	r6, r4
        heapVALIDATE_BLOCK_POINTER( pxLink );
 80028ae:	42ac      	cmp	r4, r5
 80028b0:	d308      	bcc.n	80028c4 <vPortFree+0x24>
 80028b2:	4b2b      	ldr	r3, [pc, #172]	; (8002960 <vPortFree+0xc0>)
 80028b4:	18eb      	adds	r3, r5, r3
 80028b6:	429c      	cmp	r4, r3
 80028b8:	d804      	bhi.n	80028c4 <vPortFree+0x24>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80028ba:	6863      	ldr	r3, [r4, #4]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	db31      	blt.n	8002924 <vPortFree+0x84>
 80028c0:	b672      	cpsid	i
 80028c2:	e7fe      	b.n	80028c2 <vPortFree+0x22>
        heapVALIDATE_BLOCK_POINTER( pxLink );
 80028c4:	b672      	cpsid	i
 80028c6:	e7fe      	b.n	80028c6 <vPortFree+0x26>
                heapFREE_BLOCK( pxLink );
 80028c8:	005a      	lsls	r2, r3, #1
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 80028ca:	4926      	ldr	r1, [pc, #152]	; (8002964 <vPortFree+0xc4>)
                heapFREE_BLOCK( pxLink );
 80028cc:	0852      	lsrs	r2, r2, #1
 80028ce:	6062      	str	r2, [r4, #4]
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 80028d0:	420b      	tst	r3, r1
 80028d2:	d13d      	bne.n	8002950 <vPortFree+0xb0>
                vTaskSuspendAll();
 80028d4:	f004 fde6 	bl	80074a4 <vTaskSuspendAll>
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80028d8:	4a23      	ldr	r2, [pc, #140]	; (8002968 <vPortFree+0xc8>)
 80028da:	6861      	ldr	r1, [r4, #4]
 80028dc:	6813      	ldr	r3, [r2, #0]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80028de:	4823      	ldr	r0, [pc, #140]	; (800296c <vPortFree+0xcc>)
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80028e0:	185b      	adds	r3, r3, r1
 80028e2:	6013      	str	r3, [r2, #0]
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80028e4:	0003      	movs	r3, r0
 80028e6:	001a      	movs	r2, r3
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	429c      	cmp	r4, r3
 80028ec:	d8fb      	bhi.n	80028e6 <vPortFree+0x46>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 80028ee:	4282      	cmp	r2, r0
 80028f0:	d006      	beq.n	8002900 <vPortFree+0x60>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 80028f2:	42aa      	cmp	r2, r5
 80028f4:	d326      	bcc.n	8002944 <vPortFree+0xa4>
 80028f6:	481a      	ldr	r0, [pc, #104]	; (8002960 <vPortFree+0xc0>)
 80028f8:	4684      	mov	ip, r0
 80028fa:	4465      	add	r5, ip
 80028fc:	42aa      	cmp	r2, r5
 80028fe:	d821      	bhi.n	8002944 <vPortFree+0xa4>

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002900:	6850      	ldr	r0, [r2, #4]
 8002902:	1815      	adds	r5, r2, r0
 8002904:	42ac      	cmp	r4, r5
 8002906:	d01f      	beq.n	8002948 <vPortFree+0xa8>

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8002908:	1870      	adds	r0, r6, r1
 800290a:	4283      	cmp	r3, r0
 800290c:	d00f      	beq.n	800292e <vPortFree+0x8e>
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800290e:	6033      	str	r3, [r6, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8002910:	42b2      	cmp	r2, r6
 8002912:	d000      	beq.n	8002916 <vPortFree+0x76>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8002914:	6016      	str	r6, [r2, #0]
                    xNumberOfSuccessfulFrees++;
 8002916:	4a16      	ldr	r2, [pc, #88]	; (8002970 <vPortFree+0xd0>)
 8002918:	6813      	ldr	r3, [r2, #0]
 800291a:	3301      	adds	r3, #1
 800291c:	6013      	str	r3, [r2, #0]
                ( void ) xTaskResumeAll();
 800291e:	f004 fdc9 	bl	80074b4 <xTaskResumeAll>
}
 8002922:	bd70      	pop	{r4, r5, r6, pc}
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002924:	6822      	ldr	r2, [r4, #0]
 8002926:	2a00      	cmp	r2, #0
 8002928:	d0ce      	beq.n	80028c8 <vPortFree+0x28>
 800292a:	b672      	cpsid	i
 800292c:	e7fe      	b.n	800292c <vPortFree+0x8c>
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 800292e:	4811      	ldr	r0, [pc, #68]	; (8002974 <vPortFree+0xd4>)
 8002930:	6800      	ldr	r0, [r0, #0]
 8002932:	4283      	cmp	r3, r0
 8002934:	d0eb      	beq.n	800290e <vPortFree+0x6e>
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8002936:	6858      	ldr	r0, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8002938:	681b      	ldr	r3, [r3, #0]
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 800293a:	4684      	mov	ip, r0
 800293c:	4461      	add	r1, ip
 800293e:	6071      	str	r1, [r6, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8002940:	6033      	str	r3, [r6, #0]
 8002942:	e7e5      	b.n	8002910 <vPortFree+0x70>
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8002944:	b672      	cpsid	i
 8002946:	e7fe      	b.n	8002946 <vPortFree+0xa6>
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002948:	1809      	adds	r1, r1, r0
 800294a:	0016      	movs	r6, r2
 800294c:	6051      	str	r1, [r2, #4]
        pxBlockToInsert = pxIterator;
 800294e:	e7db      	b.n	8002908 <vPortFree+0x68>
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
 8002950:	2100      	movs	r1, #0
 8002952:	3a08      	subs	r2, #8
 8002954:	f005 f9e4 	bl	8007d20 <memset>
 8002958:	e7bc      	b.n	80028d4 <vPortFree+0x34>
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	2000065c 	.word	0x2000065c
 8002960:	00004fff 	.word	0x00004fff
 8002964:	7ffffff8 	.word	0x7ffffff8
 8002968:	2000565c 	.word	0x2000565c
 800296c:	2000566c 	.word	0x2000566c
 8002970:	20005668 	.word	0x20005668
 8002974:	20000658 	.word	0x20000658

08002978 <rt_hw_console_output>:
    return n;
}


rt_weak void rt_hw_console_output(const char *str)
{
 8002978:	b510      	push	{r4, lr}
    /* empty console output */

    myputstr(str);
 800297a:	f002 f9c9 	bl	8004d10 <myputstr>

}
 800297e:	bd10      	pop	{r4, pc}

08002980 <rt_kprintf>:
 * @param fmt is the format parameters.
 *
 * @return The number of characters actually written to buffer.
 */
rt_weak int rt_kprintf(const char *fmt, ...)
{
 8002980:	b40f      	push	{r0, r1, r2, r3}
 8002982:	b530      	push	{r4, r5, lr}
 8002984:	b083      	sub	sp, #12
 8002986:	ab06      	add	r3, sp, #24
    /* the return value of vsnprintf is the number of bytes that would be
     * written to buffer had if the size of the buffer been sufficiently
     * large excluding the terminating null byte. If the output string
     * would be larger than the rt_log_buf, we have to adjust the output
     * length. */
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 8002988:	4d09      	ldr	r5, [pc, #36]	; (80029b0 <rt_kprintf+0x30>)
{
 800298a:	cb04      	ldmia	r3!, {r2}
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 800298c:	217f      	movs	r1, #127	; 0x7f
 800298e:	0028      	movs	r0, r5
    va_start(args, fmt);
 8002990:	9301      	str	r3, [sp, #4]
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 8002992:	f001 fd23 	bl	80043dc <rt_vsnprintf>
 8002996:	0004      	movs	r4, r0
    if (length > RT_CONSOLEBUF_SIZE - 1)
    {
        length = RT_CONSOLEBUF_SIZE - 1;
    }

    rt_hw_console_output(rt_log_buf);
 8002998:	0028      	movs	r0, r5
 800299a:	f7ff ffed 	bl	8002978 <rt_hw_console_output>

    va_end(args);

    return length;
 800299e:	0020      	movs	r0, r4
 80029a0:	2c7f      	cmp	r4, #127	; 0x7f
 80029a2:	d900      	bls.n	80029a6 <rt_kprintf+0x26>
 80029a4:	207f      	movs	r0, #127	; 0x7f
}
 80029a6:	b003      	add	sp, #12
 80029a8:	bc30      	pop	{r4, r5}
 80029aa:	bc08      	pop	{r3}
 80029ac:	b004      	add	sp, #16
 80029ae:	4718      	bx	r3
 80029b0:	20005674 	.word	0x20005674

080029b4 <vListInitialise>:
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 80029b4:	0003      	movs	r3, r0
 80029b6:	3308      	adds	r3, #8

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80029b8:	2201      	movs	r2, #1
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 80029ba:	6043      	str	r3, [r0, #4]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 80029bc:	60c3      	str	r3, [r0, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 80029be:	6103      	str	r3, [r0, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80029c0:	2300      	movs	r3, #0
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80029c2:	4252      	negs	r2, r2
 80029c4:	6082      	str	r2, [r0, #8]
    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80029c6:	6003      	str	r3, [r0, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 80029c8:	4770      	bx	lr
 80029ca:	46c0      	nop			; (mov r8, r8)

080029cc <vListInitialiseItem>:
void vListInitialiseItem( ListItem_t * const pxItem )
{
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	6103      	str	r3, [r0, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 80029d0:	4770      	bx	lr
 80029d2:	46c0      	nop			; (mov r8, r8)

080029d4 <vListInsert>:
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80029d4:	0003      	movs	r3, r0
{
 80029d6:	b530      	push	{r4, r5, lr}
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80029d8:	680c      	ldr	r4, [r1, #0]
        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80029da:	3308      	adds	r3, #8
    if( xValueOfInsertion == portMAX_DELAY )
 80029dc:	1c62      	adds	r2, r4, #1
 80029de:	d00d      	beq.n	80029fc <vListInsert+0x28>
        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80029e0:	001a      	movs	r2, r3
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	681d      	ldr	r5, [r3, #0]
 80029e6:	42a5      	cmp	r5, r4
 80029e8:	d9fa      	bls.n	80029e0 <vListInsert+0xc>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80029ea:	604b      	str	r3, [r1, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80029ec:	6099      	str	r1, [r3, #8]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80029ee:	6803      	ldr	r3, [r0, #0]
    pxNewListItem->pxPrevious = pxIterator;
 80029f0:	608a      	str	r2, [r1, #8]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80029f2:	3301      	adds	r3, #1
    pxIterator->pxNext = pxNewListItem;
 80029f4:	6051      	str	r1, [r2, #4]
    pxNewListItem->pxContainer = pxList;
 80029f6:	6108      	str	r0, [r1, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80029f8:	6003      	str	r3, [r0, #0]

    traceRETURN_vListInsert();
}
 80029fa:	bd30      	pop	{r4, r5, pc}
        pxIterator = pxList->xListEnd.pxPrevious;
 80029fc:	6902      	ldr	r2, [r0, #16]
    pxNewListItem->pxNext = pxIterator->pxNext;
 80029fe:	6853      	ldr	r3, [r2, #4]
 8002a00:	e7f3      	b.n	80029ea <vListInsert+0x16>
 8002a02:	46c0      	nop			; (mov r8, r8)

08002a04 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002a04:	6903      	ldr	r3, [r0, #16]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002a06:	6841      	ldr	r1, [r0, #4]
 8002a08:	6882      	ldr	r2, [r0, #8]
 8002a0a:	608a      	str	r2, [r1, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002a0c:	6051      	str	r1, [r2, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002a0e:	6859      	ldr	r1, [r3, #4]
 8002a10:	4281      	cmp	r1, r0
 8002a12:	d005      	beq.n	8002a20 <uxListRemove+0x1c>
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002a14:	2200      	movs	r2, #0
 8002a16:	6102      	str	r2, [r0, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	1e50      	subs	r0, r2, #1
 8002a1c:	6018      	str	r0, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
}
 8002a1e:	4770      	bx	lr
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002a20:	605a      	str	r2, [r3, #4]
 8002a22:	e7f7      	b.n	8002a14 <uxListRemove+0x10>

08002a24 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8002a24:	b510      	push	{r4, lr}
 8002a26:	b094      	sub	sp, #80	; 0x50
//	unsigned int cnt = 0;
  HAL_Init();
 8002a28:	f002 f986 	bl	8004d38 <HAL_Init>

static void SystemClock_Config(void)
{

#if 1
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a2c:	222c      	movs	r2, #44	; 0x2c
 8002a2e:	2100      	movs	r1, #0
 8002a30:	a809      	add	r0, sp, #36	; 0x24
 8002a32:	f005 f975 	bl	8007d20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a36:	2210      	movs	r2, #16
 8002a38:	2100      	movs	r1, #0
 8002a3a:	4668      	mov	r0, sp
 8002a3c:	f005 f970 	bl	8007d20 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a40:	2210      	movs	r2, #16
 8002a42:	2100      	movs	r1, #0
 8002a44:	a804      	add	r0, sp, #16
 8002a46:	f005 f96b 	bl	8007d20 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8002a4a:	2312      	movs	r3, #18
 8002a4c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a4e:	3b11      	subs	r3, #17
 8002a50:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8002a52:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a54:	2380      	movs	r3, #128	; 0x80
 8002a56:	021b      	lsls	r3, r3, #8
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a58:	2410      	movs	r4, #16
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a5a:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002a5c:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a5e:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8002a60:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002a62:	035b      	lsls	r3, r3, #13
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a64:	3c0e      	subs	r4, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a66:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a68:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002a6a:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a6c:	f002 fdde 	bl	800562c <HAL_RCC_OscConfig>
 8002a70:	2800      	cmp	r0, #0
 8002a72:	d000      	beq.n	8002a76 <main+0x52>
  * @retval None
  */
void Error_Handler(void)
{
  /* User may add here some code to deal with this error */
  while(1)
 8002a74:	e7fe      	b.n	8002a74 <main+0x50>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a76:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a78:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a7a:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a80:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a82:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002a84:	f003 f858 	bl	8005b38 <HAL_RCC_ClockConfig>
 8002a88:	2800      	cmp	r0, #0
 8002a8a:	d000      	beq.n	8002a8e <main+0x6a>
  while(1)
 8002a8c:	e7fe      	b.n	8002a8c <main+0x68>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8002a8e:	2321      	movs	r3, #33	; 0x21
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002a90:	9006      	str	r0, [sp, #24]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002a92:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a94:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8002a96:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a98:	f003 f906 	bl	8005ca8 <HAL_RCCEx_PeriphCLKConfig>
 8002a9c:	2800      	cmp	r0, #0
 8002a9e:	d119      	bne.n	8002ad4 <main+0xb0>
  bsp_led_init();
 8002aa0:	f7ff fd5e 	bl	8002560 <bsp_led_init>
  bsp_beep_init();
 8002aa4:	f7ff fd32 	bl	800250c <bsp_beep_init>
  bsp_adc_init();
 8002aa8:	f7ff fcb8 	bl	800241c <bsp_adc_init>
  bsp_uart_init();
 8002aac:	f7ff fda0 	bl	80025f0 <bsp_uart_init>
  rt_kprintf("\r\nHello World! \r\n");
 8002ab0:	4809      	ldr	r0, [pc, #36]	; (8002ad8 <main+0xb4>)
 8002ab2:	f7ff ff65 	bl	8002980 <rt_kprintf>
  MX_FREERTOS_Init();
 8002ab6:	f7ff fc9f 	bl	80023f8 <MX_FREERTOS_Init>
  vTaskStartScheduler();
 8002aba:	f004 fcad 	bl	8007418 <vTaskStartScheduler>
	bsp_led1_toggle();
 8002abe:	f7ff fd79 	bl	80025b4 <bsp_led1_toggle>
	bsp_led2_toggle();
 8002ac2:	f7ff fd81 	bl	80025c8 <bsp_led2_toggle>
	bsp_led3_toggle();
 8002ac6:	f7ff fd89 	bl	80025dc <bsp_led3_toggle>
  	HAL_Delay(500);
 8002aca:	20fa      	movs	r0, #250	; 0xfa
 8002acc:	0040      	lsls	r0, r0, #1
 8002ace:	f002 fb3f 	bl	8005150 <HAL_Delay>
  while (1)
 8002ad2:	e7f4      	b.n	8002abe <main+0x9a>
  while(1)
 8002ad4:	e7fe      	b.n	8002ad4 <main+0xb0>
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	08007f7c 	.word	0x08007f7c

08002adc <Error_Handler>:
 8002adc:	e7fe      	b.n	8002adc <Error_Handler>
 8002ade:	46c0      	nop			; (mov r8, r8)

08002ae0 <prvTaskExitError>:

/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
    volatile uint32_t ulDummy = 0UL;
 8002ae0:	2300      	movs	r3, #0
{
 8002ae2:	b082      	sub	sp, #8
    volatile uint32_t ulDummy = 0UL;
 8002ae4:	9301      	str	r3, [sp, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 8002ae6:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <prvTaskExitError+0x20>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	3301      	adds	r3, #1
 8002aec:	d001      	beq.n	8002af2 <prvTaskExitError+0x12>
 8002aee:	b672      	cpsid	i
 8002af0:	e7fe      	b.n	8002af0 <prvTaskExitError+0x10>
    portDISABLE_INTERRUPTS();
 8002af2:	b672      	cpsid	i

    while( ulDummy == 0 )
 8002af4:	9b01      	ldr	r3, [sp, #4]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d0fc      	beq.n	8002af4 <prvTaskExitError+0x14>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 8002afa:	b002      	add	sp, #8
 8002afc:	4770      	bx	lr
 8002afe:	46c0      	nop			; (mov r8, r8)
 8002b00:	20000000 	.word	0x20000000

08002b04 <vPortSetupTimerInterrupt>:
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG;
 8002b04:	2204      	movs	r2, #4
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002b06:	2100      	movs	r1, #0
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG;
 8002b08:	4b04      	ldr	r3, [pc, #16]	; (8002b1c <vPortSetupTimerInterrupt+0x18>)
 8002b0a:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002b0c:	4a04      	ldr	r2, [pc, #16]	; (8002b20 <vPortSetupTimerInterrupt+0x1c>)
 8002b0e:	6011      	str	r1, [r2, #0]
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002b10:	4a04      	ldr	r2, [pc, #16]	; (8002b24 <vPortSetupTimerInterrupt+0x20>)
 8002b12:	4905      	ldr	r1, [pc, #20]	; (8002b28 <vPortSetupTimerInterrupt+0x24>)
 8002b14:	6011      	str	r1, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8002b16:	2207      	movs	r2, #7
 8002b18:	601a      	str	r2, [r3, #0]
}
 8002b1a:	4770      	bx	lr
 8002b1c:	e000e010 	.word	0xe000e010
 8002b20:	e000e018 	.word	0xe000e018
 8002b24:	e000e014 	.word	0xe000e014
 8002b28:	0000bb7f 	.word	0x0000bb7f

08002b2c <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002b2c:	2280      	movs	r2, #128	; 0x80
 8002b2e:	4b04      	ldr	r3, [pc, #16]	; (8002b40 <vPortYield+0x14>)
 8002b30:	0552      	lsls	r2, r2, #21
 8002b32:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8002b34:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8002b38:	f3bf 8f6f 	isb	sy
}
 8002b3c:	4770      	bx	lr
 8002b3e:	46c0      	nop			; (mov r8, r8)
 8002b40:	e000ed04 	.word	0xe000ed04

08002b44 <vPortEnterCritical>:

/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
    portDISABLE_INTERRUPTS();
 8002b44:	b672      	cpsid	i
    ulCriticalNesting++;
 8002b46:	4a04      	ldr	r2, [pc, #16]	; (8002b58 <vPortEnterCritical+0x14>)
 8002b48:	6813      	ldr	r3, [r2, #0]
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8002b4e:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8002b52:	f3bf 8f6f 	isb	sy
}
 8002b56:	4770      	bx	lr
 8002b58:	20000000 	.word	0x20000000

08002b5c <vPortExitCritical>:

/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
    configASSERT( ulCriticalNesting );
 8002b5c:	4b06      	ldr	r3, [pc, #24]	; (8002b78 <vPortExitCritical+0x1c>)
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	2a00      	cmp	r2, #0
 8002b62:	d101      	bne.n	8002b68 <vPortExitCritical+0xc>
 8002b64:	b672      	cpsid	i
 8002b66:	e7fe      	b.n	8002b66 <vPortExitCritical+0xa>
    ulCriticalNesting--;
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	3a01      	subs	r2, #1
 8002b6c:	601a      	str	r2, [r3, #0]

    if( ulCriticalNesting == 0 )
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d100      	bne.n	8002b76 <vPortExitCritical+0x1a>
    {
        portENABLE_INTERRUPTS();
 8002b74:	b662      	cpsie	i
    }
}
 8002b76:	4770      	bx	lr
 8002b78:	20000000 	.word	0x20000000

08002b7c <SysTick_Handler>:

/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8002b7c:	b510      	push	{r4, lr}
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8002b7e:	f000 f8cf 	bl	8002d20 <ulSetInterruptMask>
 8002b82:	0004      	movs	r4, r0

    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002b84:	f004 fcb0 	bl	80074e8 <xTaskIncrementTick>
 8002b88:	2800      	cmp	r0, #0
 8002b8a:	d003      	beq.n	8002b94 <SysTick_Handler+0x18>
        {
            traceISR_EXIT_TO_SCHEDULER();
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002b8c:	2280      	movs	r2, #128	; 0x80
 8002b8e:	4b03      	ldr	r3, [pc, #12]	; (8002b9c <SysTick_Handler+0x20>)
 8002b90:	0552      	lsls	r2, r2, #21
 8002b92:	601a      	str	r2, [r3, #0]
        {
            traceISR_EXIT();
        }
    }

    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8002b94:	0020      	movs	r0, r4
 8002b96:	f000 f8c7 	bl	8002d28 <vClearInterruptMask>
}
 8002b9a:	bd10      	pop	{r4, pc}
 8002b9c:	e000ed04 	.word	0xe000ed04

08002ba0 <vPortSVCHandler_C>:

/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8002ba0:	b510      	push	{r4, lr}
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 8002ba2:	6983      	ldr	r3, [r0, #24]
 8002ba4:	3b02      	subs	r3, #2

    switch( ucSVCNumber )
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	2b64      	cmp	r3, #100	; 0x64
 8002baa:	d001      	beq.n	8002bb0 <vPortSVCHandler_C+0x10>

    #endif /* configENABLE_MPU == 1 */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8002bac:	b672      	cpsid	i
 8002bae:	e7fe      	b.n	8002bae <vPortSVCHandler_C+0xe>
            vRestoreContextOfFirstTask();
 8002bb0:	f000 f896 	bl	8002ce0 <vRestoreContextOfFirstTask>
    }
}
 8002bb4:	bd10      	pop	{r4, pc}
 8002bb6:	46c0      	nop			; (mov r8, r8)

08002bb8 <pxPortInitialiseStack>:
#else /* configENABLE_MPU */

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 8002bb8:	b510      	push	{r4, lr}
            *pxTopOfStack = portINITIAL_EXC_RETURN;
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 8002bba:	2480      	movs	r4, #128	; 0x80
 8002bbc:	1f03      	subs	r3, r0, #4
 8002bbe:	0464      	lsls	r4, r4, #17
 8002bc0:	601c      	str	r4, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 8002bc2:	3b04      	subs	r3, #4
 8002bc4:	6019      	str	r1, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 8002bc6:	4917      	ldr	r1, [pc, #92]	; (8002c24 <pxPortInitialiseStack+0x6c>)
 8002bc8:	3b04      	subs	r3, #4
 8002bca:	6019      	str	r1, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 8002bcc:	4916      	ldr	r1, [pc, #88]	; (8002c28 <pxPortInitialiseStack+0x70>)
 8002bce:	3b04      	subs	r3, #4
 8002bd0:	6019      	str	r1, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 8002bd2:	4916      	ldr	r1, [pc, #88]	; (8002c2c <pxPortInitialiseStack+0x74>)
 8002bd4:	3b04      	subs	r3, #4
 8002bd6:	6019      	str	r1, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 8002bd8:	4915      	ldr	r1, [pc, #84]	; (8002c30 <pxPortInitialiseStack+0x78>)
 8002bda:	3b04      	subs	r3, #4
 8002bdc:	6019      	str	r1, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 8002bde:	4915      	ldr	r1, [pc, #84]	; (8002c34 <pxPortInitialiseStack+0x7c>)
 8002be0:	3b04      	subs	r3, #4
 8002be2:	6019      	str	r1, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
 8002be4:	3b04      	subs	r3, #4
 8002be6:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 8002be8:	4a13      	ldr	r2, [pc, #76]	; (8002c38 <pxPortInitialiseStack+0x80>)
 8002bea:	3b04      	subs	r3, #4
 8002bec:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 8002bee:	4a13      	ldr	r2, [pc, #76]	; (8002c3c <pxPortInitialiseStack+0x84>)
 8002bf0:	3b04      	subs	r3, #4
 8002bf2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 8002bf4:	4a12      	ldr	r2, [pc, #72]	; (8002c40 <pxPortInitialiseStack+0x88>)
 8002bf6:	3b04      	subs	r3, #4
 8002bf8:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 8002bfa:	4a12      	ldr	r2, [pc, #72]	; (8002c44 <pxPortInitialiseStack+0x8c>)
 8002bfc:	3b04      	subs	r3, #4
 8002bfe:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 8002c00:	4a11      	ldr	r2, [pc, #68]	; (8002c48 <pxPortInitialiseStack+0x90>)
 8002c02:	3b04      	subs	r3, #4
 8002c04:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 8002c06:	4a11      	ldr	r2, [pc, #68]	; (8002c4c <pxPortInitialiseStack+0x94>)
 8002c08:	3b04      	subs	r3, #4
 8002c0a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 8002c0c:	4a10      	ldr	r2, [pc, #64]	; (8002c50 <pxPortInitialiseStack+0x98>)
 8002c0e:	3b04      	subs	r3, #4
 8002c10:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 8002c12:	4a10      	ldr	r2, [pc, #64]	; (8002c54 <pxPortInitialiseStack+0x9c>)
 8002c14:	3b04      	subs	r3, #4
 8002c16:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 8002c18:	2303      	movs	r3, #3
 8002c1a:	3844      	subs	r0, #68	; 0x44
 8002c1c:	425b      	negs	r3, r3
 8002c1e:	6003      	str	r3, [r0, #0]
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
    }
 8002c20:	bd10      	pop	{r4, pc}
 8002c22:	46c0      	nop			; (mov r8, r8)
 8002c24:	08002ae1 	.word	0x08002ae1
 8002c28:	12121212 	.word	0x12121212
 8002c2c:	03030303 	.word	0x03030303
 8002c30:	02020202 	.word	0x02020202
 8002c34:	01010101 	.word	0x01010101
 8002c38:	11111111 	.word	0x11111111
 8002c3c:	10101010 	.word	0x10101010
 8002c40:	09090909 	.word	0x09090909
 8002c44:	08080808 	.word	0x08080808
 8002c48:	07070707 	.word	0x07070707
 8002c4c:	06060606 	.word	0x06060606
 8002c50:	05050505 	.word	0x05050505
 8002c54:	04040404 	.word	0x04040404

08002c58 <xPortStartScheduler>:
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8002c58:	4b19      	ldr	r3, [pc, #100]	; (8002cc0 <xPortStartScheduler+0x68>)
{
 8002c5a:	b530      	push	{r4, r5, lr}
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8002c5c:	681b      	ldr	r3, [r3, #0]
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == SVC_Handler );
 8002c5e:	4a19      	ldr	r2, [pc, #100]	; (8002cc4 <xPortStartScheduler+0x6c>)
 8002c60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
{
 8002c62:	b083      	sub	sp, #12
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == SVC_Handler );
 8002c64:	4291      	cmp	r1, r2
 8002c66:	d001      	beq.n	8002c6c <xPortStartScheduler+0x14>
 8002c68:	b672      	cpsid	i
 8002c6a:	e7fe      	b.n	8002c6a <xPortStartScheduler+0x12>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == PendSV_Handler );
 8002c6c:	4a16      	ldr	r2, [pc, #88]	; (8002cc8 <xPortStartScheduler+0x70>)
 8002c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d001      	beq.n	8002c78 <xPortStartScheduler+0x20>
 8002c74:	b672      	cpsid	i
 8002c76:	e7fe      	b.n	8002c76 <xPortStartScheduler+0x1e>
    }
    #endif /* configCHECK_HANDLER_INSTALLATION */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002c78:	22ff      	movs	r2, #255	; 0xff
 8002c7a:	4b14      	ldr	r3, [pc, #80]	; (8002ccc <xPortStartScheduler+0x74>)
 8002c7c:	0412      	lsls	r2, r2, #16
 8002c7e:	6819      	ldr	r1, [r3, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
    portNVIC_SHPR2_REG = 0;
 8002c80:	2400      	movs	r4, #0
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002c82:	430a      	orrs	r2, r1
 8002c84:	601a      	str	r2, [r3, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002c86:	22ff      	movs	r2, #255	; 0xff
 8002c88:	6819      	ldr	r1, [r3, #0]
 8002c8a:	0612      	lsls	r2, r2, #24
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	601a      	str	r2, [r3, #0]
    portNVIC_SHPR2_REG = 0;
 8002c90:	4b0f      	ldr	r3, [pc, #60]	; (8002cd0 <xPortStartScheduler+0x78>)
 8002c92:	601c      	str	r4, [r3, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002c94:	f7ff ff36 	bl	8002b04 <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 8002c98:	4d0e      	ldr	r5, [pc, #56]	; (8002cd4 <xPortStartScheduler+0x7c>)
 8002c9a:	602c      	str	r4, [r5, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif

    /* Start the first task. */
    vStartFirstTask();
 8002c9c:	f000 f838 	bl	8002d10 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002ca0:	f004 fc34 	bl	800750c <vTaskSwitchContext>
    volatile uint32_t ulDummy = 0UL;
 8002ca4:	9401      	str	r4, [sp, #4]
    configASSERT( ulCriticalNesting == ~0UL );
 8002ca6:	682b      	ldr	r3, [r5, #0]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	d001      	beq.n	8002cb0 <xPortStartScheduler+0x58>
 8002cac:	b672      	cpsid	i
 8002cae:	e7fe      	b.n	8002cae <xPortStartScheduler+0x56>
    portDISABLE_INTERRUPTS();
 8002cb0:	b672      	cpsid	i
    while( ulDummy == 0 )
 8002cb2:	9b01      	ldr	r3, [sp, #4]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0fc      	beq.n	8002cb2 <xPortStartScheduler+0x5a>
    prvTaskExitError();

    /* Should not get here. */
    return 0;
}
 8002cb8:	2000      	movs	r0, #0
 8002cba:	b003      	add	sp, #12
 8002cbc:	bd30      	pop	{r4, r5, pc}
 8002cbe:	46c0      	nop			; (mov r8, r8)
 8002cc0:	e000ed08 	.word	0xe000ed08
 8002cc4:	08002d81 	.word	0x08002d81
 8002cc8:	08002d31 	.word	0x08002d31
 8002ccc:	e000ed20 	.word	0xe000ed20
 8002cd0:	e000ed1c 	.word	0xe000ed1c
 8002cd4:	20000000 	.word	0x20000000
	...

08002ce0 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8002ce0:	4a07      	ldr	r2, [pc, #28]	; (8002d00 <vRestoreContextOfFirstTask+0x20>)
 8002ce2:	6811      	ldr	r1, [r2, #0]
 8002ce4:	6808      	ldr	r0, [r1, #0]
 8002ce6:	c804      	ldmia	r0!, {r2}
 8002ce8:	2102      	movs	r1, #2
 8002cea:	f381 8814 	msr	CONTROL, r1
 8002cee:	3020      	adds	r0, #32
 8002cf0:	f380 8809 	msr	PSP, r0
 8002cf4:	f3bf 8f6f 	isb	sy
 8002cf8:	4710      	bx	r2
 8002cfa:	46c0      	nop			; (mov r8, r8)
 8002cfc:	46c0      	nop			; (mov r8, r8)
 8002cfe:	46c0      	nop			; (mov r8, r8)
            " isb                                             \n"
            " bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
            "                                                 \n"
            " .align 4                                        \n"
        );
    }
 8002d00:	20005744 	.word	0x20005744
	...

08002d10 <vStartFirstTask>:
void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    /* Don't reset the MSP stack as is done on CM3/4 devices. The reason is that
     * the Vector Table Offset Register (VTOR) is optional in CM0+ architecture
     * and therefore, may not be available on all the devices. */
    __asm volatile
 8002d10:	b662      	cpsie	i
 8002d12:	f3bf 8f4f 	dsb	sy
 8002d16:	f3bf 8f6f 	isb	sy
 8002d1a:	df64      	svc	100	; 0x64
 8002d1c:	46c0      	nop			; (mov r8, r8)
 8002d1e:	46c0      	nop			; (mov r8, r8)

08002d20 <ulSetInterruptMask>:

/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8002d20:	f3ef 8010 	mrs	r0, PRIMASK
 8002d24:	b672      	cpsid	i
 8002d26:	4770      	bx	lr

08002d28 <vClearInterruptMask>:

/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8002d28:	f380 8810 	msr	PRIMASK, r0
 8002d2c:	4770      	bx	lr
 8002d2e:	46c0      	nop			; (mov r8, r8)

08002d30 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8002d30:	f3ef 8009 	mrs	r0, PSP
 8002d34:	4a0e      	ldr	r2, [pc, #56]	; (8002d70 <PendSV_Handler+0x40>)
 8002d36:	6811      	ldr	r1, [r2, #0]
 8002d38:	3824      	subs	r0, #36	; 0x24
 8002d3a:	6008      	str	r0, [r1, #0]
 8002d3c:	4673      	mov	r3, lr
 8002d3e:	c0f8      	stmia	r0!, {r3, r4, r5, r6, r7}
 8002d40:	4644      	mov	r4, r8
 8002d42:	464d      	mov	r5, r9
 8002d44:	4656      	mov	r6, sl
 8002d46:	465f      	mov	r7, fp
 8002d48:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8002d4a:	b672      	cpsid	i
 8002d4c:	f004 fbde 	bl	800750c <vTaskSwitchContext>
 8002d50:	b662      	cpsie	i
 8002d52:	4a07      	ldr	r2, [pc, #28]	; (8002d70 <PendSV_Handler+0x40>)
 8002d54:	6811      	ldr	r1, [r2, #0]
 8002d56:	6808      	ldr	r0, [r1, #0]
 8002d58:	3014      	adds	r0, #20
 8002d5a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8002d5c:	46a0      	mov	r8, r4
 8002d5e:	46a9      	mov	r9, r5
 8002d60:	46b2      	mov	sl, r6
 8002d62:	46bb      	mov	fp, r7
 8002d64:	f380 8809 	msr	PSP, r0
 8002d68:	3824      	subs	r0, #36	; 0x24
 8002d6a:	c8f8      	ldmia	r0!, {r3, r4, r5, r6, r7}
 8002d6c:	4718      	bx	r3
 8002d6e:	46c0      	nop			; (mov r8, r8)
            " ldmia r0!, {r3-r7}                              \n" /* Read from stack - r3 = LR and r4-r7 restored. */
            " bx r3                                           \n"
            "                                                 \n"
            " .align 4                                        \n"
        );
    }
 8002d70:	20005744 	.word	0x20005744
	...

08002d80 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8002d80:	2004      	movs	r0, #4
 8002d82:	4671      	mov	r1, lr
 8002d84:	4208      	tst	r0, r1
 8002d86:	d002      	beq.n	8002d8e <stacking_used_msp>

08002d88 <stacking_used_psp>:
 8002d88:	f3ef 8009 	mrs	r0, PSP
 8002d8c:	e708      	b.n	8002ba0 <vPortSVCHandler_C>

08002d8e <stacking_used_msp>:
 8002d8e:	f3ef 8008 	mrs	r0, MSP
 8002d92:	e705      	b.n	8002ba0 <vPortSVCHandler_C>
 8002d94:	46c0      	nop			; (mov r8, r8)
 8002d96:	46c0      	nop			; (mov r8, r8)
 8002d98:	46c0      	nop			; (mov r8, r8)
 8002d9a:	46c0      	nop			; (mov r8, r8)
 8002d9c:	46c0      	nop			; (mov r8, r8)
 8002d9e:	46c0      	nop			; (mov r8, r8)

08002da0 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002da0:	b570      	push	{r4, r5, r6, lr}
 8002da2:	0016      	movs	r6, r2

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002da4:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8002da6:	0004      	movs	r4, r0
    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002da8:	6b85      	ldr	r5, [r0, #56]	; 0x38
    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002daa:	2a00      	cmp	r2, #0
 8002dac:	d106      	bne.n	8002dbc <prvCopyDataToQueue+0x1c>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002dae:	6806      	ldr	r6, [r0, #0]
 8002db0:	2e00      	cmp	r6, #0
 8002db2:	d02a      	beq.n	8002e0a <prvCopyDataToQueue+0x6a>
 8002db4:	3501      	adds	r5, #1
    BaseType_t xReturn = pdFALSE;
 8002db6:	2000      	movs	r0, #0
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8002db8:	63a5      	str	r5, [r4, #56]	; 0x38

    return xReturn;
}
 8002dba:	bd70      	pop	{r4, r5, r6, pc}
    else if( xPosition == queueSEND_TO_BACK )
 8002dbc:	2e00      	cmp	r6, #0
 8002dbe:	d10f      	bne.n	8002de0 <prvCopyDataToQueue+0x40>
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8002dc0:	6840      	ldr	r0, [r0, #4]
 8002dc2:	f004 ff5b 	bl	8007c7c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002dc6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002dc8:	6863      	ldr	r3, [r4, #4]
 8002dca:	4694      	mov	ip, r2
        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8002dcc:	68a2      	ldr	r2, [r4, #8]
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002dce:	4463      	add	r3, ip
 8002dd0:	6063      	str	r3, [r4, #4]
        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d3ee      	bcc.n	8002db4 <prvCopyDataToQueue+0x14>
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002dd6:	6823      	ldr	r3, [r4, #0]
    BaseType_t xReturn = pdFALSE;
 8002dd8:	2000      	movs	r0, #0
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002dda:	6063      	str	r3, [r4, #4]
    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8002ddc:	3501      	adds	r5, #1
 8002dde:	e7eb      	b.n	8002db8 <prvCopyDataToQueue+0x18>
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8002de0:	68c0      	ldr	r0, [r0, #12]
 8002de2:	f004 ff4b 	bl	8007c7c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002de6:	68e1      	ldr	r1, [r4, #12]
 8002de8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002dea:	425a      	negs	r2, r3
 8002dec:	1acb      	subs	r3, r1, r3
        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8002dee:	6821      	ldr	r1, [r4, #0]
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002df0:	60e3      	str	r3, [r4, #12]
        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8002df2:	428b      	cmp	r3, r1
 8002df4:	d203      	bcs.n	8002dfe <prvCopyDataToQueue+0x5e>
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002df6:	68a3      	ldr	r3, [r4, #8]
 8002df8:	469c      	mov	ip, r3
 8002dfa:	4462      	add	r2, ip
 8002dfc:	60e2      	str	r2, [r4, #12]
        if( xPosition == queueOVERWRITE )
 8002dfe:	2e02      	cmp	r6, #2
 8002e00:	d1d8      	bne.n	8002db4 <prvCopyDataToQueue+0x14>
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e02:	2d00      	cmp	r5, #0
 8002e04:	d1d7      	bne.n	8002db6 <prvCopyDataToQueue+0x16>
 8002e06:	3501      	adds	r5, #1
 8002e08:	e7d5      	b.n	8002db6 <prvCopyDataToQueue+0x16>
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002e0a:	6880      	ldr	r0, [r0, #8]
 8002e0c:	f004 fccc 	bl	80077a8 <xTaskPriorityDisinherit>
    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8002e10:	3501      	adds	r5, #1
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002e12:	60a6      	str	r6, [r4, #8]
 8002e14:	e7d0      	b.n	8002db8 <prvCopyDataToQueue+0x18>
 8002e16:	46c0      	nop			; (mov r8, r8)

08002e18 <prvUnlockQueue>:
    }
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002e18:	b570      	push	{r4, r5, r6, lr}
 8002e1a:	0005      	movs	r5, r0

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002e1c:	f7ff fe92 	bl	8002b44 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002e20:	2345      	movs	r3, #69	; 0x45
 8002e22:	5cec      	ldrb	r4, [r5, r3]
 8002e24:	b264      	sxtb	r4, r4

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e26:	2c00      	cmp	r4, #0
 8002e28:	dd16      	ble.n	8002e58 <prvUnlockQueue+0x40>
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e2a:	002e      	movs	r6, r5
 8002e2c:	3624      	adds	r6, #36	; 0x24
 8002e2e:	e004      	b.n	8002e3a <prvUnlockQueue+0x22>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002e30:	3c01      	subs	r4, #1
 8002e32:	b2e2      	uxtb	r2, r4
 8002e34:	b264      	sxtb	r4, r4
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e36:	2a00      	cmp	r2, #0
 8002e38:	d00e      	beq.n	8002e58 <prvUnlockQueue+0x40>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00b      	beq.n	8002e58 <prvUnlockQueue+0x40>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e40:	0030      	movs	r0, r6
 8002e42:	f004 fba9 	bl	8007598 <xTaskRemoveFromEventList>
 8002e46:	2800      	cmp	r0, #0
 8002e48:	d0f2      	beq.n	8002e30 <prvUnlockQueue+0x18>
                        vTaskMissedYield();
 8002e4a:	3c01      	subs	r4, #1
 8002e4c:	f004 fc4c 	bl	80076e8 <vTaskMissedYield>
            --cTxLock;
 8002e50:	b2e2      	uxtb	r2, r4
 8002e52:	b264      	sxtb	r4, r4
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e54:	2a00      	cmp	r2, #0
 8002e56:	d1f0      	bne.n	8002e3a <prvUnlockQueue+0x22>
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002e58:	2345      	movs	r3, #69	; 0x45
 8002e5a:	22ff      	movs	r2, #255	; 0xff
 8002e5c:	54ea      	strb	r2, [r5, r3]
    }
    taskEXIT_CRITICAL();
 8002e5e:	f7ff fe7d 	bl	8002b5c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002e62:	f7ff fe6f 	bl	8002b44 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002e66:	2344      	movs	r3, #68	; 0x44
 8002e68:	5cec      	ldrb	r4, [r5, r3]
 8002e6a:	b264      	sxtb	r4, r4

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e6c:	2c00      	cmp	r4, #0
 8002e6e:	dd16      	ble.n	8002e9e <prvUnlockQueue+0x86>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e70:	002e      	movs	r6, r5
 8002e72:	3610      	adds	r6, #16
 8002e74:	e004      	b.n	8002e80 <prvUnlockQueue+0x68>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002e76:	3c01      	subs	r4, #1
 8002e78:	b2e2      	uxtb	r2, r4
 8002e7a:	b264      	sxtb	r4, r4
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e7c:	2a00      	cmp	r2, #0
 8002e7e:	d00e      	beq.n	8002e9e <prvUnlockQueue+0x86>
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e80:	692b      	ldr	r3, [r5, #16]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00b      	beq.n	8002e9e <prvUnlockQueue+0x86>
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e86:	0030      	movs	r0, r6
 8002e88:	f004 fb86 	bl	8007598 <xTaskRemoveFromEventList>
 8002e8c:	2800      	cmp	r0, #0
 8002e8e:	d0f2      	beq.n	8002e76 <prvUnlockQueue+0x5e>
                    vTaskMissedYield();
 8002e90:	3c01      	subs	r4, #1
 8002e92:	f004 fc29 	bl	80076e8 <vTaskMissedYield>
                --cRxLock;
 8002e96:	b2e2      	uxtb	r2, r4
 8002e98:	b264      	sxtb	r4, r4
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e9a:	2a00      	cmp	r2, #0
 8002e9c:	d1f0      	bne.n	8002e80 <prvUnlockQueue+0x68>
            {
                break;
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002e9e:	2344      	movs	r3, #68	; 0x44
 8002ea0:	22ff      	movs	r2, #255	; 0xff
 8002ea2:	54ea      	strb	r2, [r5, r3]
    }
    taskEXIT_CRITICAL();
 8002ea4:	f7ff fe5a 	bl	8002b5c <vPortExitCritical>
}
 8002ea8:	bd70      	pop	{r4, r5, r6, pc}
 8002eaa:	46c0      	nop			; (mov r8, r8)

08002eac <xQueueGenericReset>:
{
 8002eac:	b570      	push	{r4, r5, r6, lr}
 8002eae:	0004      	movs	r4, r0
 8002eb0:	000d      	movs	r5, r1
    configASSERT( pxQueue );
 8002eb2:	2800      	cmp	r0, #0
 8002eb4:	d033      	beq.n	8002f1e <xQueueGenericReset+0x72>
        ( pxQueue->uxLength >= 1U ) &&
 8002eb6:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d02e      	beq.n	8002f1a <xQueueGenericReset+0x6e>
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002ebc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002ebe:	0c18      	lsrs	r0, r3, #16
 8002ec0:	0c11      	lsrs	r1, r2, #16
 8002ec2:	d11d      	bne.n	8002f00 <xQueueGenericReset+0x54>
 8002ec4:	2800      	cmp	r0, #0
 8002ec6:	d12c      	bne.n	8002f22 <xQueueGenericReset+0x76>
        taskENTER_CRITICAL();
 8002ec8:	f7ff fe3c 	bl	8002b44 <vPortEnterCritical>
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002ecc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002ece:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ed0:	6822      	ldr	r2, [r4, #0]
 8002ed2:	434b      	muls	r3, r1
 8002ed4:	18d0      	adds	r0, r2, r3
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8002ed6:	1a5b      	subs	r3, r3, r1
 8002ed8:	18d3      	adds	r3, r2, r3
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002eda:	60a0      	str	r0, [r4, #8]
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002edc:	6062      	str	r2, [r4, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8002ede:	60e3      	str	r3, [r4, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002ee0:	2244      	movs	r2, #68	; 0x44
 8002ee2:	23ff      	movs	r3, #255	; 0xff
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	63a0      	str	r0, [r4, #56]	; 0x38
            pxQueue->cRxLock = queueUNLOCKED;
 8002ee8:	54a3      	strb	r3, [r4, r2]
            pxQueue->cTxLock = queueUNLOCKED;
 8002eea:	3201      	adds	r2, #1
 8002eec:	54a3      	strb	r3, [r4, r2]
            if( xNewQueue == pdFALSE )
 8002eee:	2d00      	cmp	r5, #0
 8002ef0:	d11a      	bne.n	8002f28 <xQueueGenericReset+0x7c>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ef2:	6923      	ldr	r3, [r4, #16]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d120      	bne.n	8002f3a <xQueueGenericReset+0x8e>
        taskEXIT_CRITICAL();
 8002ef8:	f7ff fe30 	bl	8002b5c <vPortExitCritical>
}
 8002efc:	2001      	movs	r0, #1
 8002efe:	bd70      	pop	{r4, r5, r6, pc}
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002f00:	2800      	cmp	r0, #0
 8002f02:	d10a      	bne.n	8002f1a <xQueueGenericReset+0x6e>
 8002f04:	1c18      	adds	r0, r3, #0
 8002f06:	b292      	uxth	r2, r2
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	4353      	muls	r3, r2
 8002f0c:	b280      	uxth	r0, r0
 8002f0e:	b289      	uxth	r1, r1
 8002f10:	4341      	muls	r1, r0
 8002f12:	0c1b      	lsrs	r3, r3, #16
 8002f14:	18cb      	adds	r3, r1, r3
 8002f16:	0c1b      	lsrs	r3, r3, #16
 8002f18:	d0d6      	beq.n	8002ec8 <xQueueGenericReset+0x1c>
    configASSERT( xReturn != pdFAIL );
 8002f1a:	b672      	cpsid	i
 8002f1c:	e7fe      	b.n	8002f1c <xQueueGenericReset+0x70>
    configASSERT( pxQueue );
 8002f1e:	b672      	cpsid	i
 8002f20:	e7fe      	b.n	8002f20 <xQueueGenericReset+0x74>
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002f22:	1c01      	adds	r1, r0, #0
 8002f24:	1c10      	adds	r0, r2, #0
 8002f26:	e7ee      	b.n	8002f06 <xQueueGenericReset+0x5a>
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002f28:	0020      	movs	r0, r4
 8002f2a:	3010      	adds	r0, #16
 8002f2c:	f7ff fd42 	bl	80029b4 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002f30:	0020      	movs	r0, r4
 8002f32:	3024      	adds	r0, #36	; 0x24
 8002f34:	f7ff fd3e 	bl	80029b4 <vListInitialise>
 8002f38:	e7de      	b.n	8002ef8 <xQueueGenericReset+0x4c>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f3a:	0020      	movs	r0, r4
 8002f3c:	3010      	adds	r0, #16
 8002f3e:	f004 fb2b 	bl	8007598 <xTaskRemoveFromEventList>
 8002f42:	2800      	cmp	r0, #0
 8002f44:	d0d8      	beq.n	8002ef8 <xQueueGenericReset+0x4c>
                        queueYIELD_IF_USING_PREEMPTION();
 8002f46:	f7ff fdf1 	bl	8002b2c <vPortYield>
 8002f4a:	e7d5      	b.n	8002ef8 <xQueueGenericReset+0x4c>

08002f4c <xQueueGenericCreateStatic>:
    {
 8002f4c:	b570      	push	{r4, r5, r6, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	001c      	movs	r4, r3
 8002f52:	ab06      	add	r3, sp, #24
 8002f54:	781d      	ldrb	r5, [r3, #0]
        configASSERT( pxStaticQueue );
 8002f56:	2c00      	cmp	r4, #0
 8002f58:	d010      	beq.n	8002f7c <xQueueGenericCreateStatic+0x30>
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002f5a:	2800      	cmp	r0, #0
 8002f5c:	d00c      	beq.n	8002f78 <xQueueGenericCreateStatic+0x2c>
            ( pxStaticQueue != NULL ) &&
 8002f5e:	2a00      	cmp	r2, #0
 8002f60:	d008      	beq.n	8002f74 <xQueueGenericCreateStatic+0x28>
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8002f62:	2900      	cmp	r1, #0
 8002f64:	d008      	beq.n	8002f78 <xQueueGenericCreateStatic+0x2c>
                volatile size_t xSize = sizeof( StaticQueue_t );
 8002f66:	2350      	movs	r3, #80	; 0x50
 8002f68:	9301      	str	r3, [sp, #4]
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8002f6a:	9b01      	ldr	r3, [sp, #4]
 8002f6c:	2b50      	cmp	r3, #80	; 0x50
 8002f6e:	d007      	beq.n	8002f80 <xQueueGenericCreateStatic+0x34>
 8002f70:	b672      	cpsid	i
 8002f72:	e7fe      	b.n	8002f72 <xQueueGenericCreateStatic+0x26>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 8002f74:	2900      	cmp	r1, #0
 8002f76:	d013      	beq.n	8002fa0 <xQueueGenericCreateStatic+0x54>
            configASSERT( pxNewQueue );
 8002f78:	b672      	cpsid	i
 8002f7a:	e7fe      	b.n	8002f7a <xQueueGenericCreateStatic+0x2e>
        configASSERT( pxStaticQueue );
 8002f7c:	b672      	cpsid	i
 8002f7e:	e7fe      	b.n	8002f7e <xQueueGenericCreateStatic+0x32>
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002f80:	2601      	movs	r6, #1
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8002f82:	9b01      	ldr	r3, [sp, #4]
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002f84:	2346      	movs	r3, #70	; 0x46
 8002f86:	54e6      	strb	r6, [r4, r3]
    pxNewQueue->uxLength = uxQueueLength;
 8002f88:	63e0      	str	r0, [r4, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002f8a:	6421      	str	r1, [r4, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f8c:	0020      	movs	r0, r4
 8002f8e:	2101      	movs	r1, #1
 8002f90:	6022      	str	r2, [r4, #0]
 8002f92:	f7ff ff8b 	bl	8002eac <xQueueGenericReset>
        pxNewQueue->ucQueueType = ucQueueType;
 8002f96:	234c      	movs	r3, #76	; 0x4c
    }
 8002f98:	0020      	movs	r0, r4
        pxNewQueue->ucQueueType = ucQueueType;
 8002f9a:	54e5      	strb	r5, [r4, r3]
    }
 8002f9c:	b002      	add	sp, #8
 8002f9e:	bd70      	pop	{r4, r5, r6, pc}
                volatile size_t xSize = sizeof( StaticQueue_t );
 8002fa0:	2350      	movs	r3, #80	; 0x50
 8002fa2:	9301      	str	r3, [sp, #4]
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8002fa4:	9b01      	ldr	r3, [sp, #4]
 8002fa6:	2b50      	cmp	r3, #80	; 0x50
 8002fa8:	d1e2      	bne.n	8002f70 <xQueueGenericCreateStatic+0x24>
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002faa:	2201      	movs	r2, #1
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8002fac:	9b01      	ldr	r3, [sp, #4]
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002fae:	2346      	movs	r3, #70	; 0x46
 8002fb0:	54e2      	strb	r2, [r4, r3]
 8002fb2:	0022      	movs	r2, r4
 8002fb4:	e7e8      	b.n	8002f88 <xQueueGenericCreateStatic+0x3c>
 8002fb6:	46c0      	nop			; (mov r8, r8)

08002fb8 <xQueueGenericCreate>:
    {
 8002fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fba:	0004      	movs	r4, r0
 8002fbc:	000d      	movs	r5, r1
 8002fbe:	0016      	movs	r6, r2
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002fc0:	2800      	cmp	r0, #0
 8002fc2:	d00a      	beq.n	8002fda <xQueueGenericCreate+0x22>
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002fc4:	0c0b      	lsrs	r3, r1, #16
 8002fc6:	0c02      	lsrs	r2, r0, #16
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d108      	bne.n	8002fde <xQueueGenericCreate+0x26>
 8002fcc:	2a00      	cmp	r2, #0
 8002fce:	d12a      	bne.n	8003026 <xQueueGenericCreate+0x6e>
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002fd0:	0028      	movs	r0, r5
 8002fd2:	4360      	muls	r0, r4
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002fd4:	0003      	movs	r3, r0
 8002fd6:	3351      	adds	r3, #81	; 0x51
 8002fd8:	d90f      	bls.n	8002ffa <xQueueGenericCreate+0x42>
            configASSERT( pxNewQueue );
 8002fda:	b672      	cpsid	i
 8002fdc:	e7fe      	b.n	8002fdc <xQueueGenericCreate+0x24>
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002fde:	2a00      	cmp	r2, #0
 8002fe0:	d1fb      	bne.n	8002fda <xQueueGenericCreate+0x22>
 8002fe2:	1c01      	adds	r1, r0, #0
 8002fe4:	b2a8      	uxth	r0, r5
 8002fe6:	b2a2      	uxth	r2, r4
 8002fe8:	4342      	muls	r2, r0
 8002fea:	b289      	uxth	r1, r1
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	434b      	muls	r3, r1
 8002ff0:	0c12      	lsrs	r2, r2, #16
 8002ff2:	189b      	adds	r3, r3, r2
 8002ff4:	0c1b      	lsrs	r3, r3, #16
 8002ff6:	d0eb      	beq.n	8002fd0 <xQueueGenericCreate+0x18>
 8002ff8:	e7ef      	b.n	8002fda <xQueueGenericCreate+0x22>
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002ffa:	3050      	adds	r0, #80	; 0x50
 8002ffc:	f7ff fb98 	bl	8002730 <pvPortMalloc>
 8003000:	1e07      	subs	r7, r0, #0
            if( pxNewQueue != NULL )
 8003002:	d00e      	beq.n	8003022 <xQueueGenericCreate+0x6a>
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003004:	2346      	movs	r3, #70	; 0x46
 8003006:	2200      	movs	r2, #0
 8003008:	54c2      	strb	r2, [r0, r3]
    if( uxItemSize == ( UBaseType_t ) 0 )
 800300a:	0003      	movs	r3, r0
 800300c:	2d00      	cmp	r5, #0
 800300e:	d10d      	bne.n	800302c <xQueueGenericCreate+0x74>
 8003010:	603b      	str	r3, [r7, #0]
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003012:	2101      	movs	r1, #1
 8003014:	0038      	movs	r0, r7
    pxNewQueue->uxLength = uxQueueLength;
 8003016:	63fc      	str	r4, [r7, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003018:	643d      	str	r5, [r7, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800301a:	f7ff ff47 	bl	8002eac <xQueueGenericReset>
        pxNewQueue->ucQueueType = ucQueueType;
 800301e:	234c      	movs	r3, #76	; 0x4c
 8003020:	54fe      	strb	r6, [r7, r3]
    }
 8003022:	0038      	movs	r0, r7
 8003024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003026:	1c13      	adds	r3, r2, #0
 8003028:	1c29      	adds	r1, r5, #0
 800302a:	e7db      	b.n	8002fe4 <xQueueGenericCreate+0x2c>
                pucQueueStorage += sizeof( Queue_t );
 800302c:	3350      	adds	r3, #80	; 0x50
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800302e:	e7ef      	b.n	8003010 <xQueueGenericCreate+0x58>

08003030 <xQueueGenericSendFromISR>:
{
 8003030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003032:	464f      	mov	r7, r9
 8003034:	4646      	mov	r6, r8
 8003036:	46d6      	mov	lr, sl
 8003038:	0004      	movs	r4, r0
 800303a:	b5c0      	push	{r6, r7, lr}
 800303c:	001d      	movs	r5, r3
 800303e:	000f      	movs	r7, r1
 8003040:	0016      	movs	r6, r2
    configASSERT( pxQueue );
 8003042:	2800      	cmp	r0, #0
 8003044:	d03e      	beq.n	80030c4 <xQueueGenericSendFromISR+0x94>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003046:	2900      	cmp	r1, #0
 8003048:	d017      	beq.n	800307a <xQueueGenericSendFromISR+0x4a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800304a:	2d02      	cmp	r5, #2
 800304c:	d104      	bne.n	8003058 <xQueueGenericSendFromISR+0x28>
 800304e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003050:	2b01      	cmp	r3, #1
 8003052:	d017      	beq.n	8003084 <xQueueGenericSendFromISR+0x54>
 8003054:	b672      	cpsid	i
 8003056:	e7fe      	b.n	8003056 <xQueueGenericSendFromISR+0x26>
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003058:	f7ff fe62 	bl	8002d20 <ulSetInterruptMask>
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800305c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800305e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003060:	4680      	mov	r8, r0
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003062:	4293      	cmp	r3, r2
 8003064:	d312      	bcc.n	800308c <xQueueGenericSendFromISR+0x5c>
            xReturn = errQUEUE_FULL;
 8003066:	2500      	movs	r5, #0
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );
 8003068:	4640      	mov	r0, r8
 800306a:	f7ff fe5d 	bl	8002d28 <vClearInterruptMask>
}
 800306e:	0028      	movs	r0, r5
 8003070:	bce0      	pop	{r5, r6, r7}
 8003072:	46ba      	mov	sl, r7
 8003074:	46b1      	mov	r9, r6
 8003076:	46a8      	mov	r8, r5
 8003078:	bdf0      	pop	{r4, r5, r6, r7, pc}
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800307a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800307c:	2b00      	cmp	r3, #0
 800307e:	d0e4      	beq.n	800304a <xQueueGenericSendFromISR+0x1a>
 8003080:	b672      	cpsid	i
 8003082:	e7fe      	b.n	8003082 <xQueueGenericSendFromISR+0x52>
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003084:	f7ff fe4c 	bl	8002d20 <ulSetInterruptMask>
 8003088:	4680      	mov	r8, r0
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800308a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
            const int8_t cTxLock = pxQueue->cTxLock;
 800308c:	2345      	movs	r3, #69	; 0x45
 800308e:	469a      	mov	sl, r3
 8003090:	5ce3      	ldrb	r3, [r4, r3]
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003092:	002a      	movs	r2, r5
            const int8_t cTxLock = pxQueue->cTxLock;
 8003094:	b25b      	sxtb	r3, r3
 8003096:	4699      	mov	r9, r3
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003098:	0039      	movs	r1, r7
 800309a:	0020      	movs	r0, r4
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800309c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800309e:	f7ff fe7f 	bl	8002da0 <prvCopyDataToQueue>
            if( cTxLock == queueUNLOCKED )
 80030a2:	464b      	mov	r3, r9
 80030a4:	3301      	adds	r3, #1
 80030a6:	d10f      	bne.n	80030c8 <xQueueGenericSendFromISR+0x98>
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
            xReturn = pdPASS;
 80030aa:	2501      	movs	r5, #1
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d0db      	beq.n	8003068 <xQueueGenericSendFromISR+0x38>
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80030b0:	0020      	movs	r0, r4
 80030b2:	3024      	adds	r0, #36	; 0x24
 80030b4:	f004 fa70 	bl	8007598 <xTaskRemoveFromEventList>
 80030b8:	2800      	cmp	r0, #0
 80030ba:	d0d5      	beq.n	8003068 <xQueueGenericSendFromISR+0x38>
                            if( pxHigherPriorityTaskWoken != NULL )
 80030bc:	2e00      	cmp	r6, #0
 80030be:	d0d3      	beq.n	8003068 <xQueueGenericSendFromISR+0x38>
                                *pxHigherPriorityTaskWoken = pdTRUE;
 80030c0:	6035      	str	r5, [r6, #0]
 80030c2:	e7d1      	b.n	8003068 <xQueueGenericSendFromISR+0x38>
    configASSERT( pxQueue );
 80030c4:	b672      	cpsid	i
 80030c6:	e7fe      	b.n	80030c6 <xQueueGenericSendFromISR+0x96>
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 80030c8:	f004 fa08 	bl	80074dc <uxTaskGetNumberOfTasks>
 80030cc:	4581      	cmp	r9, r0
 80030ce:	d208      	bcs.n	80030e2 <xQueueGenericSendFromISR+0xb2>
 80030d0:	464b      	mov	r3, r9
 80030d2:	2b7f      	cmp	r3, #127	; 0x7f
 80030d4:	d007      	beq.n	80030e6 <xQueueGenericSendFromISR+0xb6>
 80030d6:	4652      	mov	r2, sl
 80030d8:	3301      	adds	r3, #1
 80030da:	b25b      	sxtb	r3, r3
            xReturn = pdPASS;
 80030dc:	2501      	movs	r5, #1
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 80030de:	54a3      	strb	r3, [r4, r2]
 80030e0:	e7c2      	b.n	8003068 <xQueueGenericSendFromISR+0x38>
            xReturn = pdPASS;
 80030e2:	2501      	movs	r5, #1
 80030e4:	e7c0      	b.n	8003068 <xQueueGenericSendFromISR+0x38>
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 80030e6:	b672      	cpsid	i
 80030e8:	e7fe      	b.n	80030e8 <xQueueGenericSendFromISR+0xb8>
 80030ea:	46c0      	nop			; (mov r8, r8)

080030ec <xQueueGiveFromISR>:
{
 80030ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030ee:	46c6      	mov	lr, r8
 80030f0:	0004      	movs	r4, r0
 80030f2:	000d      	movs	r5, r1
 80030f4:	b500      	push	{lr}
    configASSERT( pxQueue );
 80030f6:	2800      	cmp	r0, #0
 80030f8:	d01b      	beq.n	8003132 <xQueueGiveFromISR+0x46>
    configASSERT( pxQueue->uxItemSize == 0 );
 80030fa:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <xQueueGiveFromISR+0x18>
 8003100:	b672      	cpsid	i
 8003102:	e7fe      	b.n	8003102 <xQueueGiveFromISR+0x16>
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003104:	6803      	ldr	r3, [r0, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d015      	beq.n	8003136 <xQueueGiveFromISR+0x4a>
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 800310a:	f7ff fe09 	bl	8002d20 <ulSetInterruptMask>
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800310e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        if( uxMessagesWaiting < pxQueue->uxLength )
 8003110:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003112:	0006      	movs	r6, r0
        if( uxMessagesWaiting < pxQueue->uxLength )
 8003114:	429a      	cmp	r2, r3
 8003116:	d913      	bls.n	8003140 <xQueueGiveFromISR+0x54>
            const int8_t cTxLock = pxQueue->cTxLock;
 8003118:	2245      	movs	r2, #69	; 0x45
 800311a:	5ca7      	ldrb	r7, [r4, r2]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800311c:	3301      	adds	r3, #1
            const int8_t cTxLock = pxQueue->cTxLock;
 800311e:	b27f      	sxtb	r7, r7
 8003120:	4690      	mov	r8, r2
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8003122:	63a3      	str	r3, [r4, #56]	; 0x38
            if( cTxLock == queueUNLOCKED )
 8003124:	1c7b      	adds	r3, r7, #1
 8003126:	d113      	bne.n	8003150 <xQueueGiveFromISR+0x64>
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003128:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800312a:	2b00      	cmp	r3, #0
 800312c:	d11c      	bne.n	8003168 <xQueueGiveFromISR+0x7c>
            xReturn = pdPASS;
 800312e:	2401      	movs	r4, #1
 8003130:	e007      	b.n	8003142 <xQueueGiveFromISR+0x56>
    configASSERT( pxQueue );
 8003132:	b672      	cpsid	i
 8003134:	e7fe      	b.n	8003134 <xQueueGiveFromISR+0x48>
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003136:	6883      	ldr	r3, [r0, #8]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0e6      	beq.n	800310a <xQueueGiveFromISR+0x1e>
 800313c:	b672      	cpsid	i
 800313e:	e7fe      	b.n	800313e <xQueueGiveFromISR+0x52>
            xReturn = errQUEUE_FULL;
 8003140:	2400      	movs	r4, #0
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );
 8003142:	0030      	movs	r0, r6
 8003144:	f7ff fdf0 	bl	8002d28 <vClearInterruptMask>
}
 8003148:	0020      	movs	r0, r4
 800314a:	bc80      	pop	{r7}
 800314c:	46b8      	mov	r8, r7
 800314e:	bdf0      	pop	{r4, r5, r6, r7, pc}
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003150:	f004 f9c4 	bl	80074dc <uxTaskGetNumberOfTasks>
 8003154:	4287      	cmp	r7, r0
 8003156:	d2ea      	bcs.n	800312e <xQueueGiveFromISR+0x42>
 8003158:	2f7f      	cmp	r7, #127	; 0x7f
 800315a:	d011      	beq.n	8003180 <xQueueGiveFromISR+0x94>
 800315c:	4643      	mov	r3, r8
 800315e:	3701      	adds	r7, #1
 8003160:	b27f      	sxtb	r7, r7
 8003162:	54e7      	strb	r7, [r4, r3]
            xReturn = pdPASS;
 8003164:	2401      	movs	r4, #1
 8003166:	e7ec      	b.n	8003142 <xQueueGiveFromISR+0x56>
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003168:	0020      	movs	r0, r4
 800316a:	3024      	adds	r0, #36	; 0x24
 800316c:	f004 fa14 	bl	8007598 <xTaskRemoveFromEventList>
 8003170:	2800      	cmp	r0, #0
 8003172:	d0dc      	beq.n	800312e <xQueueGiveFromISR+0x42>
                            if( pxHigherPriorityTaskWoken != NULL )
 8003174:	2d00      	cmp	r5, #0
 8003176:	d0da      	beq.n	800312e <xQueueGiveFromISR+0x42>
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8003178:	2301      	movs	r3, #1
            xReturn = pdPASS;
 800317a:	2401      	movs	r4, #1
                                *pxHigherPriorityTaskWoken = pdTRUE;
 800317c:	602b      	str	r3, [r5, #0]
 800317e:	e7e0      	b.n	8003142 <xQueueGiveFromISR+0x56>
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003180:	b672      	cpsid	i
 8003182:	e7fe      	b.n	8003182 <xQueueGiveFromISR+0x96>

08003184 <xQueueReceive>:
{
 8003184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003186:	46ce      	mov	lr, r9
 8003188:	4647      	mov	r7, r8
 800318a:	b580      	push	{r7, lr}
 800318c:	b085      	sub	sp, #20
 800318e:	0004      	movs	r4, r0
 8003190:	000d      	movs	r5, r1
 8003192:	9201      	str	r2, [sp, #4]
    configASSERT( ( pxQueue ) );
 8003194:	2800      	cmp	r0, #0
 8003196:	d100      	bne.n	800319a <xQueueReceive+0x16>
 8003198:	e074      	b.n	8003284 <xQueueReceive+0x100>
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800319a:	2900      	cmp	r1, #0
 800319c:	d04a      	beq.n	8003234 <xQueueReceive+0xb0>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800319e:	f004 faa9 	bl	80076f4 <xTaskGetSchedulerState>
 80031a2:	2800      	cmp	r0, #0
 80031a4:	d04b      	beq.n	800323e <xQueueReceive+0xba>
        taskENTER_CRITICAL();
 80031a6:	f7ff fccd 	bl	8002b44 <vPortEnterCritical>
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80031ac:	4699      	mov	r9, r3
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d16a      	bne.n	8003288 <xQueueReceive+0x104>
                if( xTicksToWait == ( TickType_t ) 0 )
 80031b2:	9b01      	ldr	r3, [sp, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d035      	beq.n	8003224 <xQueueReceive+0xa0>
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80031b8:	a802      	add	r0, sp, #8
 80031ba:	f004 fa53 	bl	8007664 <vTaskInternalSetTimeOutState>
        prvLockQueue( pxQueue );
 80031be:	2300      	movs	r3, #0
 80031c0:	2744      	movs	r7, #68	; 0x44
 80031c2:	4698      	mov	r8, r3
 80031c4:	2645      	movs	r6, #69	; 0x45
        taskEXIT_CRITICAL();
 80031c6:	f7ff fcc9 	bl	8002b5c <vPortExitCritical>
        vTaskSuspendAll();
 80031ca:	f004 f96b 	bl	80074a4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80031ce:	f7ff fcb9 	bl	8002b44 <vPortEnterCritical>
 80031d2:	5de3      	ldrb	r3, [r4, r7]
 80031d4:	b25b      	sxtb	r3, r3
 80031d6:	3301      	adds	r3, #1
 80031d8:	d101      	bne.n	80031de <xQueueReceive+0x5a>
 80031da:	4643      	mov	r3, r8
 80031dc:	55e3      	strb	r3, [r4, r7]
 80031de:	5da3      	ldrb	r3, [r4, r6]
 80031e0:	b25b      	sxtb	r3, r3
 80031e2:	3301      	adds	r3, #1
 80031e4:	d101      	bne.n	80031ea <xQueueReceive+0x66>
 80031e6:	4643      	mov	r3, r8
 80031e8:	55a3      	strb	r3, [r4, r6]
 80031ea:	f7ff fcb7 	bl	8002b5c <vPortExitCritical>
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80031ee:	a901      	add	r1, sp, #4
 80031f0:	a802      	add	r0, sp, #8
 80031f2:	f004 fa43 	bl	800767c <xTaskCheckForTimeOut>
 80031f6:	2800      	cmp	r0, #0
 80031f8:	d126      	bne.n	8003248 <xQueueReceive+0xc4>

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80031fa:	f7ff fca3 	bl	8002b44 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80031fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003200:	2b00      	cmp	r3, #0
 8003202:	d02e      	beq.n	8003262 <xQueueReceive+0xde>
        else
        {
            xReturn = pdFALSE;
        }
    }
    taskEXIT_CRITICAL();
 8003204:	f7ff fcaa 	bl	8002b5c <vPortExitCritical>
                prvUnlockQueue( pxQueue );
 8003208:	0020      	movs	r0, r4
 800320a:	f7ff fe05 	bl	8002e18 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800320e:	f004 f951 	bl	80074b4 <xTaskResumeAll>
        taskENTER_CRITICAL();
 8003212:	f7ff fc97 	bl	8002b44 <vPortEnterCritical>
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003216:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003218:	4699      	mov	r9, r3
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800321a:	2b00      	cmp	r3, #0
 800321c:	d134      	bne.n	8003288 <xQueueReceive+0x104>
                if( xTicksToWait == ( TickType_t ) 0 )
 800321e:	9b01      	ldr	r3, [sp, #4]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1d0      	bne.n	80031c6 <xQueueReceive+0x42>
                    taskEXIT_CRITICAL();
 8003224:	f7ff fc9a 	bl	8002b5c <vPortExitCritical>
                    return errQUEUE_EMPTY;
 8003228:	2000      	movs	r0, #0
}
 800322a:	b005      	add	sp, #20
 800322c:	bcc0      	pop	{r6, r7}
 800322e:	46b9      	mov	r9, r7
 8003230:	46b0      	mov	r8, r6
 8003232:	bdf0      	pop	{r4, r5, r6, r7, pc}
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003234:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003236:	2b00      	cmp	r3, #0
 8003238:	d0b1      	beq.n	800319e <xQueueReceive+0x1a>
 800323a:	b672      	cpsid	i
 800323c:	e7fe      	b.n	800323c <xQueueReceive+0xb8>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800323e:	9b01      	ldr	r3, [sp, #4]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d0b0      	beq.n	80031a6 <xQueueReceive+0x22>
 8003244:	b672      	cpsid	i
 8003246:	e7fe      	b.n	8003246 <xQueueReceive+0xc2>
            prvUnlockQueue( pxQueue );
 8003248:	0020      	movs	r0, r4
 800324a:	f7ff fde5 	bl	8002e18 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800324e:	f004 f931 	bl	80074b4 <xTaskResumeAll>
    taskENTER_CRITICAL();
 8003252:	f7ff fc77 	bl	8002b44 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003256:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0e3      	beq.n	8003224 <xQueueReceive+0xa0>
    taskEXIT_CRITICAL();
 800325c:	f7ff fc7e 	bl	8002b5c <vPortExitCritical>
        taskENTER_CRITICAL();
 8003260:	e7d7      	b.n	8003212 <xQueueReceive+0x8e>
    taskEXIT_CRITICAL();
 8003262:	f7ff fc7b 	bl	8002b5c <vPortExitCritical>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003266:	0020      	movs	r0, r4
 8003268:	9901      	ldr	r1, [sp, #4]
 800326a:	3024      	adds	r0, #36	; 0x24
 800326c:	f004 f95e 	bl	800752c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003270:	0020      	movs	r0, r4
 8003272:	f7ff fdd1 	bl	8002e18 <prvUnlockQueue>
                if( xTaskResumeAll() == pdFALSE )
 8003276:	f004 f91d 	bl	80074b4 <xTaskResumeAll>
 800327a:	2800      	cmp	r0, #0
 800327c:	d1c9      	bne.n	8003212 <xQueueReceive+0x8e>
                    taskYIELD_WITHIN_API();
 800327e:	f7ff fc55 	bl	8002b2c <vPortYield>
        taskENTER_CRITICAL();
 8003282:	e7c6      	b.n	8003212 <xQueueReceive+0x8e>
    configASSERT( ( pxQueue ) );
 8003284:	b672      	cpsid	i
 8003286:	e7fe      	b.n	8003286 <xQueueReceive+0x102>
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003288:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800328a:	2a00      	cmp	r2, #0
 800328c:	d00a      	beq.n	80032a4 <xQueueReceive+0x120>
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 800328e:	68e3      	ldr	r3, [r4, #12]
 8003290:	1899      	adds	r1, r3, r2
        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8003292:	68a3      	ldr	r3, [r4, #8]
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8003294:	60e1      	str	r1, [r4, #12]
        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8003296:	4299      	cmp	r1, r3
 8003298:	d301      	bcc.n	800329e <xQueueReceive+0x11a>
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800329a:	6821      	ldr	r1, [r4, #0]
 800329c:	60e1      	str	r1, [r4, #12]
        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 800329e:	0028      	movs	r0, r5
 80032a0:	f004 fcec 	bl	8007c7c <memcpy>
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 80032a4:	464b      	mov	r3, r9
 80032a6:	3b01      	subs	r3, #1
 80032a8:	63a3      	str	r3, [r4, #56]	; 0x38
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032aa:	6923      	ldr	r3, [r4, #16]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d103      	bne.n	80032b8 <xQueueReceive+0x134>
                taskEXIT_CRITICAL();
 80032b0:	f7ff fc54 	bl	8002b5c <vPortExitCritical>
                return pdPASS;
 80032b4:	2001      	movs	r0, #1
 80032b6:	e7b8      	b.n	800322a <xQueueReceive+0xa6>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032b8:	0020      	movs	r0, r4
 80032ba:	3010      	adds	r0, #16
 80032bc:	f004 f96c 	bl	8007598 <xTaskRemoveFromEventList>
 80032c0:	2800      	cmp	r0, #0
 80032c2:	d0f5      	beq.n	80032b0 <xQueueReceive+0x12c>
                        queueYIELD_IF_USING_PREEMPTION();
 80032c4:	f7ff fc32 	bl	8002b2c <vPortYield>
 80032c8:	e7f2      	b.n	80032b0 <xQueueReceive+0x12c>
 80032ca:	46c0      	nop			; (mov r8, r8)

080032cc <xQueueSemaphoreTake>:
{
 80032cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032ce:	46c6      	mov	lr, r8
 80032d0:	b500      	push	{lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	1e04      	subs	r4, r0, #0
 80032d6:	9101      	str	r1, [sp, #4]
    configASSERT( ( pxQueue ) );
 80032d8:	d042      	beq.n	8003360 <xQueueSemaphoreTake+0x94>
    configASSERT( pxQueue->uxItemSize == 0 );
 80032da:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <xQueueSemaphoreTake+0x18>
 80032e0:	b672      	cpsid	i
 80032e2:	e7fe      	b.n	80032e2 <xQueueSemaphoreTake+0x16>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80032e4:	f004 fa06 	bl	80076f4 <xTaskGetSchedulerState>
 80032e8:	1e07      	subs	r7, r0, #0
 80032ea:	d03b      	beq.n	8003364 <xQueueSemaphoreTake+0x98>
 80032ec:	2600      	movs	r6, #0
 80032ee:	2700      	movs	r7, #0
        prvLockQueue( pxQueue );
 80032f0:	2300      	movs	r3, #0
 80032f2:	2544      	movs	r5, #68	; 0x44
 80032f4:	4698      	mov	r8, r3
        taskENTER_CRITICAL();
 80032f6:	f7ff fc25 	bl	8002b44 <vPortEnterCritical>
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80032fa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d000      	beq.n	8003302 <xQueueSemaphoreTake+0x36>
 8003300:	e080      	b.n	8003404 <xQueueSemaphoreTake+0x138>
                if( xTicksToWait == ( TickType_t ) 0 )
 8003302:	9b01      	ldr	r3, [sp, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d100      	bne.n	800330a <xQueueSemaphoreTake+0x3e>
 8003308:	e06d      	b.n	80033e6 <xQueueSemaphoreTake+0x11a>
                else if( xEntryTimeSet == pdFALSE )
 800330a:	2f00      	cmp	r7, #0
 800330c:	d03d      	beq.n	800338a <xQueueSemaphoreTake+0xbe>
        taskEXIT_CRITICAL();
 800330e:	f7ff fc25 	bl	8002b5c <vPortExitCritical>
        vTaskSuspendAll();
 8003312:	f004 f8c7 	bl	80074a4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003316:	f7ff fc15 	bl	8002b44 <vPortEnterCritical>
 800331a:	5d63      	ldrb	r3, [r4, r5]
 800331c:	b25b      	sxtb	r3, r3
 800331e:	3301      	adds	r3, #1
 8003320:	d101      	bne.n	8003326 <xQueueSemaphoreTake+0x5a>
 8003322:	4643      	mov	r3, r8
 8003324:	5563      	strb	r3, [r4, r5]
 8003326:	2245      	movs	r2, #69	; 0x45
 8003328:	5ca3      	ldrb	r3, [r4, r2]
 800332a:	b25b      	sxtb	r3, r3
 800332c:	3301      	adds	r3, #1
 800332e:	d101      	bne.n	8003334 <xQueueSemaphoreTake+0x68>
 8003330:	4643      	mov	r3, r8
 8003332:	54a3      	strb	r3, [r4, r2]
 8003334:	f7ff fc12 	bl	8002b5c <vPortExitCritical>
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003338:	a901      	add	r1, sp, #4
 800333a:	a802      	add	r0, sp, #8
 800333c:	f004 f99e 	bl	800767c <xTaskCheckForTimeOut>
 8003340:	2800      	cmp	r0, #0
 8003342:	d114      	bne.n	800336e <xQueueSemaphoreTake+0xa2>
    taskENTER_CRITICAL();
 8003344:	f7ff fbfe 	bl	8002b44 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003348:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800334a:	2b00      	cmp	r3, #0
 800334c:	d021      	beq.n	8003392 <xQueueSemaphoreTake+0xc6>
    taskEXIT_CRITICAL();
 800334e:	f7ff fc05 	bl	8002b5c <vPortExitCritical>
                prvUnlockQueue( pxQueue );
 8003352:	0020      	movs	r0, r4
 8003354:	f7ff fd60 	bl	8002e18 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003358:	f004 f8ac 	bl	80074b4 <xTaskResumeAll>
 800335c:	2701      	movs	r7, #1
 800335e:	e7ca      	b.n	80032f6 <xQueueSemaphoreTake+0x2a>
    configASSERT( ( pxQueue ) );
 8003360:	b672      	cpsid	i
 8003362:	e7fe      	b.n	8003362 <xQueueSemaphoreTake+0x96>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003364:	9b01      	ldr	r3, [sp, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d041      	beq.n	80033ee <xQueueSemaphoreTake+0x122>
 800336a:	b672      	cpsid	i
 800336c:	e7fe      	b.n	800336c <xQueueSemaphoreTake+0xa0>
            prvUnlockQueue( pxQueue );
 800336e:	0020      	movs	r0, r4
 8003370:	f7ff fd52 	bl	8002e18 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003374:	f004 f89e 	bl	80074b4 <xTaskResumeAll>
    taskENTER_CRITICAL();
 8003378:	f7ff fbe4 	bl	8002b44 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800337c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800337e:	2b00      	cmp	r3, #0
 8003380:	d01c      	beq.n	80033bc <xQueueSemaphoreTake+0xf0>
    taskEXIT_CRITICAL();
 8003382:	f7ff fbeb 	bl	8002b5c <vPortExitCritical>

    return xReturn;
 8003386:	2701      	movs	r7, #1
 8003388:	e7b5      	b.n	80032f6 <xQueueSemaphoreTake+0x2a>
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800338a:	a802      	add	r0, sp, #8
 800338c:	f004 f96a 	bl	8007664 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003390:	e7bd      	b.n	800330e <xQueueSemaphoreTake+0x42>
    taskEXIT_CRITICAL();
 8003392:	f7ff fbe3 	bl	8002b5c <vPortExitCritical>
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003396:	6823      	ldr	r3, [r4, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d02a      	beq.n	80033f2 <xQueueSemaphoreTake+0x126>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800339c:	0020      	movs	r0, r4
 800339e:	9901      	ldr	r1, [sp, #4]
 80033a0:	3024      	adds	r0, #36	; 0x24
 80033a2:	f004 f8c3 	bl	800752c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80033a6:	0020      	movs	r0, r4
 80033a8:	f7ff fd36 	bl	8002e18 <prvUnlockQueue>
                if( xTaskResumeAll() == pdFALSE )
 80033ac:	f004 f882 	bl	80074b4 <xTaskResumeAll>
 80033b0:	2800      	cmp	r0, #0
 80033b2:	d1d3      	bne.n	800335c <xQueueSemaphoreTake+0x90>
                    taskYIELD_WITHIN_API();
 80033b4:	f7ff fbba 	bl	8002b2c <vPortYield>
 80033b8:	2701      	movs	r7, #1
 80033ba:	e79c      	b.n	80032f6 <xQueueSemaphoreTake+0x2a>
    taskEXIT_CRITICAL();
 80033bc:	f7ff fbce 	bl	8002b5c <vPortExitCritical>
                    if( xInheritanceOccurred != pdFALSE )
 80033c0:	2e00      	cmp	r6, #0
 80033c2:	d104      	bne.n	80033ce <xQueueSemaphoreTake+0x102>
}
 80033c4:	0030      	movs	r0, r6
 80033c6:	b004      	add	sp, #16
 80033c8:	bc80      	pop	{r7}
 80033ca:	46b8      	mov	r8, r7
 80033cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        taskENTER_CRITICAL();
 80033ce:	f7ff fbb9 	bl	8002b44 <vPortEnterCritical>
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80033d2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80033d4:	2900      	cmp	r1, #0
 80033d6:	d003      	beq.n	80033e0 <xQueueSemaphoreTake+0x114>
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 80033d8:	210a      	movs	r1, #10
 80033da:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	1ac9      	subs	r1, r1, r3
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80033e0:	68a0      	ldr	r0, [r4, #8]
 80033e2:	f004 fa1f 	bl	8007824 <vTaskPriorityDisinheritAfterTimeout>
                        taskEXIT_CRITICAL();
 80033e6:	f7ff fbb9 	bl	8002b5c <vPortExitCritical>
                return errQUEUE_EMPTY;
 80033ea:	2600      	movs	r6, #0
 80033ec:	e7ea      	b.n	80033c4 <xQueueSemaphoreTake+0xf8>
 80033ee:	2600      	movs	r6, #0
 80033f0:	e77e      	b.n	80032f0 <xQueueSemaphoreTake+0x24>
                        taskENTER_CRITICAL();
 80033f2:	f7ff fba7 	bl	8002b44 <vPortEnterCritical>
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80033f6:	68a0      	ldr	r0, [r4, #8]
 80033f8:	f004 f98c 	bl	8007714 <xTaskPriorityInherit>
 80033fc:	0006      	movs	r6, r0
                        taskEXIT_CRITICAL();
 80033fe:	f7ff fbad 	bl	8002b5c <vPortExitCritical>
 8003402:	e7cb      	b.n	800339c <xQueueSemaphoreTake+0xd0>
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8003404:	3b01      	subs	r3, #1
 8003406:	63a3      	str	r3, [r4, #56]	; 0x38
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003408:	6823      	ldr	r3, [r4, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d006      	beq.n	800341c <xQueueSemaphoreTake+0x150>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800340e:	6923      	ldr	r3, [r4, #16]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d107      	bne.n	8003424 <xQueueSemaphoreTake+0x158>
                taskEXIT_CRITICAL();
 8003414:	f7ff fba2 	bl	8002b5c <vPortExitCritical>
                return pdPASS;
 8003418:	2601      	movs	r6, #1
 800341a:	e7d3      	b.n	80033c4 <xQueueSemaphoreTake+0xf8>
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800341c:	f004 fa4a 	bl	80078b4 <pvTaskIncrementMutexHeldCount>
 8003420:	60a0      	str	r0, [r4, #8]
 8003422:	e7f4      	b.n	800340e <xQueueSemaphoreTake+0x142>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003424:	0020      	movs	r0, r4
 8003426:	3010      	adds	r0, #16
 8003428:	f004 f8b6 	bl	8007598 <xTaskRemoveFromEventList>
 800342c:	2800      	cmp	r0, #0
 800342e:	d0f1      	beq.n	8003414 <xQueueSemaphoreTake+0x148>
                        queueYIELD_IF_USING_PREEMPTION();
 8003430:	f7ff fb7c 	bl	8002b2c <vPortYield>
 8003434:	e7ee      	b.n	8003414 <xQueueSemaphoreTake+0x148>
 8003436:	46c0      	nop			; (mov r8, r8)

08003438 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003438:	b570      	push	{r4, r5, r6, lr}
 800343a:	0004      	movs	r4, r0
 800343c:	0016      	movs	r6, r2
 800343e:	000d      	movs	r5, r1
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003440:	f7ff fb80 	bl	8002b44 <vPortEnterCritical>
 8003444:	2244      	movs	r2, #68	; 0x44
 8003446:	5ca3      	ldrb	r3, [r4, r2]
 8003448:	b25b      	sxtb	r3, r3
 800344a:	3301      	adds	r3, #1
 800344c:	d101      	bne.n	8003452 <vQueueWaitForMessageRestricted+0x1a>
 800344e:	2300      	movs	r3, #0
 8003450:	54a3      	strb	r3, [r4, r2]
 8003452:	2245      	movs	r2, #69	; 0x45
 8003454:	5ca3      	ldrb	r3, [r4, r2]
 8003456:	b25b      	sxtb	r3, r3
 8003458:	3301      	adds	r3, #1
 800345a:	d101      	bne.n	8003460 <vQueueWaitForMessageRestricted+0x28>
 800345c:	2300      	movs	r3, #0
 800345e:	54a3      	strb	r3, [r4, r2]
 8003460:	f7ff fb7c 	bl	8002b5c <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003464:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003466:	2b00      	cmp	r3, #0
 8003468:	d003      	beq.n	8003472 <vQueueWaitForMessageRestricted+0x3a>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800346a:	0020      	movs	r0, r4
 800346c:	f7ff fcd4 	bl	8002e18 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 8003470:	bd70      	pop	{r4, r5, r6, pc}
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003472:	0020      	movs	r0, r4
 8003474:	0032      	movs	r2, r6
 8003476:	0029      	movs	r1, r5
 8003478:	3024      	adds	r0, #36	; 0x24
 800347a:	f004 f869 	bl	8007550 <vTaskPlaceOnEventListRestricted>
 800347e:	e7f4      	b.n	800346a <vQueueWaitForMessageRestricted+0x32>

08003480 <out_buffer>:


// internal buffer output
static inline void out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
  if (idx < maxlen) {
 8003480:	429a      	cmp	r2, r3
 8003482:	d200      	bcs.n	8003486 <out_buffer+0x6>
    ((char*)buffer)[idx] = character;
 8003484:	5488      	strb	r0, [r1, r2]
  }
}
 8003486:	4770      	bx	lr

08003488 <out_discard>:

// internal null output
static inline void out_discard(char character, void* buffer, size_t idx, size_t maxlen)
{
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8003488:	4770      	bx	lr
 800348a:	46c0      	nop			; (mov r8, r8)

0800348c <out_rev_>:
}


// output the specified string in reverse, taking care of any zero-padding
static size_t out_rev_(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 800348c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800348e:	4657      	mov	r7, sl
 8003490:	464e      	mov	r6, r9
 8003492:	4645      	mov	r5, r8
 8003494:	46de      	mov	lr, fp
 8003496:	b5e0      	push	{r5, r6, r7, lr}
 8003498:	4699      	mov	r9, r3
 800349a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800349c:	0007      	movs	r7, r0
 800349e:	469a      	mov	sl, r3
  const size_t start_idx = idx;

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 80034a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
{
 80034a2:	4688      	mov	r8, r1
 80034a4:	4693      	mov	fp, r2
 80034a6:	0015      	movs	r5, r2
 80034a8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 80034aa:	079b      	lsls	r3, r3, #30
 80034ac:	d110      	bne.n	80034d0 <out_rev_+0x44>
    for (size_t i = len; i < width; i++) {
 80034ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80034b0:	429e      	cmp	r6, r3
 80034b2:	d20d      	bcs.n	80034d0 <out_rev_+0x44>
 80034b4:	1b9d      	subs	r5, r3, r6
 80034b6:	0014      	movs	r4, r2
 80034b8:	000e      	movs	r6, r1
 80034ba:	445d      	add	r5, fp
      out(' ', buffer, idx++, maxlen);
 80034bc:	0022      	movs	r2, r4
 80034be:	464b      	mov	r3, r9
 80034c0:	3401      	adds	r4, #1
 80034c2:	0031      	movs	r1, r6
 80034c4:	2020      	movs	r0, #32
 80034c6:	47b8      	blx	r7
    for (size_t i = len; i < width; i++) {
 80034c8:	42a5      	cmp	r5, r4
 80034ca:	d1f7      	bne.n	80034bc <out_rev_+0x30>
 80034cc:	46b0      	mov	r8, r6
 80034ce:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    }
  }

  // reverse string
  while (len) {
 80034d0:	2e00      	cmp	r6, #0
 80034d2:	d027      	beq.n	8003524 <out_rev_+0x98>
 80034d4:	4644      	mov	r4, r8
 80034d6:	1975      	adds	r5, r6, r5
    out(buf[--len], buffer, idx++, maxlen);
 80034d8:	4653      	mov	r3, sl
 80034da:	1baa      	subs	r2, r5, r6
 80034dc:	3e01      	subs	r6, #1
 80034de:	5d98      	ldrb	r0, [r3, r6]
 80034e0:	0021      	movs	r1, r4
 80034e2:	464b      	mov	r3, r9
 80034e4:	47b8      	blx	r7
  while (len) {
 80034e6:	2e00      	cmp	r6, #0
 80034e8:	d1f6      	bne.n	80034d8 <out_rev_+0x4c>
 80034ea:	0023      	movs	r3, r4
 80034ec:	002c      	movs	r4, r5
 80034ee:	4698      	mov	r8, r3
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 80034f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80034f2:	079b      	lsls	r3, r3, #30
 80034f4:	d50f      	bpl.n	8003516 <out_rev_+0x8a>
    while (idx - start_idx < width) {
 80034f6:	465b      	mov	r3, fp
 80034f8:	1ae5      	subs	r5, r4, r3
 80034fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80034fc:	42ab      	cmp	r3, r5
 80034fe:	d90a      	bls.n	8003516 <out_rev_+0x8a>
 8003500:	4646      	mov	r6, r8
 8003502:	4698      	mov	r8, r3
      out(' ', buffer, idx++, maxlen);
 8003504:	0022      	movs	r2, r4
 8003506:	464b      	mov	r3, r9
 8003508:	0031      	movs	r1, r6
 800350a:	2020      	movs	r0, #32
    while (idx - start_idx < width) {
 800350c:	3501      	adds	r5, #1
      out(' ', buffer, idx++, maxlen);
 800350e:	47b8      	blx	r7
 8003510:	3401      	adds	r4, #1
    while (idx - start_idx < width) {
 8003512:	4545      	cmp	r5, r8
 8003514:	d3f6      	bcc.n	8003504 <out_rev_+0x78>
    }
  }

  return idx;
}
 8003516:	0020      	movs	r0, r4
 8003518:	bcf0      	pop	{r4, r5, r6, r7}
 800351a:	46bb      	mov	fp, r7
 800351c:	46b2      	mov	sl, r6
 800351e:	46a9      	mov	r9, r5
 8003520:	46a0      	mov	r8, r4
 8003522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (len) {
 8003524:	002c      	movs	r4, r5
 8003526:	e7e3      	b.n	80034f0 <out_rev_+0x64>

08003528 <print_integer>:
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
}

// An internal itoa-like function
static size_t print_integer(out_fct_type out, char* buffer, size_t idx, size_t maxlen, printf_unsigned_value_t value, bool negative, numeric_base_t base, unsigned int precision, unsigned int width, unsigned int flags)
{
 8003528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800352a:	464e      	mov	r6, r9
 800352c:	4657      	mov	r7, sl
 800352e:	4645      	mov	r5, r8
 8003530:	46de      	mov	lr, fp
 8003532:	b5e0      	push	{r5, r6, r7, lr}
 8003534:	b093      	sub	sp, #76	; 0x4c
 8003536:	9308      	str	r3, [sp, #32]
 8003538:	ab1e      	add	r3, sp, #120	; 0x78
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800353e:	9309      	str	r3, [sp, #36]	; 0x24
 8003540:	ab1f      	add	r3, sp, #124	; 0x7c
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8003546:	4699      	mov	r9, r3
 8003548:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800354a:	9005      	str	r0, [sp, #20]
 800354c:	4698      	mov	r8, r3
  char buf[PRINTF_INTEGER_BUFFER_SIZE];
  size_t len = 0U;

  if (!value) {
 800354e:	003b      	movs	r3, r7
{
 8003550:	9106      	str	r1, [sp, #24]
 8003552:	9207      	str	r2, [sp, #28]
  if (!value) {
 8003554:	4333      	orrs	r3, r6
 8003556:	d13f      	bne.n	80035d8 <print_integer+0xb0>
    if ( !(flags & FLAGS_PRECISION) ) {
 8003558:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800355a:	055b      	lsls	r3, r3, #21
 800355c:	d472      	bmi.n	8003644 <print_integer+0x11c>
      buf[len++] = '0';
 800355e:	2330      	movs	r3, #48	; 0x30
 8003560:	2401      	movs	r4, #1
      flags &= ~FLAGS_HASH;
 8003562:	9a22      	ldr	r2, [sp, #136]	; 0x88
      buf[len++] = '0';
 8003564:	a90a      	add	r1, sp, #40	; 0x28
 8003566:	700b      	strb	r3, [r1, #0]
      flags &= ~FLAGS_HASH;
 8003568:	3b20      	subs	r3, #32
 800356a:	439a      	bics	r2, r3
 800356c:	9222      	str	r2, [sp, #136]	; 0x88
    if (!(flags & FLAGS_LEFT)) {
 800356e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003570:	079b      	lsls	r3, r3, #30
 8003572:	d406      	bmi.n	8003582 <print_integer+0x5a>
      if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003574:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <print_integer+0x5a>
 800357a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800357c:	07db      	lsls	r3, r3, #31
 800357e:	d500      	bpl.n	8003582 <print_integer+0x5a>
 8003580:	e0a4      	b.n	80036cc <print_integer+0x1a4>
 8003582:	0023      	movs	r3, r4
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003584:	4598      	cmp	r8, r3
 8003586:	d90f      	bls.n	80035a8 <print_integer+0x80>
 8003588:	aa06      	add	r2, sp, #24
 800358a:	4694      	mov	ip, r2
 800358c:	250f      	movs	r5, #15
      buf[len++] = '0';
 800358e:	2230      	movs	r2, #48	; 0x30
 8003590:	4640      	mov	r0, r8
 8003592:	4465      	add	r5, ip
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003594:	2b20      	cmp	r3, #32
 8003596:	d102      	bne.n	800359e <print_integer+0x76>
 8003598:	e006      	b.n	80035a8 <print_integer+0x80>
 800359a:	2b20      	cmp	r3, #32
 800359c:	d003      	beq.n	80035a6 <print_integer+0x7e>
      buf[len++] = '0';
 800359e:	3301      	adds	r3, #1
 80035a0:	54ea      	strb	r2, [r5, r3]
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80035a2:	4298      	cmp	r0, r3
 80035a4:	d1f9      	bne.n	800359a <print_integer+0x72>
 80035a6:	4680      	mov	r8, r0
    if (base == BASE_OCTAL && (len > unpadded_len)) {
 80035a8:	464a      	mov	r2, r9
 80035aa:	2a08      	cmp	r2, #8
 80035ac:	d100      	bne.n	80035b0 <print_integer+0x88>
 80035ae:	e07b      	b.n	80036a8 <print_integer+0x180>
  if (flags & (FLAGS_HASH | FLAGS_POINTER)) {
 80035b0:	4a7f      	ldr	r2, [pc, #508]	; (80037b0 <print_integer+0x288>)
 80035b2:	9822      	ldr	r0, [sp, #136]	; 0x88
 80035b4:	4210      	tst	r0, r2
 80035b6:	d05c      	beq.n	8003672 <print_integer+0x14a>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 80035b8:	0002      	movs	r2, r0
 80035ba:	0552      	lsls	r2, r2, #21
 80035bc:	d44d      	bmi.n	800365a <print_integer+0x132>
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d146      	bne.n	8003650 <print_integer+0x128>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80035c2:	464b      	mov	r3, r9
 80035c4:	2b10      	cmp	r3, #16
 80035c6:	d100      	bne.n	80035ca <print_integer+0xa2>
 80035c8:	e0d4      	b.n	8003774 <print_integer+0x24c>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d100      	bne.n	80035d0 <print_integer+0xa8>
 80035ce:	e0dc      	b.n	800378a <print_integer+0x262>
      buf[len++] = '0';
 80035d0:	2330      	movs	r3, #48	; 0x30
 80035d2:	700b      	strb	r3, [r1, #0]
 80035d4:	3b2f      	subs	r3, #47	; 0x2f
 80035d6:	e04e      	b.n	8003676 <print_integer+0x14e>
 80035d8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80035da:	2361      	movs	r3, #97	; 0x61
 80035dc:	0692      	lsls	r2, r2, #26
 80035de:	d42f      	bmi.n	8003640 <print_integer+0x118>
      // don't differ on 0 values
    }
  }
  else {
    do {
      const char digit = (char)(value % base);
 80035e0:	2200      	movs	r2, #0
 80035e2:	4692      	mov	sl, r2
 80035e4:	aa06      	add	r2, sp, #24
 80035e6:	4694      	mov	ip, r2
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 80035e8:	220a      	movs	r2, #10
 80035ea:	250f      	movs	r5, #15
 80035ec:	4252      	negs	r2, r2
 80035ee:	4693      	mov	fp, r2
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	4465      	add	r5, ip
 80035f4:	449b      	add	fp, r3
 80035f6:	002b      	movs	r3, r5
  size_t len = 0U;
 80035f8:	2400      	movs	r4, #0
 80035fa:	464d      	mov	r5, r9
 80035fc:	4699      	mov	r9, r3
 80035fe:	e00a      	b.n	8003616 <print_integer+0xee>
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 8003600:	464b      	mov	r3, r9
 8003602:	3230      	adds	r2, #48	; 0x30
 8003604:	b2d2      	uxtb	r2, r2
 8003606:	3401      	adds	r4, #1
 8003608:	551a      	strb	r2, [r3, r4]
      value /= base;
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 800360a:	45b2      	cmp	sl, r6
 800360c:	d013      	beq.n	8003636 <print_integer+0x10e>
 800360e:	2c20      	cmp	r4, #32
 8003610:	d013      	beq.n	800363a <print_integer+0x112>
      value /= base;
 8003612:	0007      	movs	r7, r0
 8003614:	000e      	movs	r6, r1
      const char digit = (char)(value % base);
 8003616:	002a      	movs	r2, r5
 8003618:	2300      	movs	r3, #0
 800361a:	0038      	movs	r0, r7
 800361c:	0031      	movs	r1, r6
 800361e:	f7fc fe61 	bl	80002e4 <__aeabi_uldivmod>
 8003622:	b2d2      	uxtb	r2, r2
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 8003624:	2a09      	cmp	r2, #9
 8003626:	d9eb      	bls.n	8003600 <print_integer+0xd8>
 8003628:	464b      	mov	r3, r9
 800362a:	445a      	add	r2, fp
 800362c:	b2d2      	uxtb	r2, r2
 800362e:	3401      	adds	r4, #1
 8003630:	551a      	strb	r2, [r3, r4]
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 8003632:	45b2      	cmp	sl, r6
 8003634:	d1eb      	bne.n	800360e <print_integer+0xe6>
 8003636:	42bd      	cmp	r5, r7
 8003638:	d9e9      	bls.n	800360e <print_integer+0xe6>
 800363a:	46a9      	mov	r9, r5
 800363c:	a90a      	add	r1, sp, #40	; 0x28
 800363e:	e796      	b.n	800356e <print_integer+0x46>
 8003640:	2341      	movs	r3, #65	; 0x41
 8003642:	e7cd      	b.n	80035e0 <print_integer+0xb8>
    else if (base == BASE_HEX) {
 8003644:	464b      	mov	r3, r9
 8003646:	2b10      	cmp	r3, #16
 8003648:	d068      	beq.n	800371c <print_integer+0x1f4>
  size_t len = 0U;
 800364a:	2400      	movs	r4, #0
 800364c:	a90a      	add	r1, sp, #40	; 0x28
 800364e:	e78e      	b.n	800356e <print_integer+0x46>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 8003650:	4598      	cmp	r8, r3
 8003652:	d06e      	beq.n	8003732 <print_integer+0x20a>
 8003654:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003656:	429a      	cmp	r2, r3
 8003658:	d06b      	beq.n	8003732 <print_integer+0x20a>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800365a:	464a      	mov	r2, r9
 800365c:	2a10      	cmp	r2, #16
 800365e:	d100      	bne.n	8003662 <print_integer+0x13a>
 8003660:	e076      	b.n	8003750 <print_integer+0x228>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003662:	2a02      	cmp	r2, #2
 8003664:	d053      	beq.n	800370e <print_integer+0x1e6>
    if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 8003666:	2b20      	cmp	r3, #32
 8003668:	d00b      	beq.n	8003682 <print_integer+0x15a>
      buf[len++] = 'X';
 800366a:	001a      	movs	r2, r3
      buf[len++] = '0';
 800366c:	2030      	movs	r0, #48	; 0x30
 800366e:	1c53      	adds	r3, r2, #1
 8003670:	5488      	strb	r0, [r1, r2]
  if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 8003672:	2b20      	cmp	r3, #32
 8003674:	d005      	beq.n	8003682 <print_integer+0x15a>
    if (negative) {
 8003676:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003678:	2a00      	cmp	r2, #0
 800367a:	d01d      	beq.n	80036b8 <print_integer+0x190>
      buf[len++] = '-';
 800367c:	222d      	movs	r2, #45	; 0x2d
 800367e:	54ca      	strb	r2, [r1, r3]
 8003680:	3301      	adds	r3, #1
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 8003682:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003684:	9301      	str	r3, [sp, #4]
 8003686:	9203      	str	r2, [sp, #12]
 8003688:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800368a:	9100      	str	r1, [sp, #0]
 800368c:	9202      	str	r2, [sp, #8]
 800368e:	9b08      	ldr	r3, [sp, #32]
 8003690:	9a07      	ldr	r2, [sp, #28]
 8003692:	9906      	ldr	r1, [sp, #24]
 8003694:	9805      	ldr	r0, [sp, #20]
 8003696:	f7ff fef9 	bl	800348c <out_rev_>
  }

  return print_integer_finalization(out, buffer, idx, maxlen, buf, len, negative, base, precision, width, flags);
}
 800369a:	b013      	add	sp, #76	; 0x4c
 800369c:	bcf0      	pop	{r4, r5, r6, r7}
 800369e:	46bb      	mov	fp, r7
 80036a0:	46b2      	mov	sl, r6
 80036a2:	46a9      	mov	r9, r5
 80036a4:	46a0      	mov	r8, r4
 80036a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (base == BASE_OCTAL && (len > unpadded_len)) {
 80036a8:	429c      	cmp	r4, r3
 80036aa:	d300      	bcc.n	80036ae <print_integer+0x186>
 80036ac:	e780      	b.n	80035b0 <print_integer+0x88>
      flags &= ~FLAGS_HASH;
 80036ae:	9822      	ldr	r0, [sp, #136]	; 0x88
 80036b0:	3208      	adds	r2, #8
 80036b2:	4390      	bics	r0, r2
 80036b4:	9022      	str	r0, [sp, #136]	; 0x88
 80036b6:	e77b      	b.n	80035b0 <print_integer+0x88>
    else if (flags & FLAGS_PLUS) {
 80036b8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80036ba:	0752      	lsls	r2, r2, #29
 80036bc:	d423      	bmi.n	8003706 <print_integer+0x1de>
    else if (flags & FLAGS_SPACE) {
 80036be:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80036c0:	0712      	lsls	r2, r2, #28
 80036c2:	d5de      	bpl.n	8003682 <print_integer+0x15a>
      buf[len++] = ' ';
 80036c4:	2220      	movs	r2, #32
 80036c6:	54ca      	strb	r2, [r1, r3]
 80036c8:	3301      	adds	r3, #1
 80036ca:	e7da      	b.n	8003682 <print_integer+0x15a>
      if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80036cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d12b      	bne.n	800372a <print_integer+0x202>
 80036d2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80036d4:	330c      	adds	r3, #12
 80036d6:	4213      	tst	r3, r2
 80036d8:	d127      	bne.n	800372a <print_integer+0x202>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80036da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80036dc:	429c      	cmp	r4, r3
 80036de:	d300      	bcc.n	80036e2 <print_integer+0x1ba>
 80036e0:	e74f      	b.n	8003582 <print_integer+0x5a>
 80036e2:	aa06      	add	r2, sp, #24
 80036e4:	4694      	mov	ip, r2
 80036e6:	250f      	movs	r5, #15
 80036e8:	0023      	movs	r3, r4
        buf[len++] = '0';
 80036ea:	2230      	movs	r2, #48	; 0x30
 80036ec:	4465      	add	r5, ip
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80036ee:	2c1f      	cmp	r4, #31
 80036f0:	d82c      	bhi.n	800374c <print_integer+0x224>
 80036f2:	9821      	ldr	r0, [sp, #132]	; 0x84
 80036f4:	e001      	b.n	80036fa <print_integer+0x1d2>
 80036f6:	2b20      	cmp	r3, #32
 80036f8:	d028      	beq.n	800374c <print_integer+0x224>
        buf[len++] = '0';
 80036fa:	3301      	adds	r3, #1
 80036fc:	54ea      	strb	r2, [r5, r3]
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80036fe:	4283      	cmp	r3, r0
 8003700:	d1f9      	bne.n	80036f6 <print_integer+0x1ce>
 8003702:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003704:	e73e      	b.n	8003584 <print_integer+0x5c>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003706:	222b      	movs	r2, #43	; 0x2b
 8003708:	54ca      	strb	r2, [r1, r3]
 800370a:	3301      	adds	r3, #1
 800370c:	e7b9      	b.n	8003682 <print_integer+0x15a>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800370e:	2b20      	cmp	r3, #32
 8003710:	d0b7      	beq.n	8003682 <print_integer+0x15a>
 8003712:	001a      	movs	r2, r3
      buf[len++] = 'b';
 8003714:	2062      	movs	r0, #98	; 0x62
 8003716:	1c53      	adds	r3, r2, #1
 8003718:	5488      	strb	r0, [r1, r2]
 800371a:	e7a4      	b.n	8003666 <print_integer+0x13e>
      flags &= ~FLAGS_HASH;
 800371c:	464a      	mov	r2, r9
 800371e:	9b22      	ldr	r3, [sp, #136]	; 0x88
  size_t len = 0U;
 8003720:	2400      	movs	r4, #0
      flags &= ~FLAGS_HASH;
 8003722:	4393      	bics	r3, r2
 8003724:	9322      	str	r3, [sp, #136]	; 0x88
 8003726:	a90a      	add	r1, sp, #40	; 0x28
 8003728:	e721      	b.n	800356e <print_integer+0x46>
        width--;
 800372a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800372c:	3b01      	subs	r3, #1
 800372e:	9321      	str	r3, [sp, #132]	; 0x84
 8003730:	e7d3      	b.n	80036da <print_integer+0x1b2>
      if (unpadded_len < len) {
 8003732:	429c      	cmp	r4, r3
 8003734:	d291      	bcs.n	800365a <print_integer+0x132>
        len--;
 8003736:	1e5a      	subs	r2, r3, #1
      if (len && (base == BASE_HEX)) {
 8003738:	2b01      	cmp	r3, #1
 800373a:	d100      	bne.n	800373e <print_integer+0x216>
 800373c:	e741      	b.n	80035c2 <print_integer+0x9a>
 800373e:	4648      	mov	r0, r9
 8003740:	2810      	cmp	r0, #16
 8003742:	d026      	beq.n	8003792 <print_integer+0x26a>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003744:	2802      	cmp	r0, #2
 8003746:	d0e5      	beq.n	8003714 <print_integer+0x1ec>
        len--;
 8003748:	0013      	movs	r3, r2
 800374a:	e78e      	b.n	800366a <print_integer+0x142>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800374c:	2320      	movs	r3, #32
 800374e:	e72b      	b.n	80035a8 <print_integer+0x80>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003750:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003752:	0692      	lsls	r2, r2, #26
 8003754:	d506      	bpl.n	8003764 <print_integer+0x23c>
    else if ((base == BASE_HEX) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003756:	2b20      	cmp	r3, #32
 8003758:	d093      	beq.n	8003682 <print_integer+0x15a>
        len--;
 800375a:	0018      	movs	r0, r3
      buf[len++] = 'X';
 800375c:	2258      	movs	r2, #88	; 0x58
 800375e:	1c43      	adds	r3, r0, #1
 8003760:	540a      	strb	r2, [r1, r0]
 8003762:	e780      	b.n	8003666 <print_integer+0x13e>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003764:	2b20      	cmp	r3, #32
 8003766:	d100      	bne.n	800376a <print_integer+0x242>
 8003768:	e78b      	b.n	8003682 <print_integer+0x15a>
      buf[len++] = 'x';
 800376a:	18c8      	adds	r0, r1, r3
 800376c:	3301      	adds	r3, #1
 800376e:	2278      	movs	r2, #120	; 0x78
 8003770:	7002      	strb	r2, [r0, #0]
 8003772:	e778      	b.n	8003666 <print_integer+0x13e>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003774:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003776:	069b      	lsls	r3, r3, #26
 8003778:	d403      	bmi.n	8003782 <print_integer+0x25a>
      buf[len++] = 'x';
 800377a:	2378      	movs	r3, #120	; 0x78
 800377c:	2201      	movs	r2, #1
 800377e:	700b      	strb	r3, [r1, #0]
    if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 8003780:	e774      	b.n	800366c <print_integer+0x144>
      buf[len++] = 'X';
 8003782:	2358      	movs	r3, #88	; 0x58
 8003784:	2201      	movs	r2, #1
 8003786:	700b      	strb	r3, [r1, #0]
    if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 8003788:	e770      	b.n	800366c <print_integer+0x144>
      buf[len++] = 'b';
 800378a:	3360      	adds	r3, #96	; 0x60
 800378c:	2201      	movs	r2, #1
 800378e:	700b      	strb	r3, [r1, #0]
    if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 8003790:	e76c      	b.n	800366c <print_integer+0x144>
        if (unpadded_len < len) {
 8003792:	4294      	cmp	r4, r2
 8003794:	d206      	bcs.n	80037a4 <print_integer+0x27c>
          len--;
 8003796:	1e98      	subs	r0, r3, #2
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003798:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800379a:	069b      	lsls	r3, r3, #26
 800379c:	d4de      	bmi.n	800375c <print_integer+0x234>
      buf[len++] = 'x';
 800379e:	0013      	movs	r3, r2
 80037a0:	1808      	adds	r0, r1, r0
 80037a2:	e7e4      	b.n	800376e <print_integer+0x246>
        len--;
 80037a4:	0013      	movs	r3, r2
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80037a6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80037a8:	0692      	lsls	r2, r2, #26
 80037aa:	d5de      	bpl.n	800376a <print_integer+0x242>
 80037ac:	e7d5      	b.n	800375a <print_integer+0x232>
 80037ae:	46c0      	nop			; (mov r8, r8)
 80037b0:	00001010 	.word	0x00001010

080037b4 <get_components>:

// Break up a double number - which is known to be a finite non-negative number -
// into its base-10 parts: integral - before the decimal point, and fractional - after it.
// Taken the precision into account, but does not change it even internally.
static struct double_components get_components(double number, unsigned int precision)
{
 80037b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037b6:	4645      	mov	r5, r8
 80037b8:	4698      	mov	r8, r3
 80037ba:	46de      	mov	lr, fp
 80037bc:	4657      	mov	r7, sl
 80037be:	464e      	mov	r6, r9
  struct double_components number_;
  number_.is_negative = get_sign(number);
 80037c0:	0fdb      	lsrs	r3, r3, #31
 80037c2:	469b      	mov	fp, r3
  double abs_number = (number_.is_negative) ? -number : number;
 80037c4:	4643      	mov	r3, r8
{
 80037c6:	b5e0      	push	{r5, r6, r7, lr}
 80037c8:	4681      	mov	r9, r0
 80037ca:	4692      	mov	sl, r2
 80037cc:	b085      	sub	sp, #20
  double abs_number = (number_.is_negative) ? -number : number;
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	da03      	bge.n	80037da <get_components+0x26>
 80037d2:	2380      	movs	r3, #128	; 0x80
 80037d4:	061b      	lsls	r3, r3, #24
 80037d6:	469c      	mov	ip, r3
 80037d8:	44e0      	add	r8, ip
  number_.integral = (int_fast64_t)abs_number;
 80037da:	4650      	mov	r0, sl
 80037dc:	4641      	mov	r1, r8
 80037de:	f7fc fda1 	bl	8000324 <__aeabi_d2lz>
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 80037e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  number_.integral = (int_fast64_t)abs_number;
 80037e4:	9000      	str	r0, [sp, #0]
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 80037e6:	00da      	lsls	r2, r3, #3
 80037e8:	4b49      	ldr	r3, [pc, #292]	; (8003910 <get_components+0x15c>)
  number_.integral = (int_fast64_t)abs_number;
 80037ea:	9101      	str	r1, [sp, #4]
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 80037ec:	189b      	adds	r3, r3, r2
 80037ee:	9800      	ldr	r0, [sp, #0]
 80037f0:	9901      	ldr	r1, [sp, #4]
 80037f2:	681c      	ldr	r4, [r3, #0]
 80037f4:	685d      	ldr	r5, [r3, #4]
 80037f6:	f7fc fdd1 	bl	800039c <__aeabi_l2d>
 80037fa:	0002      	movs	r2, r0
 80037fc:	000b      	movs	r3, r1
 80037fe:	4650      	mov	r0, sl
 8003800:	4641      	mov	r1, r8
 8003802:	f7fe f875 	bl	80018f0 <__aeabi_dsub>
 8003806:	0022      	movs	r2, r4
 8003808:	002b      	movs	r3, r5
 800380a:	9402      	str	r4, [sp, #8]
 800380c:	9503      	str	r5, [sp, #12]
 800380e:	f7fd fe03 	bl	8001418 <__aeabi_dmul>
 8003812:	0004      	movs	r4, r0
 8003814:	000d      	movs	r5, r1
  number_.fractional = (int_fast64_t)remainder;
 8003816:	f7fc fd85 	bl	8000324 <__aeabi_d2lz>
 800381a:	0006      	movs	r6, r0
 800381c:	000f      	movs	r7, r1

  remainder -= (double) number_.fractional;
 800381e:	f7fc fdbd 	bl	800039c <__aeabi_l2d>
 8003822:	0002      	movs	r2, r0
 8003824:	000b      	movs	r3, r1
 8003826:	0020      	movs	r0, r4
 8003828:	0029      	movs	r1, r5
 800382a:	f7fe f861 	bl	80018f0 <__aeabi_dsub>

  if (remainder > 0.5) {
 800382e:	2200      	movs	r2, #0
 8003830:	4b38      	ldr	r3, [pc, #224]	; (8003914 <get_components+0x160>)
  remainder -= (double) number_.fractional;
 8003832:	0004      	movs	r4, r0
 8003834:	000d      	movs	r5, r1
  if (remainder > 0.5) {
 8003836:	f7fc fd1d 	bl	8000274 <__aeabi_dcmpgt>
 800383a:	2800      	cmp	r0, #0
 800383c:	d043      	beq.n	80038c6 <get_components+0x112>
    ++number_.fractional;
 800383e:	2401      	movs	r4, #1
 8003840:	2500      	movs	r5, #0
 8003842:	1936      	adds	r6, r6, r4
 8003844:	416f      	adcs	r7, r5
    // handle rollover, e.g. case 0.99 with precision 1 is 1.0
    if ((double) number_.fractional >= powers_of_10[precision]) {
 8003846:	0030      	movs	r0, r6
 8003848:	0039      	movs	r1, r7
 800384a:	f7fc fda7 	bl	800039c <__aeabi_l2d>
 800384e:	0002      	movs	r2, r0
 8003850:	000b      	movs	r3, r1
 8003852:	9802      	ldr	r0, [sp, #8]
 8003854:	9903      	ldr	r1, [sp, #12]
 8003856:	f7fc fd03 	bl	8000260 <__aeabi_dcmple>
 800385a:	2800      	cmp	r0, #0
 800385c:	d143      	bne.n	80038e6 <get_components+0x132>
      // if halfway, round up if odd OR if last digit is 0
      ++number_.fractional;
    }
  }

  if (precision == 0U) {
 800385e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003860:	2b00      	cmp	r3, #0
 8003862:	d11e      	bne.n	80038a2 <get_components+0xee>
    remainder = abs_number - (double) number_.integral;
 8003864:	9800      	ldr	r0, [sp, #0]
 8003866:	9901      	ldr	r1, [sp, #4]
 8003868:	f7fc fd98 	bl	800039c <__aeabi_l2d>
 800386c:	0002      	movs	r2, r0
 800386e:	000b      	movs	r3, r1
 8003870:	4650      	mov	r0, sl
 8003872:	4641      	mov	r1, r8
 8003874:	f7fe f83c 	bl	80018f0 <__aeabi_dsub>
    if ((!(remainder < 0.5) || (remainder > 0.5)) && (number_.integral & 1)) {
 8003878:	2200      	movs	r2, #0
 800387a:	4b26      	ldr	r3, [pc, #152]	; (8003914 <get_components+0x160>)
    remainder = abs_number - (double) number_.integral;
 800387c:	0004      	movs	r4, r0
 800387e:	000d      	movs	r5, r1
    if ((!(remainder < 0.5) || (remainder > 0.5)) && (number_.integral & 1)) {
 8003880:	f7fc fce4 	bl	800024c <__aeabi_dcmplt>
 8003884:	2800      	cmp	r0, #0
 8003886:	d007      	beq.n	8003898 <get_components+0xe4>
 8003888:	2200      	movs	r2, #0
 800388a:	0020      	movs	r0, r4
 800388c:	0029      	movs	r1, r5
 800388e:	4b21      	ldr	r3, [pc, #132]	; (8003914 <get_components+0x160>)
 8003890:	f7fc fcf0 	bl	8000274 <__aeabi_dcmpgt>
 8003894:	2800      	cmp	r0, #0
 8003896:	d004      	beq.n	80038a2 <get_components+0xee>
 8003898:	9800      	ldr	r0, [sp, #0]
 800389a:	9901      	ldr	r1, [sp, #4]
 800389c:	2301      	movs	r3, #1
 800389e:	4203      	tst	r3, r0
 80038a0:	d12a      	bne.n	80038f8 <get_components+0x144>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++number_.integral;
    }
  }
  return number_;
 80038a2:	9b00      	ldr	r3, [sp, #0]
 80038a4:	9c01      	ldr	r4, [sp, #4]
 80038a6:	464a      	mov	r2, r9
}
 80038a8:	4648      	mov	r0, r9
  return number_;
 80038aa:	6013      	str	r3, [r2, #0]
 80038ac:	6054      	str	r4, [r2, #4]
 80038ae:	6096      	str	r6, [r2, #8]
 80038b0:	60d7      	str	r7, [r2, #12]
 80038b2:	464b      	mov	r3, r9
 80038b4:	465a      	mov	r2, fp
 80038b6:	741a      	strb	r2, [r3, #16]
}
 80038b8:	b005      	add	sp, #20
 80038ba:	bcf0      	pop	{r4, r5, r6, r7}
 80038bc:	46bb      	mov	fp, r7
 80038be:	46b2      	mov	sl, r6
 80038c0:	46a9      	mov	r9, r5
 80038c2:	46a0      	mov	r8, r4
 80038c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if (remainder == 0.5) {
 80038c6:	2200      	movs	r2, #0
 80038c8:	0020      	movs	r0, r4
 80038ca:	0029      	movs	r1, r5
 80038cc:	4b11      	ldr	r3, [pc, #68]	; (8003914 <get_components+0x160>)
 80038ce:	f7fc fcb7 	bl	8000240 <__aeabi_dcmpeq>
 80038d2:	2800      	cmp	r0, #0
 80038d4:	d0c3      	beq.n	800385e <get_components+0xaa>
    if ((number_.fractional == 0U) || (number_.fractional & 1U)) {
 80038d6:	0033      	movs	r3, r6
 80038d8:	433b      	orrs	r3, r7
 80038da:	d114      	bne.n	8003906 <get_components+0x152>
      ++number_.fractional;
 80038dc:	2401      	movs	r4, #1
 80038de:	2500      	movs	r5, #0
 80038e0:	1936      	adds	r6, r6, r4
 80038e2:	416f      	adcs	r7, r5
 80038e4:	e7bb      	b.n	800385e <get_components+0xaa>
      ++number_.integral;
 80038e6:	9a00      	ldr	r2, [sp, #0]
 80038e8:	9b01      	ldr	r3, [sp, #4]
 80038ea:	1912      	adds	r2, r2, r4
 80038ec:	416b      	adcs	r3, r5
      number_.fractional = 0;
 80038ee:	2600      	movs	r6, #0
 80038f0:	2700      	movs	r7, #0
      ++number_.integral;
 80038f2:	9200      	str	r2, [sp, #0]
 80038f4:	9301      	str	r3, [sp, #4]
 80038f6:	e7b2      	b.n	800385e <get_components+0xaa>
      ++number_.integral;
 80038f8:	2201      	movs	r2, #1
 80038fa:	2300      	movs	r3, #0
 80038fc:	1880      	adds	r0, r0, r2
 80038fe:	4159      	adcs	r1, r3
 8003900:	9000      	str	r0, [sp, #0]
 8003902:	9101      	str	r1, [sp, #4]
 8003904:	e7cd      	b.n	80038a2 <get_components+0xee>
    if ((number_.fractional == 0U) || (number_.fractional & 1U)) {
 8003906:	2301      	movs	r3, #1
 8003908:	4233      	tst	r3, r6
 800390a:	d0a8      	beq.n	800385e <get_components+0xaa>
 800390c:	e7e6      	b.n	80038dc <get_components+0x128>
 800390e:	46c0      	nop			; (mov r8, r8)
 8003910:	08008198 	.word	0x08008198
 8003914:	3fe00000 	.word	0x3fe00000

08003918 <print_broken_up_decimal.isra.0>:
  }
  return components;
}
#endif

static size_t print_broken_up_decimal(
 8003918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800391a:	464e      	mov	r6, r9
 800391c:	4645      	mov	r5, r8
 800391e:	4657      	mov	r7, sl
 8003920:	46de      	mov	lr, fp
 8003922:	b5e0      	push	{r5, r6, r7, lr}
 8003924:	b087      	sub	sp, #28
 8003926:	001f      	movs	r7, r3
 8003928:	ab10      	add	r3, sp, #64	; 0x40
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	0005      	movs	r5, r0
 800392e:	9305      	str	r3, [sp, #20]
 8003930:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003932:	000e      	movs	r6, r1
 8003934:	4690      	mov	r8, r2
 8003936:	4699      	mov	r9, r3
 8003938:	9c19      	ldr	r4, [sp, #100]	; 0x64
  struct double_components number_, out_fct_type out, char *buffer, size_t idx, size_t maxlen, unsigned int precision,
  unsigned int width, unsigned int flags, char *buf, size_t len)
{
  if (precision != 0U) {
 800393a:	2b00      	cmp	r3, #0
 800393c:	d046      	beq.n	80039cc <print_broken_up_decimal.isra.0+0xb4>
    // do fractional part, as an unsigned number

    unsigned int count = precision;

    if (flags & FLAGS_ADAPT_EXP && !(flags & FLAGS_HASH)) {
 800393e:	2381      	movs	r3, #129	; 0x81
 8003940:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003942:	011b      	lsls	r3, r3, #4
 8003944:	4013      	ands	r3, r2
 8003946:	2280      	movs	r2, #128	; 0x80
 8003948:	0112      	lsls	r2, r2, #4
 800394a:	4293      	cmp	r3, r2
 800394c:	d100      	bne.n	8003950 <print_broken_up_decimal.isra.0+0x38>
 800394e:	e0a3      	b.n	8003a98 <print_broken_up_decimal.isra.0+0x180>
 8003950:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8003952:	003a      	movs	r2, r7
 8003954:	3b01      	subs	r3, #1
 8003956:	469a      	mov	sl, r3
 8003958:	0033      	movs	r3, r6
 800395a:	4647      	mov	r7, r8
 800395c:	464e      	mov	r6, r9
 800395e:	46a8      	mov	r8, r5
 8003960:	4699      	mov	r9, r3
 8003962:	0015      	movs	r5, r2
 8003964:	e016      	b.n	8003994 <print_broken_up_decimal.isra.0+0x7c>
      // non-zero fractional part digits (see below)
    }

    if (number_.fractional > 0 || !(flags & FLAGS_ADAPT_EXP) || (flags & FLAGS_HASH) ) {
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
        --count;
 8003966:	1e73      	subs	r3, r6, #1
        buf[len++] = (char)('0' + number_.fractional % 10U);
 8003968:	0038      	movs	r0, r7
 800396a:	0029      	movs	r1, r5
        --count;
 800396c:	469b      	mov	fp, r3
        buf[len++] = (char)('0' + number_.fractional % 10U);
 800396e:	220a      	movs	r2, #10
 8003970:	2300      	movs	r3, #0
 8003972:	f7fc fc93 	bl	800029c <__aeabi_ldivmod>
 8003976:	4653      	mov	r3, sl
 8003978:	3230      	adds	r2, #48	; 0x30
 800397a:	3401      	adds	r4, #1
 800397c:	551a      	strb	r2, [r3, r4]
        if (!(number_.fractional /= 10U)) {
 800397e:	0038      	movs	r0, r7
 8003980:	0029      	movs	r1, r5
 8003982:	220a      	movs	r2, #10
 8003984:	2300      	movs	r3, #0
 8003986:	f7fc fc89 	bl	800029c <__aeabi_ldivmod>
 800398a:	000d      	movs	r5, r1
 800398c:	0007      	movs	r7, r0
 800398e:	4301      	orrs	r1, r0
 8003990:	d057      	beq.n	8003a42 <print_broken_up_decimal.isra.0+0x12a>
        --count;
 8003992:	465e      	mov	r6, fp
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003994:	2c20      	cmp	r4, #32
 8003996:	d1e6      	bne.n	8003966 <print_broken_up_decimal.isra.0+0x4e>
      break;
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8003998:	2303      	movs	r3, #3
 800399a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800399c:	4013      	ands	r3, r2
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d06a      	beq.n	8003a78 <print_broken_up_decimal.isra.0+0x160>
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
      buf[len++] = '0';
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80039a2:	2320      	movs	r3, #32
    else if (flags & FLAGS_SPACE) {
      buf[len++] = ' ';
    }
  }

  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 80039a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80039a6:	9301      	str	r3, [sp, #4]
 80039a8:	9203      	str	r2, [sp, #12]
 80039aa:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80039ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80039ae:	9300      	str	r3, [sp, #0]
 80039b0:	9202      	str	r2, [sp, #8]
 80039b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80039b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80039b6:	9912      	ldr	r1, [sp, #72]	; 0x48
 80039b8:	9811      	ldr	r0, [sp, #68]	; 0x44
 80039ba:	f7ff fd67 	bl	800348c <out_rev_>
}
 80039be:	b007      	add	sp, #28
 80039c0:	bcf0      	pop	{r4, r5, r6, r7}
 80039c2:	46bb      	mov	fp, r7
 80039c4:	46b2      	mov	sl, r6
 80039c6:	46a9      	mov	r9, r5
 80039c8:	46a0      	mov	r8, r4
 80039ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (flags & FLAGS_HASH) {
 80039cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80039ce:	06db      	lsls	r3, r3, #27
 80039d0:	d505      	bpl.n	80039de <print_broken_up_decimal.isra.0+0xc6>
      if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80039d2:	2c20      	cmp	r4, #32
 80039d4:	d0e0      	beq.n	8003998 <print_broken_up_decimal.isra.0+0x80>
        buf[len++] = '.';
 80039d6:	232e      	movs	r3, #46	; 0x2e
 80039d8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80039da:	5513      	strb	r3, [r2, r4]
 80039dc:	3401      	adds	r4, #1
    buf[len++] = (char)('0' + (number_.integral % 10));
 80039de:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80039e0:	1e5f      	subs	r7, r3, #1
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80039e2:	2c20      	cmp	r4, #32
 80039e4:	d0d8      	beq.n	8003998 <print_broken_up_decimal.isra.0+0x80>
    buf[len++] = (char)('0' + (number_.integral % 10));
 80039e6:	0028      	movs	r0, r5
 80039e8:	0031      	movs	r1, r6
 80039ea:	220a      	movs	r2, #10
 80039ec:	2300      	movs	r3, #0
 80039ee:	f7fc fc55 	bl	800029c <__aeabi_ldivmod>
 80039f2:	3401      	adds	r4, #1
 80039f4:	3230      	adds	r2, #48	; 0x30
    if (!(number_.integral /= 10)) {
 80039f6:	0028      	movs	r0, r5
 80039f8:	0031      	movs	r1, r6
    buf[len++] = (char)('0' + (number_.integral % 10));
 80039fa:	553a      	strb	r2, [r7, r4]
    if (!(number_.integral /= 10)) {
 80039fc:	2300      	movs	r3, #0
 80039fe:	220a      	movs	r2, #10
 8003a00:	f7fc fc4c 	bl	800029c <__aeabi_ldivmod>
 8003a04:	000e      	movs	r6, r1
 8003a06:	0005      	movs	r5, r0
 8003a08:	4301      	orrs	r1, r0
 8003a0a:	d1ea      	bne.n	80039e2 <print_broken_up_decimal.isra.0+0xca>
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003a10:	4013      	ands	r3, r2
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d07a      	beq.n	8003b0c <print_broken_up_decimal.isra.0+0x1f4>
  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003a16:	2c20      	cmp	r4, #32
 8003a18:	d0c3      	beq.n	80039a2 <print_broken_up_decimal.isra.0+0x8a>
    if (number_.is_negative) {
 8003a1a:	9b05      	ldr	r3, [sp, #20]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d004      	beq.n	8003a2a <print_broken_up_decimal.isra.0+0x112>
      buf[len++] = '-';
 8003a20:	222d      	movs	r2, #45	; 0x2d
 8003a22:	9918      	ldr	r1, [sp, #96]	; 0x60
 8003a24:	1c63      	adds	r3, r4, #1
 8003a26:	550a      	strb	r2, [r1, r4]
 8003a28:	e7bc      	b.n	80039a4 <print_broken_up_decimal.isra.0+0x8c>
    else if (flags & FLAGS_PLUS) {
 8003a2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003a2c:	075b      	lsls	r3, r3, #29
 8003a2e:	d468      	bmi.n	8003b02 <print_broken_up_decimal.isra.0+0x1ea>
    else if (flags & FLAGS_SPACE) {
 8003a30:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003a32:	0023      	movs	r3, r4
 8003a34:	0712      	lsls	r2, r2, #28
 8003a36:	d5b5      	bpl.n	80039a4 <print_broken_up_decimal.isra.0+0x8c>
      buf[len++] = ' ';
 8003a38:	2220      	movs	r2, #32
 8003a3a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	550a      	strb	r2, [r1, r4]
 8003a40:	e7b0      	b.n	80039a4 <print_broken_up_decimal.isra.0+0x8c>
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003a42:	464b      	mov	r3, r9
 8003a44:	4645      	mov	r5, r8
 8003a46:	46b1      	mov	r9, r6
 8003a48:	001e      	movs	r6, r3
 8003a4a:	2c20      	cmp	r4, #32
 8003a4c:	d0a4      	beq.n	8003998 <print_broken_up_decimal.isra.0+0x80>
 8003a4e:	465b      	mov	r3, fp
 8003a50:	0022      	movs	r2, r4
        buf[len++] = '0';
 8003a52:	2130      	movs	r1, #48	; 0x30
 8003a54:	4648      	mov	r0, r9
 8003a56:	4657      	mov	r7, sl
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d008      	beq.n	8003a6e <print_broken_up_decimal.isra.0+0x156>
        buf[len++] = '0';
 8003a5c:	3201      	adds	r2, #1
 8003a5e:	54b9      	strb	r1, [r7, r2]
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003a60:	2a20      	cmp	r2, #32
 8003a62:	d099      	beq.n	8003998 <print_broken_up_decimal.isra.0+0x80>
 8003a64:	43d3      	mvns	r3, r2
 8003a66:	181b      	adds	r3, r3, r0
 8003a68:	18e3      	adds	r3, r4, r3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1f6      	bne.n	8003a5c <print_broken_up_decimal.isra.0+0x144>
        buf[len++] = '.';
 8003a6e:	232e      	movs	r3, #46	; 0x2e
 8003a70:	9918      	ldr	r1, [sp, #96]	; 0x60
 8003a72:	1c54      	adds	r4, r2, #1
 8003a74:	548b      	strb	r3, [r1, r2]
 8003a76:	e7b2      	b.n	80039de <print_broken_up_decimal.isra.0+0xc6>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003a78:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003a7a:	2320      	movs	r3, #32
 8003a7c:	2a00      	cmp	r2, #0
 8003a7e:	d091      	beq.n	80039a4 <print_broken_up_decimal.isra.0+0x8c>
 8003a80:	9a05      	ldr	r2, [sp, #20]
 8003a82:	2a00      	cmp	r2, #0
 8003a84:	d164      	bne.n	8003b50 <print_broken_up_decimal.isra.0+0x238>
 8003a86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003a88:	3b14      	subs	r3, #20
 8003a8a:	4213      	tst	r3, r2
 8003a8c:	d100      	bne.n	8003a90 <print_broken_up_decimal.isra.0+0x178>
 8003a8e:	e788      	b.n	80039a2 <print_broken_up_decimal.isra.0+0x8a>
      width--;
 8003a90:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003a92:	3b01      	subs	r3, #1
 8003a94:	9316      	str	r3, [sp, #88]	; 0x58
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003a96:	e784      	b.n	80039a2 <print_broken_up_decimal.isra.0+0x8a>
      if (number_.fractional > 0) {
 8003a98:	2f00      	cmp	r7, #0
 8003a9a:	dd52      	ble.n	8003b42 <print_broken_up_decimal.isra.0+0x22a>
          if (digit != 0) {
 8003a9c:	220a      	movs	r2, #10
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	4640      	mov	r0, r8
 8003aa2:	0039      	movs	r1, r7
 8003aa4:	f7fc fbfa 	bl	800029c <__aeabi_ldivmod>
 8003aa8:	431a      	orrs	r2, r3
 8003aaa:	d000      	beq.n	8003aae <print_broken_up_decimal.isra.0+0x196>
 8003aac:	e750      	b.n	8003950 <print_broken_up_decimal.isra.0+0x38>
 8003aae:	4643      	mov	r3, r8
 8003ab0:	46b3      	mov	fp, r6
 8003ab2:	46a0      	mov	r8, r4
 8003ab4:	464c      	mov	r4, r9
 8003ab6:	46a9      	mov	r9, r5
 8003ab8:	001d      	movs	r5, r3
          number_.fractional /= 10U;
 8003aba:	220a      	movs	r2, #10
 8003abc:	2300      	movs	r3, #0
 8003abe:	0028      	movs	r0, r5
 8003ac0:	0039      	movs	r1, r7
 8003ac2:	f7fc fbeb 	bl	800029c <__aeabi_ldivmod>
 8003ac6:	220a      	movs	r2, #10
 8003ac8:	2300      	movs	r3, #0
 8003aca:	002e      	movs	r6, r5
 8003acc:	46ba      	mov	sl, r7
 8003ace:	0005      	movs	r5, r0
 8003ad0:	000f      	movs	r7, r1
 8003ad2:	f7fc fbe3 	bl	800029c <__aeabi_ldivmod>
          --count;
 8003ad6:	3c01      	subs	r4, #1
          if (digit != 0) {
 8003ad8:	431a      	orrs	r2, r3
 8003ada:	d0ee      	beq.n	8003aba <print_broken_up_decimal.isra.0+0x1a2>
 8003adc:	465b      	mov	r3, fp
 8003ade:	002a      	movs	r2, r5
 8003ae0:	46b3      	mov	fp, r6
 8003ae2:	001e      	movs	r6, r3
    if (number_.fractional > 0 || !(flags & FLAGS_ADAPT_EXP) || (flags & FLAGS_HASH) ) {
 8003ae4:	4653      	mov	r3, sl
 8003ae6:	464d      	mov	r5, r9
 8003ae8:	46a1      	mov	r9, r4
 8003aea:	4644      	mov	r4, r8
 8003aec:	4690      	mov	r8, r2
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	dd00      	ble.n	8003af4 <print_broken_up_decimal.isra.0+0x1dc>
 8003af2:	e72d      	b.n	8003950 <print_broken_up_decimal.isra.0+0x38>
 8003af4:	d000      	beq.n	8003af8 <print_broken_up_decimal.isra.0+0x1e0>
 8003af6:	e772      	b.n	80039de <print_broken_up_decimal.isra.0+0xc6>
 8003af8:	465b      	mov	r3, fp
 8003afa:	2b09      	cmp	r3, #9
 8003afc:	d900      	bls.n	8003b00 <print_broken_up_decimal.isra.0+0x1e8>
 8003afe:	e727      	b.n	8003950 <print_broken_up_decimal.isra.0+0x38>
 8003b00:	e76d      	b.n	80039de <print_broken_up_decimal.isra.0+0xc6>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003b02:	222b      	movs	r2, #43	; 0x2b
 8003b04:	9918      	ldr	r1, [sp, #96]	; 0x60
 8003b06:	1c63      	adds	r3, r4, #1
 8003b08:	550a      	strb	r2, [r1, r4]
 8003b0a:	e74b      	b.n	80039a4 <print_broken_up_decimal.isra.0+0x8c>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003b0c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d100      	bne.n	8003b14 <print_broken_up_decimal.isra.0+0x1fc>
 8003b12:	e780      	b.n	8003a16 <print_broken_up_decimal.isra.0+0xfe>
 8003b14:	9b05      	ldr	r3, [sp, #20]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d021      	beq.n	8003b5e <print_broken_up_decimal.isra.0+0x246>
      width--;
 8003b1a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	9316      	str	r3, [sp, #88]	; 0x58
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003b20:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003b22:	429c      	cmp	r4, r3
 8003b24:	d300      	bcc.n	8003b28 <print_broken_up_decimal.isra.0+0x210>
 8003b26:	e776      	b.n	8003a16 <print_broken_up_decimal.isra.0+0xfe>
      buf[len++] = '0';
 8003b28:	2330      	movs	r3, #48	; 0x30
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003b2a:	2c1f      	cmp	r4, #31
 8003b2c:	d900      	bls.n	8003b30 <print_broken_up_decimal.isra.0+0x218>
 8003b2e:	e738      	b.n	80039a2 <print_broken_up_decimal.isra.0+0x8a>
 8003b30:	9a16      	ldr	r2, [sp, #88]	; 0x58
      buf[len++] = '0';
 8003b32:	3401      	adds	r4, #1
 8003b34:	553b      	strb	r3, [r7, r4]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003b36:	4294      	cmp	r4, r2
 8003b38:	d100      	bne.n	8003b3c <print_broken_up_decimal.isra.0+0x224>
 8003b3a:	e76c      	b.n	8003a16 <print_broken_up_decimal.isra.0+0xfe>
 8003b3c:	2c20      	cmp	r4, #32
 8003b3e:	d1f8      	bne.n	8003b32 <print_broken_up_decimal.isra.0+0x21a>
 8003b40:	e72f      	b.n	80039a2 <print_broken_up_decimal.isra.0+0x8a>
      if (number_.fractional > 0) {
 8003b42:	2f00      	cmp	r7, #0
 8003b44:	d000      	beq.n	8003b48 <print_broken_up_decimal.isra.0+0x230>
 8003b46:	e74a      	b.n	80039de <print_broken_up_decimal.isra.0+0xc6>
 8003b48:	4643      	mov	r3, r8
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d1a6      	bne.n	8003a9c <print_broken_up_decimal.isra.0+0x184>
 8003b4e:	e746      	b.n	80039de <print_broken_up_decimal.isra.0+0xc6>
      width--;
 8003b50:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003b52:	3a01      	subs	r2, #1
 8003b54:	9216      	str	r2, [sp, #88]	; 0x58
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003b56:	2a20      	cmp	r2, #32
 8003b58:	d900      	bls.n	8003b5c <print_broken_up_decimal.isra.0+0x244>
 8003b5a:	e722      	b.n	80039a2 <print_broken_up_decimal.isra.0+0x8a>
 8003b5c:	e722      	b.n	80039a4 <print_broken_up_decimal.isra.0+0x8c>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003b5e:	330c      	adds	r3, #12
 8003b60:	4213      	tst	r3, r2
 8003b62:	d0dd      	beq.n	8003b20 <print_broken_up_decimal.isra.0+0x208>
 8003b64:	e7d9      	b.n	8003b1a <print_broken_up_decimal.isra.0+0x202>
 8003b66:	46c0      	nop			; (mov r8, r8)

08003b68 <print_exponential_number>:
}

#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t print_exponential_number(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double number, unsigned int precision, unsigned int width, unsigned int flags, char* buf, size_t len)
{
 8003b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b6a:	464e      	mov	r6, r9
 8003b6c:	46de      	mov	lr, fp
 8003b6e:	4645      	mov	r5, r8
 8003b70:	4657      	mov	r7, sl
 8003b72:	b5e0      	push	{r5, r6, r7, lr}
 8003b74:	b09b      	sub	sp, #108	; 0x6c
 8003b76:	4698      	mov	r8, r3
 8003b78:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8003b7a:	468b      	mov	fp, r1
 8003b7c:	9924      	ldr	r1, [sp, #144]	; 0x90
 8003b7e:	4699      	mov	r9, r3
  return get_bit_access(x).U >> (DOUBLE_SIZE_IN_BITS - 1);
 8003b80:	0fdb      	lsrs	r3, r3, #31
{
 8003b82:	2600      	movs	r6, #0
 8003b84:	900c      	str	r0, [sp, #48]	; 0x30
 8003b86:	920d      	str	r2, [sp, #52]	; 0x34
 8003b88:	910a      	str	r1, [sp, #40]	; 0x28
  return get_bit_access(x).U >> (DOUBLE_SIZE_IN_BITS - 1);
 8003b8a:	930e      	str	r3, [sp, #56]	; 0x38
  const bool negative = get_sign(number);
 8003b8c:	930f      	str	r3, [sp, #60]	; 0x3c
  // This number will decrease gradually (by factors of 10) as we "extract" the exponent out of it
  double abs_number =  negative ? -number : number;
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <print_exponential_number+0x32>
 8003b92:	2180      	movs	r1, #128	; 0x80
 8003b94:	0609      	lsls	r1, r1, #24
 8003b96:	4449      	add	r1, r9
 8003b98:	4689      	mov	r9, r1
  bool abs_exp10_covered_by_powers_table;
  struct scaling_factor normalization;


  // Determine the decimal exponent
  if (abs_number == 0.0) {
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	4649      	mov	r1, r9
 8003ba0:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003ba2:	f7fc fb4d 	bl	8000240 <__aeabi_dcmpeq>
 8003ba6:	2800      	cmp	r0, #0
 8003ba8:	d05e      	beq.n	8003c68 <print_exponential_number+0x100>
  // For both of these, the value of 0 has a special meaning, but not the same one:
  // a 0 exponent-part width means "don't print the exponent"; a 0 decimal-part width
  // means "use as many characters as necessary".

  bool fall_back_to_decimal_only_mode = false;
  if (flags & FLAGS_ADAPT_EXP) {
 8003baa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003bac:	051b      	lsls	r3, r3, #20
 8003bae:	d500      	bpl.n	8003bb2 <print_exponential_number+0x4a>
 8003bb0:	e252      	b.n	8004058 <print_exponential_number+0x4f0>
 8003bb2:	2300      	movs	r3, #0
  bool fall_back_to_decimal_only_mode = false;
 8003bb4:	2600      	movs	r6, #0
  if (flags & FLAGS_ADAPT_EXP) {
 8003bb6:	469a      	mov	sl, r3

  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
  bool should_skip_normalization = (fall_back_to_decimal_only_mode || exp10 == 0);
  struct double_components decimal_part_components =
    should_skip_normalization ?
    get_components(negative ? -abs_number : abs_number, precision) :
 8003bb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <print_exponential_number+0x5e>
 8003bbe:	2180      	movs	r1, #128	; 0x80
 8003bc0:	0609      	lsls	r1, r1, #24
 8003bc2:	4449      	add	r1, r9
 8003bc4:	4689      	mov	r9, r1
 8003bc6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003bc8:	af14      	add	r7, sp, #80	; 0x50
 8003bca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003bcc:	9300      	str	r3, [sp, #0]
 8003bce:	0038      	movs	r0, r7
 8003bd0:	464b      	mov	r3, r9
 8003bd2:	f7ff fdef 	bl	80037b4 <get_components>
 8003bd6:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8003bd8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8003bda:	7c3b      	ldrb	r3, [r7, #16]
 8003bdc:	930e      	str	r3, [sp, #56]	; 0x38
 8003bde:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8003be0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003be2:	920a      	str	r2, [sp, #40]	; 0x28
 8003be4:	930b      	str	r3, [sp, #44]	; 0x2c
    get_normalized_components(negative, precision, abs_number, normalization);

  // Account for roll-over, e.g. rounding from 9.99 to 100.0 - which effects
  // the exponent and may require additional tweaking of the parts
  if (fall_back_to_decimal_only_mode) {
 8003be6:	2e00      	cmp	r6, #0
 8003be8:	d100      	bne.n	8003bec <print_exponential_number+0x84>
 8003bea:	e196      	b.n	8003f1a <print_exponential_number+0x3b2>
    if ( (flags & FLAGS_ADAPT_EXP) && exp10 >= -1 && decimal_part_components.integral == powers_of_10[exp10 + 1]) {
 8003bec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003bee:	051b      	lsls	r3, r3, #20
 8003bf0:	d514      	bpl.n	8003c1c <print_exponential_number+0xb4>
 8003bf2:	4653      	mov	r3, sl
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	db11      	blt.n	8003c1c <print_exponential_number+0xb4>
 8003bf8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003bfa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003bfc:	f7fc fbce 	bl	800039c <__aeabi_l2d>
 8003c00:	4652      	mov	r2, sl
 8003c02:	4b18      	ldr	r3, [pc, #96]	; (8003c64 <print_exponential_number+0xfc>)
 8003c04:	3201      	adds	r2, #1
 8003c06:	00d2      	lsls	r2, r2, #3
 8003c08:	189b      	adds	r3, r3, r2
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	f7fc fb17 	bl	8000240 <__aeabi_dcmpeq>
      exp10++; // Not strictly necessary, since exp10 is no longer really used
      precision--;
 8003c12:	1e43      	subs	r3, r0, #1
 8003c14:	4198      	sbcs	r0, r3
 8003c16:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003c18:	1a1b      	subs	r3, r3, r0
 8003c1a:	9326      	str	r3, [sp, #152]	; 0x98
        // No; we just give up on any restriction on the decimal part and use as many
        // characters as we need
        0U);

  const size_t start_idx = idx;
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8003c1c:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8003c1e:	0022      	movs	r2, r4
 8003c20:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003c22:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003c24:	9309      	str	r3, [sp, #36]	; 0x24
 8003c26:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003c28:	9308      	str	r3, [sp, #32]
 8003c2a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003c2c:	9307      	str	r3, [sp, #28]
 8003c2e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8003c30:	9306      	str	r3, [sp, #24]
 8003c32:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003c34:	9305      	str	r3, [sp, #20]
 8003c36:	4643      	mov	r3, r8
 8003c38:	9304      	str	r3, [sp, #16]
 8003c3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c3c:	9303      	str	r3, [sp, #12]
 8003c3e:	465b      	mov	r3, fp
 8003c40:	9302      	str	r3, [sp, #8]
 8003c42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003c44:	9301      	str	r3, [sp, #4]
 8003c46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	002b      	movs	r3, r5
 8003c4c:	f7ff fe64 	bl	8003918 <print_broken_up_decimal.isra.0>
 8003c50:	0004      	movs	r4, r0
      // We need to right-pad with spaces to meet the width requirement
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
    }
  }
  return idx;
}
 8003c52:	0020      	movs	r0, r4
 8003c54:	b01b      	add	sp, #108	; 0x6c
 8003c56:	bcf0      	pop	{r4, r5, r6, r7}
 8003c58:	46bb      	mov	fp, r7
 8003c5a:	46b2      	mov	sl, r6
 8003c5c:	46a9      	mov	r9, r5
 8003c5e:	46a0      	mov	r8, r4
 8003c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c62:	46c0      	nop			; (mov r8, r8)
 8003c64:	08008198 	.word	0x08008198
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 8003c68:	464b      	mov	r3, r9
 8003c6a:	0058      	lsls	r0, r3, #1
 8003c6c:	4be6      	ldr	r3, [pc, #920]	; (8004008 <print_exponential_number+0x4a0>)
 8003c6e:	0d40      	lsrs	r0, r0, #21
 8003c70:	469c      	mov	ip, r3
 8003c72:	4460      	add	r0, ip
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8003c74:	f7fe fa04 	bl	8002080 <__aeabi_i2d>
 8003c78:	4ae4      	ldr	r2, [pc, #912]	; (800400c <print_exponential_number+0x4a4>)
 8003c7a:	4be5      	ldr	r3, [pc, #916]	; (8004010 <print_exponential_number+0x4a8>)
 8003c7c:	f7fd fbcc 	bl	8001418 <__aeabi_dmul>
 8003c80:	4ae4      	ldr	r2, [pc, #912]	; (8004014 <print_exponential_number+0x4ac>)
 8003c82:	4be5      	ldr	r3, [pc, #916]	; (8004018 <print_exponential_number+0x4b0>)
 8003c84:	f7fc fc8a 	bl	800059c <__aeabi_dadd>
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 8003c88:	464b      	mov	r3, r9
 8003c8a:	4ae4      	ldr	r2, [pc, #912]	; (800401c <print_exponential_number+0x4b4>)
 8003c8c:	031b      	lsls	r3, r3, #12
  return dwba;
 8003c8e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 8003c90:	0b1b      	lsrs	r3, r3, #12
 8003c92:	431a      	orrs	r2, r3
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8003c94:	0004      	movs	r4, r0
 8003c96:	000d      	movs	r5, r1
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 8003c98:	0030      	movs	r0, r6
 8003c9a:	0011      	movs	r1, r2
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8003c9c:	4be0      	ldr	r3, [pc, #896]	; (8004020 <print_exponential_number+0x4b8>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f7fd fe26 	bl	80018f0 <__aeabi_dsub>
 8003ca4:	4adf      	ldr	r2, [pc, #892]	; (8004024 <print_exponential_number+0x4bc>)
 8003ca6:	4be0      	ldr	r3, [pc, #896]	; (8004028 <print_exponential_number+0x4c0>)
 8003ca8:	f7fd fbb6 	bl	8001418 <__aeabi_dmul>
 8003cac:	0002      	movs	r2, r0
 8003cae:	000b      	movs	r3, r1
 8003cb0:	0020      	movs	r0, r4
 8003cb2:	0029      	movs	r1, r5
 8003cb4:	f7fc fc72 	bl	800059c <__aeabi_dadd>
 8003cb8:	f7fe f9ac 	bl	8002014 <__aeabi_d2iz>
 8003cbc:	4682      	mov	sl, r0
      exp2 = (int)(exp10 * 3.321928094887362 + 0.5);
 8003cbe:	f7fe f9df 	bl	8002080 <__aeabi_i2d>
 8003cc2:	4ada      	ldr	r2, [pc, #872]	; (800402c <print_exponential_number+0x4c4>)
 8003cc4:	4bda      	ldr	r3, [pc, #872]	; (8004030 <print_exponential_number+0x4c8>)
 8003cc6:	0004      	movs	r4, r0
 8003cc8:	000d      	movs	r5, r1
 8003cca:	f7fd fba5 	bl	8001418 <__aeabi_dmul>
 8003cce:	2200      	movs	r2, #0
 8003cd0:	4bd8      	ldr	r3, [pc, #864]	; (8004034 <print_exponential_number+0x4cc>)
 8003cd2:	f7fc fc63 	bl	800059c <__aeabi_dadd>
 8003cd6:	f7fe f99d 	bl	8002014 <__aeabi_d2iz>
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 8003cda:	4ad7      	ldr	r2, [pc, #860]	; (8004038 <print_exponential_number+0x4d0>)
      exp2 = (int)(exp10 * 3.321928094887362 + 0.5);
 8003cdc:	0007      	movs	r7, r0
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 8003cde:	4bd7      	ldr	r3, [pc, #860]	; (800403c <print_exponential_number+0x4d4>)
 8003ce0:	0020      	movs	r0, r4
 8003ce2:	0029      	movs	r1, r5
 8003ce4:	f7fd fb98 	bl	8001418 <__aeabi_dmul>
 8003ce8:	0004      	movs	r4, r0
 8003cea:	0038      	movs	r0, r7
 8003cec:	000d      	movs	r5, r1
 8003cee:	9710      	str	r7, [sp, #64]	; 0x40
 8003cf0:	f7fe f9c6 	bl	8002080 <__aeabi_i2d>
 8003cf4:	4ad2      	ldr	r2, [pc, #840]	; (8004040 <print_exponential_number+0x4d8>)
 8003cf6:	4bd3      	ldr	r3, [pc, #844]	; (8004044 <print_exponential_number+0x4dc>)
 8003cf8:	f7fd fb8e 	bl	8001418 <__aeabi_dmul>
 8003cfc:	0002      	movs	r2, r0
 8003cfe:	000b      	movs	r3, r1
 8003d00:	0020      	movs	r0, r4
 8003d02:	0029      	movs	r1, r5
 8003d04:	f7fd fdf4 	bl	80018f0 <__aeabi_dsub>
      const double z2 = z * z;
 8003d08:	0002      	movs	r2, r0
 8003d0a:	000b      	movs	r3, r1
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 8003d0c:	0006      	movs	r6, r0
 8003d0e:	000f      	movs	r7, r1
      const double z2 = z * z;
 8003d10:	f7fd fb82 	bl	8001418 <__aeabi_dmul>
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8003d14:	0032      	movs	r2, r6
      const double z2 = z * z;
 8003d16:	0004      	movs	r4, r0
 8003d18:	000d      	movs	r5, r1
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8003d1a:	003b      	movs	r3, r7
 8003d1c:	0030      	movs	r0, r6
 8003d1e:	0039      	movs	r1, r7
 8003d20:	f7fc fc3c 	bl	800059c <__aeabi_dadd>
 8003d24:	2200      	movs	r2, #0
 8003d26:	9012      	str	r0, [sp, #72]	; 0x48
 8003d28:	9113      	str	r1, [sp, #76]	; 0x4c
 8003d2a:	4bc7      	ldr	r3, [pc, #796]	; (8004048 <print_exponential_number+0x4e0>)
 8003d2c:	0020      	movs	r0, r4
 8003d2e:	0029      	movs	r1, r5
 8003d30:	f7fc ff70 	bl	8000c14 <__aeabi_ddiv>
 8003d34:	2200      	movs	r2, #0
 8003d36:	4bc5      	ldr	r3, [pc, #788]	; (800404c <print_exponential_number+0x4e4>)
 8003d38:	f7fc fc30 	bl	800059c <__aeabi_dadd>
 8003d3c:	0002      	movs	r2, r0
 8003d3e:	000b      	movs	r3, r1
 8003d40:	0020      	movs	r0, r4
 8003d42:	0029      	movs	r1, r5
 8003d44:	f7fc ff66 	bl	8000c14 <__aeabi_ddiv>
 8003d48:	2200      	movs	r2, #0
 8003d4a:	4bc1      	ldr	r3, [pc, #772]	; (8004050 <print_exponential_number+0x4e8>)
 8003d4c:	f7fc fc26 	bl	800059c <__aeabi_dadd>
 8003d50:	0002      	movs	r2, r0
 8003d52:	000b      	movs	r3, r1
 8003d54:	0020      	movs	r0, r4
 8003d56:	0029      	movs	r1, r5
 8003d58:	f7fc ff5c 	bl	8000c14 <__aeabi_ddiv>
 8003d5c:	000d      	movs	r5, r1
 8003d5e:	2180      	movs	r1, #128	; 0x80
 8003d60:	0004      	movs	r4, r0
 8003d62:	0032      	movs	r2, r6
 8003d64:	003b      	movs	r3, r7
 8003d66:	2000      	movs	r0, #0
 8003d68:	05c9      	lsls	r1, r1, #23
 8003d6a:	f7fd fdc1 	bl	80018f0 <__aeabi_dsub>
 8003d6e:	0002      	movs	r2, r0
 8003d70:	000b      	movs	r3, r1
 8003d72:	0020      	movs	r0, r4
 8003d74:	0029      	movs	r1, r5
 8003d76:	f7fc fc11 	bl	800059c <__aeabi_dadd>
 8003d7a:	0002      	movs	r2, r0
 8003d7c:	000b      	movs	r3, r1
 8003d7e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8003d80:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8003d82:	f7fc ff47 	bl	8000c14 <__aeabi_ddiv>
 8003d86:	2200      	movs	r2, #0
 8003d88:	4ba4      	ldr	r3, [pc, #656]	; (800401c <print_exponential_number+0x4b4>)
 8003d8a:	f7fc fc07 	bl	800059c <__aeabi_dadd>
      conv.U = ((double_uint_t)(exp2) + DOUBLE_BASE_EXPONENT) << DOUBLE_STORED_MANTISSA_BITS;
 8003d8e:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8003d90:	4da2      	ldr	r5, [pc, #648]	; (800401c <print_exponential_number+0x4b4>)
 8003d92:	0524      	lsls	r4, r4, #20
 8003d94:	1963      	adds	r3, r4, r5
 8003d96:	2200      	movs	r2, #0
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8003d98:	f7fd fb3e 	bl	8001418 <__aeabi_dmul>
      if (abs_number < conv.F) {
 8003d9c:	464b      	mov	r3, r9
 8003d9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8003da0:	0004      	movs	r4, r0
 8003da2:	000d      	movs	r5, r1
      if (abs_number < conv.F) {
 8003da4:	f7fc fa66 	bl	8000274 <__aeabi_dcmpgt>
 8003da8:	2800      	cmp	r0, #0
 8003daa:	d000      	beq.n	8003dae <print_exponential_number+0x246>
 8003dac:	e11e      	b.n	8003fec <print_exponential_number+0x484>
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8003dae:	0022      	movs	r2, r4
 8003db0:	002c      	movs	r4, r5
    abs_exp10_covered_by_powers_table = PRINTF_ABS(exp10) < PRINTF_MAX_PRECOMPUTED_POWER_OF_10;
 8003db2:	4653      	mov	r3, sl
 8003db4:	2600      	movs	r6, #0
 8003db6:	2122      	movs	r1, #34	; 0x22
 8003db8:	3311      	adds	r3, #17
 8003dba:	4299      	cmp	r1, r3
 8003dbc:	4176      	adcs	r6, r6
    normalization.raw_factor = abs_exp10_covered_by_powers_table ? powers_of_10[PRINTF_ABS(exp10)] : conv.F;
 8003dbe:	0015      	movs	r5, r2
    abs_exp10_covered_by_powers_table = PRINTF_ABS(exp10) < PRINTF_MAX_PRECOMPUTED_POWER_OF_10;
 8003dc0:	b2f6      	uxtb	r6, r6
    normalization.raw_factor = abs_exp10_covered_by_powers_table ? powers_of_10[PRINTF_ABS(exp10)] : conv.F;
 8003dc2:	2b22      	cmp	r3, #34	; 0x22
 8003dc4:	d808      	bhi.n	8003dd8 <print_exponential_number+0x270>
 8003dc6:	4652      	mov	r2, sl
 8003dc8:	17d1      	asrs	r1, r2, #31
 8003dca:	1852      	adds	r2, r2, r1
 8003dcc:	404a      	eors	r2, r1
 8003dce:	49a1      	ldr	r1, [pc, #644]	; (8004054 <print_exponential_number+0x4ec>)
 8003dd0:	00d2      	lsls	r2, r2, #3
 8003dd2:	188a      	adds	r2, r1, r2
 8003dd4:	6815      	ldr	r5, [r2, #0]
 8003dd6:	6854      	ldr	r4, [r2, #4]
  if (flags & FLAGS_ADAPT_EXP) {
 8003dd8:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8003dda:	0512      	lsls	r2, r2, #20
 8003ddc:	d400      	bmi.n	8003de0 <print_exponential_number+0x278>
 8003dde:	e188      	b.n	80040f2 <print_exponential_number+0x58a>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 8003de0:	4653      	mov	r3, sl
 8003de2:	3304      	adds	r3, #4
 8003de4:	db00      	blt.n	8003de8 <print_exponential_number+0x280>
 8003de6:	e219      	b.n	800421c <print_exponential_number+0x6b4>
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8003de8:	9a26      	ldr	r2, [sp, #152]	; 0x98
        (int) precision - 1 - exp10 :
 8003dea:	9b26      	ldr	r3, [sp, #152]	; 0x98
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8003dec:	4252      	negs	r2, r2
 8003dee:	17d2      	asrs	r2, r2, #31
        (int) precision - 1 - exp10 :
 8003df0:	3b01      	subs	r3, #1
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8003df2:	4013      	ands	r3, r2
 8003df4:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8003df6:	2380      	movs	r3, #128	; 0x80
 8003df8:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8003dfa:	00db      	lsls	r3, r3, #3
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	9228      	str	r2, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8003e00:	2e00      	cmp	r6, #0
 8003e02:	d000      	beq.n	8003e06 <print_exponential_number+0x29e>
 8003e04:	e17c      	b.n	8004100 <print_exponential_number+0x598>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8003e06:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  components.is_negative = negative;
 8003e08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8003e0a:	002a      	movs	r2, r5
 8003e0c:	0030      	movs	r0, r6
 8003e0e:	4649      	mov	r1, r9
  components.is_negative = negative;
 8003e10:	930e      	str	r3, [sp, #56]	; 0x38
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8003e12:	0023      	movs	r3, r4
 8003e14:	f7fc fefe 	bl	8000c14 <__aeabi_ddiv>
  components.integral = (int_fast64_t) apply_scaling(non_normalized, normalization);
 8003e18:	f7fc fa84 	bl	8000324 <__aeabi_d2lz>
 8003e1c:	900a      	str	r0, [sp, #40]	; 0x28
 8003e1e:	910b      	str	r1, [sp, #44]	; 0x2c
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8003e20:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003e22:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003e24:	f7fc faba 	bl	800039c <__aeabi_l2d>
  return normalization.multiply ? normalized / normalization.raw_factor : normalized * normalization.raw_factor;
 8003e28:	002a      	movs	r2, r5
 8003e2a:	0023      	movs	r3, r4
 8003e2c:	f7fd faf4 	bl	8001418 <__aeabi_dmul>
 8003e30:	0002      	movs	r2, r0
 8003e32:	000b      	movs	r3, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8003e34:	0030      	movs	r0, r6
 8003e36:	4649      	mov	r1, r9
 8003e38:	f7fd fd5a 	bl	80018f0 <__aeabi_dsub>
  double prec_power_of_10 = powers_of_10[precision];
 8003e3c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003e3e:	4a85      	ldr	r2, [pc, #532]	; (8004054 <print_exponential_number+0x4ec>)
 8003e40:	00db      	lsls	r3, r3, #3
 8003e42:	18d3      	adds	r3, r2, r3
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	920f      	str	r2, [sp, #60]	; 0x3c
 8003e4a:	4699      	mov	r9, r3
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 8003e4c:	4b6e      	ldr	r3, [pc, #440]	; (8004008 <print_exponential_number+0x4a0>)
 8003e4e:	0062      	lsls	r2, r4, #1
 8003e50:	469c      	mov	ip, r3
 8003e52:	0d52      	lsrs	r2, r2, #21
 8003e54:	4462      	add	r2, ip
    if (PRINTF_ABS(factor_exp2) > PRINTF_ABS(extra_factor_exp2)) {
 8003e56:	17d3      	asrs	r3, r2, #31
 8003e58:	18d2      	adds	r2, r2, r3
 8003e5a:	405a      	eors	r2, r3
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 8003e5c:	464b      	mov	r3, r9
 8003e5e:	005b      	lsls	r3, r3, #1
 8003e60:	0d5b      	lsrs	r3, r3, #21
 8003e62:	4463      	add	r3, ip
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8003e64:	000f      	movs	r7, r1
    if (PRINTF_ABS(factor_exp2) > PRINTF_ABS(extra_factor_exp2)) {
 8003e66:	17d9      	asrs	r1, r3, #31
 8003e68:	185b      	adds	r3, r3, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8003e6a:	0006      	movs	r6, r0
    if (PRINTF_ABS(factor_exp2) > PRINTF_ABS(extra_factor_exp2)) {
 8003e6c:	404b      	eors	r3, r1
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	dc00      	bgt.n	8003e74 <print_exponential_number+0x30c>
 8003e72:	e1c9      	b.n	8004208 <print_exponential_number+0x6a0>
      result.raw_factor = sf.raw_factor / extra_multiplicative_factor;
 8003e74:	464b      	mov	r3, r9
 8003e76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003e78:	0028      	movs	r0, r5
 8003e7a:	0021      	movs	r1, r4
 8003e7c:	f7fc feca 	bl	8000c14 <__aeabi_ddiv>
 8003e80:	000b      	movs	r3, r1
 8003e82:	0002      	movs	r2, r0
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8003e84:	0039      	movs	r1, r7
 8003e86:	0030      	movs	r0, r6
 8003e88:	f7fc fec4 	bl	8000c14 <__aeabi_ddiv>
  if (precision == 0U) {
 8003e8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8003e8e:	0006      	movs	r6, r0
 8003e90:	000f      	movs	r7, r1
  if (precision == 0U) {
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d100      	bne.n	8003e98 <print_exponential_number+0x330>
 8003e96:	e168      	b.n	800416a <print_exponential_number+0x602>
    components.fractional = (int_fast64_t) scaled_remainder;
 8003e98:	0030      	movs	r0, r6
 8003e9a:	0039      	movs	r1, r7
 8003e9c:	f7fc fa42 	bl	8000324 <__aeabi_d2lz>
 8003ea0:	0004      	movs	r4, r0
 8003ea2:	000d      	movs	r5, r1
    scaled_remainder -= components.fractional;
 8003ea4:	f7fc fa7a 	bl	800039c <__aeabi_l2d>
 8003ea8:	0002      	movs	r2, r0
 8003eaa:	000b      	movs	r3, r1
 8003eac:	0030      	movs	r0, r6
 8003eae:	0039      	movs	r1, r7
 8003eb0:	f7fd fd1e 	bl	80018f0 <__aeabi_dsub>
    components.fractional += (scaled_remainder >= rounding_threshold);
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	9210      	str	r2, [sp, #64]	; 0x40
 8003eba:	9311      	str	r3, [sp, #68]	; 0x44
 8003ebc:	4b5d      	ldr	r3, [pc, #372]	; (8004034 <print_exponential_number+0x4cc>)
 8003ebe:	2200      	movs	r2, #0
    scaled_remainder -= components.fractional;
 8003ec0:	0006      	movs	r6, r0
 8003ec2:	000f      	movs	r7, r1
    components.fractional += (scaled_remainder >= rounding_threshold);
 8003ec4:	f7fc f9e0 	bl	8000288 <__aeabi_dcmpge>
 8003ec8:	1e43      	subs	r3, r0, #1
 8003eca:	4198      	sbcs	r0, r3
 8003ecc:	2300      	movs	r3, #0
 8003ece:	9010      	str	r0, [sp, #64]	; 0x40
 8003ed0:	9311      	str	r3, [sp, #68]	; 0x44
 8003ed2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003ed4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    if (scaled_remainder == rounding_threshold) {
 8003ed6:	0030      	movs	r0, r6
    components.fractional += (scaled_remainder >= rounding_threshold);
 8003ed8:	18a4      	adds	r4, r4, r2
 8003eda:	415d      	adcs	r5, r3
    if (scaled_remainder == rounding_threshold) {
 8003edc:	0039      	movs	r1, r7
 8003ede:	2200      	movs	r2, #0
 8003ee0:	4b54      	ldr	r3, [pc, #336]	; (8004034 <print_exponential_number+0x4cc>)
 8003ee2:	f7fc f9ad 	bl	8000240 <__aeabi_dcmpeq>
 8003ee6:	2800      	cmp	r0, #0
 8003ee8:	d003      	beq.n	8003ef2 <print_exponential_number+0x38a>
      components.fractional &= ~((int_fast64_t) 0x1);
 8003eea:	0022      	movs	r2, r4
 8003eec:	2301      	movs	r3, #1
 8003eee:	439a      	bics	r2, r3
 8003ef0:	0014      	movs	r4, r2
    if ((double) components.fractional >= prec_power_of_10) {
 8003ef2:	0020      	movs	r0, r4
 8003ef4:	0029      	movs	r1, r5
 8003ef6:	f7fc fa51 	bl	800039c <__aeabi_l2d>
 8003efa:	464b      	mov	r3, r9
 8003efc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003efe:	f7fc f9c3 	bl	8000288 <__aeabi_dcmpge>
 8003f02:	2800      	cmp	r0, #0
 8003f04:	d009      	beq.n	8003f1a <print_exponential_number+0x3b2>
      ++components.integral;
 8003f06:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003f08:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	1880      	adds	r0, r0, r2
 8003f10:	4159      	adcs	r1, r3
      components.fractional = 0;
 8003f12:	2400      	movs	r4, #0
 8003f14:	2500      	movs	r5, #0
      ++components.integral;
 8003f16:	900a      	str	r0, [sp, #40]	; 0x28
 8003f18:	910b      	str	r1, [sp, #44]	; 0x2c
    if (decimal_part_components.integral >= 10) {
 8003f1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003f1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	dd00      	ble.n	8003f24 <print_exponential_number+0x3bc>
 8003f22:	e0dc      	b.n	80040de <print_exponential_number+0x576>
 8003f24:	d100      	bne.n	8003f28 <print_exponential_number+0x3c0>
 8003f26:	e0d7      	b.n	80040d8 <print_exponential_number+0x570>
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 8003f28:	4653      	mov	r3, sl
 8003f2a:	3363      	adds	r3, #99	; 0x63
 8003f2c:	2bc6      	cmp	r3, #198	; 0xc6
 8003f2e:	d900      	bls.n	8003f32 <print_exponential_number+0x3ca>
 8003f30:	e0a6      	b.n	8004080 <print_exponential_number+0x518>
    ((flags & FLAGS_LEFT) && exp10_part_width) ?
 8003f32:	2302      	movs	r3, #2
 8003f34:	9f28      	ldr	r7, [sp, #160]	; 0xa0
      0U :
 8003f36:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8003f38:	2603      	movs	r6, #3
    ((flags & FLAGS_LEFT) && exp10_part_width) ?
 8003f3a:	401f      	ands	r7, r3
      0U :
 8003f3c:	4213      	tst	r3, r2
 8003f3e:	d100      	bne.n	8003f42 <print_exponential_number+0x3da>
 8003f40:	e13b      	b.n	80041ba <print_exponential_number+0x652>
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8003f42:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003f44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003f46:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8003f48:	0022      	movs	r2, r4
 8003f4a:	9309      	str	r3, [sp, #36]	; 0x24
 8003f4c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003f4e:	9308      	str	r3, [sp, #32]
 8003f50:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003f52:	9307      	str	r3, [sp, #28]
 8003f54:	2300      	movs	r3, #0
 8003f56:	9306      	str	r3, [sp, #24]
 8003f58:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003f5a:	9305      	str	r3, [sp, #20]
 8003f5c:	4643      	mov	r3, r8
 8003f5e:	9304      	str	r3, [sp, #16]
 8003f60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f62:	9303      	str	r3, [sp, #12]
 8003f64:	465b      	mov	r3, fp
 8003f66:	9302      	str	r3, [sp, #8]
 8003f68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003f6a:	9301      	str	r3, [sp, #4]
 8003f6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f6e:	9300      	str	r3, [sp, #0]
 8003f70:	002b      	movs	r3, r5
 8003f72:	f7ff fcd1 	bl	8003918 <print_broken_up_decimal.isra.0>
 8003f76:	0002      	movs	r2, r0
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8003f78:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003f7a:	4659      	mov	r1, fp
 8003f7c:	0698      	lsls	r0, r3, #26
 8003f7e:	231f      	movs	r3, #31
 8003f80:	17c0      	asrs	r0, r0, #31
 8003f82:	4398      	bics	r0, r3
 8003f84:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003f86:	4643      	mov	r3, r8
 8003f88:	3065      	adds	r0, #101	; 0x65
 8003f8a:	1c54      	adds	r4, r2, #1
 8003f8c:	47a8      	blx	r5
    idx = print_integer(out, buffer, idx, maxlen,
 8003f8e:	4653      	mov	r3, sl
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	dc00      	bgt.n	8003f96 <print_exponential_number+0x42e>
 8003f94:	e10b      	b.n	80041ae <print_exponential_number+0x646>
 8003f96:	4652      	mov	r2, sl
 8003f98:	17db      	asrs	r3, r3, #31
 8003f9a:	2105      	movs	r1, #5
 8003f9c:	9106      	str	r1, [sp, #24]
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	9104      	str	r1, [sp, #16]
 8003fa2:	310a      	adds	r1, #10
 8003fa4:	9103      	str	r1, [sp, #12]
 8003fa6:	4651      	mov	r1, sl
 8003fa8:	9605      	str	r6, [sp, #20]
 8003faa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003fac:	0fc8      	lsrs	r0, r1, #31
 8003fae:	9200      	str	r2, [sp, #0]
 8003fb0:	9301      	str	r3, [sp, #4]
 8003fb2:	9002      	str	r0, [sp, #8]
 8003fb4:	0022      	movs	r2, r4
 8003fb6:	4643      	mov	r3, r8
 8003fb8:	4659      	mov	r1, fp
 8003fba:	0030      	movs	r0, r6
 8003fbc:	f7ff fab4 	bl	8003528 <print_integer>
 8003fc0:	0004      	movs	r4, r0
    if (flags & FLAGS_LEFT) {
 8003fc2:	2f00      	cmp	r7, #0
 8003fc4:	d100      	bne.n	8003fc8 <print_exponential_number+0x460>
 8003fc6:	e644      	b.n	8003c52 <print_exponential_number+0xea>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8003fc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003fca:	1ac5      	subs	r5, r0, r3
 8003fcc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8003fce:	42ab      	cmp	r3, r5
 8003fd0:	d800      	bhi.n	8003fd4 <print_exponential_number+0x46c>
 8003fd2:	e63e      	b.n	8003c52 <print_exponential_number+0xea>
 8003fd4:	0037      	movs	r7, r6
 8003fd6:	001e      	movs	r6, r3
 8003fd8:	0022      	movs	r2, r4
 8003fda:	4643      	mov	r3, r8
 8003fdc:	4659      	mov	r1, fp
 8003fde:	2020      	movs	r0, #32
 8003fe0:	3501      	adds	r5, #1
 8003fe2:	47b8      	blx	r7
 8003fe4:	3401      	adds	r4, #1
 8003fe6:	42ae      	cmp	r6, r5
 8003fe8:	d8f6      	bhi.n	8003fd8 <print_exponential_number+0x470>
 8003fea:	e632      	b.n	8003c52 <print_exponential_number+0xea>
        exp10--;
 8003fec:	2301      	movs	r3, #1
 8003fee:	425b      	negs	r3, r3
 8003ff0:	469c      	mov	ip, r3
        conv.F /= 10;
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	0020      	movs	r0, r4
 8003ff6:	0029      	movs	r1, r5
 8003ff8:	4b14      	ldr	r3, [pc, #80]	; (800404c <print_exponential_number+0x4e4>)
        exp10--;
 8003ffa:	44e2      	add	sl, ip
        conv.F /= 10;
 8003ffc:	f7fc fe0a 	bl	8000c14 <__aeabi_ddiv>
 8004000:	0002      	movs	r2, r0
 8004002:	000c      	movs	r4, r1
 8004004:	e6d5      	b.n	8003db2 <print_exponential_number+0x24a>
 8004006:	46c0      	nop			; (mov r8, r8)
 8004008:	fffffc01 	.word	0xfffffc01
 800400c:	509f79fb 	.word	0x509f79fb
 8004010:	3fd34413 	.word	0x3fd34413
 8004014:	8b60c8b3 	.word	0x8b60c8b3
 8004018:	3fc68a28 	.word	0x3fc68a28
 800401c:	3ff00000 	.word	0x3ff00000
 8004020:	3ff80000 	.word	0x3ff80000
 8004024:	636f4361 	.word	0x636f4361
 8004028:	3fd287a7 	.word	0x3fd287a7
 800402c:	0979a371 	.word	0x0979a371
 8004030:	400a934f 	.word	0x400a934f
 8004034:	3fe00000 	.word	0x3fe00000
 8004038:	bbb55516 	.word	0xbbb55516
 800403c:	40026bb1 	.word	0x40026bb1
 8004040:	fefa39ef 	.word	0xfefa39ef
 8004044:	3fe62e42 	.word	0x3fe62e42
 8004048:	402c0000 	.word	0x402c0000
 800404c:	40240000 	.word	0x40240000
 8004050:	40180000 	.word	0x40180000
 8004054:	08008198 	.word	0x08008198
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 8004058:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800405a:	2b00      	cmp	r3, #0
 800405c:	d100      	bne.n	8004060 <print_exponential_number+0x4f8>
 800405e:	e0d1      	b.n	8004204 <print_exponential_number+0x69c>
 8004060:	dc00      	bgt.n	8004064 <print_exponential_number+0x4fc>
 8004062:	e0b7      	b.n	80041d4 <print_exponential_number+0x66c>
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8004064:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004066:	3b01      	subs	r3, #1
 8004068:	d500      	bpl.n	800406c <print_exponential_number+0x504>
 800406a:	e0cb      	b.n	8004204 <print_exponential_number+0x69c>
 800406c:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 800406e:	2380      	movs	r3, #128	; 0x80
 8004070:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8004072:	00db      	lsls	r3, r3, #3
 8004074:	431a      	orrs	r2, r3
    exp10 = 0; // ... and no need to set a normalization factor or check the powers table
 8004076:	2300      	movs	r3, #0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8004078:	2601      	movs	r6, #1
    exp10 = 0; // ... and no need to set a normalization factor or check the powers table
 800407a:	469a      	mov	sl, r3
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 800407c:	9228      	str	r2, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 800407e:	e59b      	b.n	8003bb8 <print_exponential_number+0x50>
    ((flags & FLAGS_LEFT) && exp10_part_width) ?
 8004080:	2302      	movs	r3, #2
 8004082:	9f28      	ldr	r7, [sp, #160]	; 0xa0
      0U :
 8004084:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8004086:	2604      	movs	r6, #4
    ((flags & FLAGS_LEFT) && exp10_part_width) ?
 8004088:	401f      	ands	r7, r3
      0U :
 800408a:	4213      	tst	r3, r2
 800408c:	d000      	beq.n	8004090 <print_exponential_number+0x528>
 800408e:	e758      	b.n	8003f42 <print_exponential_number+0x3da>
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 8004090:	2605      	movs	r6, #5
        width - exp10_part_width :
 8004092:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004094:	429e      	cmp	r6, r3
 8004096:	d300      	bcc.n	800409a <print_exponential_number+0x532>
 8004098:	e094      	b.n	80041c4 <print_exponential_number+0x65c>
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 800409a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800409c:	9309      	str	r3, [sp, #36]	; 0x24
 800409e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80040a0:	9308      	str	r3, [sp, #32]
 80040a2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80040a4:	9307      	str	r3, [sp, #28]
        width - exp10_part_width :
 80040a6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80040a8:	1b9b      	subs	r3, r3, r6
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 80040aa:	9306      	str	r3, [sp, #24]
 80040ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80040ae:	0022      	movs	r2, r4
 80040b0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80040b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80040b4:	9305      	str	r3, [sp, #20]
 80040b6:	4643      	mov	r3, r8
 80040b8:	9304      	str	r3, [sp, #16]
 80040ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    idx = print_integer(out, buffer, idx, maxlen,
 80040bc:	2700      	movs	r7, #0
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 80040be:	9303      	str	r3, [sp, #12]
 80040c0:	465b      	mov	r3, fp
 80040c2:	9302      	str	r3, [sp, #8]
 80040c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    idx = print_integer(out, buffer, idx, maxlen,
 80040c6:	3e01      	subs	r6, #1
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 80040c8:	9301      	str	r3, [sp, #4]
 80040ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80040cc:	9300      	str	r3, [sp, #0]
 80040ce:	002b      	movs	r3, r5
 80040d0:	f7ff fc22 	bl	8003918 <print_broken_up_decimal.isra.0>
 80040d4:	0002      	movs	r2, r0
  if (! fall_back_to_decimal_only_mode) {
 80040d6:	e74f      	b.n	8003f78 <print_exponential_number+0x410>
    if (decimal_part_components.integral >= 10) {
 80040d8:	2a09      	cmp	r2, #9
 80040da:	d800      	bhi.n	80040de <print_exponential_number+0x576>
 80040dc:	e724      	b.n	8003f28 <print_exponential_number+0x3c0>
      exp10++;
 80040de:	2301      	movs	r3, #1
      decimal_part_components.integral = 1;
 80040e0:	2201      	movs	r2, #1
      exp10++;
 80040e2:	469c      	mov	ip, r3
      decimal_part_components.integral = 1;
 80040e4:	2300      	movs	r3, #0
      decimal_part_components.fractional = 0;
 80040e6:	2400      	movs	r4, #0
 80040e8:	2500      	movs	r5, #0
      decimal_part_components.integral = 1;
 80040ea:	920a      	str	r2, [sp, #40]	; 0x28
 80040ec:	930b      	str	r3, [sp, #44]	; 0x2c
      exp10++;
 80040ee:	44e2      	add	sl, ip
      decimal_part_components.fractional = 0;
 80040f0:	e71a      	b.n	8003f28 <print_exponential_number+0x3c0>
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 80040f2:	4652      	mov	r2, sl
 80040f4:	2a00      	cmp	r2, #0
 80040f6:	db00      	blt.n	80040fa <print_exponential_number+0x592>
 80040f8:	e07e      	b.n	80041f8 <print_exponential_number+0x690>
 80040fa:	2b22      	cmp	r3, #34	; 0x22
 80040fc:	d900      	bls.n	8004100 <print_exponential_number+0x598>
 80040fe:	e682      	b.n	8003e06 <print_exponential_number+0x29e>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004100:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  components.is_negative = negative;
 8004102:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004104:	002a      	movs	r2, r5
 8004106:	0030      	movs	r0, r6
 8004108:	4649      	mov	r1, r9
  components.is_negative = negative;
 800410a:	930e      	str	r3, [sp, #56]	; 0x38
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 800410c:	0023      	movs	r3, r4
 800410e:	f7fd f983 	bl	8001418 <__aeabi_dmul>
  components.integral = (int_fast64_t) apply_scaling(non_normalized, normalization);
 8004112:	f7fc f907 	bl	8000324 <__aeabi_d2lz>
 8004116:	900a      	str	r0, [sp, #40]	; 0x28
 8004118:	910b      	str	r1, [sp, #44]	; 0x2c
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 800411a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800411c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800411e:	f7fc f93d 	bl	800039c <__aeabi_l2d>
  return normalization.multiply ? normalized / normalization.raw_factor : normalized * normalization.raw_factor;
 8004122:	002a      	movs	r2, r5
 8004124:	0023      	movs	r3, r4
 8004126:	f7fc fd75 	bl	8000c14 <__aeabi_ddiv>
 800412a:	0002      	movs	r2, r0
 800412c:	000b      	movs	r3, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 800412e:	0030      	movs	r0, r6
 8004130:	4649      	mov	r1, r9
 8004132:	f7fd fbdd 	bl	80018f0 <__aeabi_dsub>
  double prec_power_of_10 = powers_of_10[precision];
 8004136:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004138:	4a43      	ldr	r2, [pc, #268]	; (8004248 <print_exponential_number+0x6e0>)
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	18d3      	adds	r3, r2, r3
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	920f      	str	r2, [sp, #60]	; 0x3c
 8004144:	4699      	mov	r9, r3
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8004146:	0006      	movs	r6, r0
 8004148:	000f      	movs	r7, r1
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 800414a:	002a      	movs	r2, r5
 800414c:	0023      	movs	r3, r4
 800414e:	4649      	mov	r1, r9
 8004150:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004152:	f7fd f961 	bl	8001418 <__aeabi_dmul>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004156:	003b      	movs	r3, r7
 8004158:	0032      	movs	r2, r6
 800415a:	f7fd f95d 	bl	8001418 <__aeabi_dmul>
  if (precision == 0U) {
 800415e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004160:	0006      	movs	r6, r0
 8004162:	000f      	movs	r7, r1
  if (precision == 0U) {
 8004164:	2b00      	cmp	r3, #0
 8004166:	d000      	beq.n	800416a <print_exponential_number+0x602>
 8004168:	e696      	b.n	8003e98 <print_exponential_number+0x330>
    components.integral += (scaled_remainder >= rounding_threshold);
 800416a:	4b38      	ldr	r3, [pc, #224]	; (800424c <print_exponential_number+0x6e4>)
 800416c:	2200      	movs	r2, #0
 800416e:	0039      	movs	r1, r7
 8004170:	0030      	movs	r0, r6
 8004172:	f7fc f889 	bl	8000288 <__aeabi_dcmpge>
 8004176:	1e43      	subs	r3, r0, #1
 8004178:	4198      	sbcs	r0, r3
 800417a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800417c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800417e:	0004      	movs	r4, r0
 8004180:	2500      	movs	r5, #0
 8004182:	1912      	adds	r2, r2, r4
 8004184:	416b      	adcs	r3, r5
 8004186:	0014      	movs	r4, r2
 8004188:	001d      	movs	r5, r3
    if (scaled_remainder == rounding_threshold) {
 800418a:	2200      	movs	r2, #0
 800418c:	0030      	movs	r0, r6
 800418e:	0039      	movs	r1, r7
 8004190:	4b2e      	ldr	r3, [pc, #184]	; (800424c <print_exponential_number+0x6e4>)
    components.integral += (scaled_remainder >= rounding_threshold);
 8004192:	940a      	str	r4, [sp, #40]	; 0x28
 8004194:	950b      	str	r5, [sp, #44]	; 0x2c
    if (scaled_remainder == rounding_threshold) {
 8004196:	f7fc f853 	bl	8000240 <__aeabi_dcmpeq>
 800419a:	2800      	cmp	r0, #0
 800419c:	d03b      	beq.n	8004216 <print_exponential_number+0x6ae>
      components.integral &= ~((int_fast64_t) 0x1);
 800419e:	0022      	movs	r2, r4
 80041a0:	2301      	movs	r3, #1
 80041a2:	439a      	bics	r2, r3
 80041a4:	950b      	str	r5, [sp, #44]	; 0x2c
    components.fractional = 0;
 80041a6:	2400      	movs	r4, #0
 80041a8:	2500      	movs	r5, #0
      components.integral &= ~((int_fast64_t) 0x1);
 80041aa:	920a      	str	r2, [sp, #40]	; 0x28
 80041ac:	e6b5      	b.n	8003f1a <print_exponential_number+0x3b2>
                ABS_FOR_PRINTING(exp10),
 80041ae:	4650      	mov	r0, sl
 80041b0:	17d9      	asrs	r1, r3, #31
 80041b2:	2300      	movs	r3, #0
 80041b4:	4242      	negs	r2, r0
 80041b6:	418b      	sbcs	r3, r1
 80041b8:	e6ef      	b.n	8003f9a <print_exponential_number+0x432>
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 80041ba:	2604      	movs	r6, #4
        width - exp10_part_width :
 80041bc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80041be:	429e      	cmp	r6, r3
 80041c0:	d200      	bcs.n	80041c4 <print_exponential_number+0x65c>
 80041c2:	e76a      	b.n	800409a <print_exponential_number+0x532>
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 80041c4:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80041c6:	9309      	str	r3, [sp, #36]	; 0x24
 80041c8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80041ca:	9308      	str	r3, [sp, #32]
 80041cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80041ce:	9307      	str	r3, [sp, #28]
 80041d0:	2300      	movs	r3, #0
 80041d2:	e76a      	b.n	80040aa <print_exponential_number+0x542>
    exp10 = 0; // ... and no need to set a normalization factor or check the powers table
 80041d4:	2300      	movs	r3, #0
 80041d6:	469a      	mov	sl, r3
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 80041d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
        (int) precision - 1 - exp10 :
 80041da:	9b26      	ldr	r3, [sp, #152]	; 0x98
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 80041dc:	4252      	negs	r2, r2
 80041de:	17d2      	asrs	r2, r2, #31
        (int) precision - 1 - exp10 :
 80041e0:	3b01      	subs	r3, #1
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 80041e2:	4013      	ands	r3, r2
 80041e4:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 80041e6:	2380      	movs	r3, #128	; 0x80
 80041e8:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	431a      	orrs	r2, r3
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 80041ee:	4653      	mov	r3, sl
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 80041f0:	9228      	str	r2, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	da00      	bge.n	80041f8 <print_exponential_number+0x690>
 80041f6:	e603      	b.n	8003e00 <print_exponential_number+0x298>
  bool should_skip_normalization = (fall_back_to_decimal_only_mode || exp10 == 0);
 80041f8:	4653      	mov	r3, sl
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d000      	beq.n	8004200 <print_exponential_number+0x698>
 80041fe:	e602      	b.n	8003e06 <print_exponential_number+0x29e>
 8004200:	2600      	movs	r6, #0
 8004202:	e4d9      	b.n	8003bb8 <print_exponential_number+0x50>
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8004204:	2300      	movs	r3, #0
 8004206:	e731      	b.n	800406c <print_exponential_number+0x504>
      result.raw_factor = extra_multiplicative_factor / sf.raw_factor;
 8004208:	002a      	movs	r2, r5
 800420a:	0023      	movs	r3, r4
 800420c:	4649      	mov	r1, r9
 800420e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004210:	f7fc fd00 	bl	8000c14 <__aeabi_ddiv>
 8004214:	e79f      	b.n	8004156 <print_exponential_number+0x5ee>
    components.fractional = 0;
 8004216:	2400      	movs	r4, #0
 8004218:	2500      	movs	r5, #0
  if (fall_back_to_decimal_only_mode) {
 800421a:	e67e      	b.n	8003f1a <print_exponential_number+0x3b2>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 800421c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800421e:	2b00      	cmp	r3, #0
 8004220:	d010      	beq.n	8004244 <print_exponential_number+0x6dc>
 8004222:	459a      	cmp	sl, r3
 8004224:	dad8      	bge.n	80041d8 <print_exponential_number+0x670>
        (int) precision - 1 - exp10 :
 8004226:	4652      	mov	r2, sl
 8004228:	9b26      	ldr	r3, [sp, #152]	; 0x98
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 800422a:	2601      	movs	r6, #1
        (int) precision - 1 - exp10 :
 800422c:	3b01      	subs	r3, #1
 800422e:	1a9b      	subs	r3, r3, r2
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8004230:	43da      	mvns	r2, r3
 8004232:	17d2      	asrs	r2, r2, #31
 8004234:	4013      	ands	r3, r2
 8004236:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8004238:	2380      	movs	r3, #128	; 0x80
 800423a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800423c:	00db      	lsls	r3, r3, #3
 800423e:	431a      	orrs	r2, r3
 8004240:	9228      	str	r2, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8004242:	e4b9      	b.n	8003bb8 <print_exponential_number+0x50>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 8004244:	2301      	movs	r3, #1
 8004246:	e7ec      	b.n	8004222 <print_exponential_number+0x6ba>
 8004248:	08008198 	.word	0x08008198
 800424c:	3fe00000 	.word	0x3fe00000

08004250 <print_floating_point>:
#endif  // PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS


static size_t print_floating_point(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int precision, unsigned int width, unsigned int flags, bool prefer_exponential)
{
 8004250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004252:	4657      	mov	r7, sl
 8004254:	464e      	mov	r6, r9
 8004256:	4645      	mov	r5, r8
 8004258:	46de      	mov	lr, fp
 800425a:	b5e0      	push	{r5, r6, r7, lr}
 800425c:	b09b      	sub	sp, #108	; 0x6c
 800425e:	469b      	mov	fp, r3
 8004260:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8004262:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8004264:	ab29      	add	r3, sp, #164	; 0xa4
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	4680      	mov	r8, r0
 800426a:	4689      	mov	r9, r1
 800426c:	4692      	mov	sl, r2
 800426e:	930b      	str	r3, [sp, #44]	; 0x2c
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;

  // test for special values
  if (value != value)
 8004270:	0032      	movs	r2, r6
 8004272:	003b      	movs	r3, r7
 8004274:	0030      	movs	r0, r6
 8004276:	0039      	movs	r1, r7
{
 8004278:	9d26      	ldr	r5, [sp, #152]	; 0x98
  if (value != value)
 800427a:	f7fb ffe1 	bl	8000240 <__aeabi_dcmpeq>
 800427e:	2800      	cmp	r0, #0
 8004280:	d058      	beq.n	8004334 <print_floating_point+0xe4>
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
  if (value < -DBL_MAX)
 8004282:	2201      	movs	r2, #1
 8004284:	0030      	movs	r0, r6
 8004286:	0039      	movs	r1, r7
 8004288:	4b4c      	ldr	r3, [pc, #304]	; (80043bc <print_floating_point+0x16c>)
 800428a:	4252      	negs	r2, r2
 800428c:	f7fb ffde 	bl	800024c <__aeabi_dcmplt>
 8004290:	2800      	cmp	r0, #0
 8004292:	d000      	beq.n	8004296 <print_floating_point+0x46>
 8004294:	e08a      	b.n	80043ac <print_floating_point+0x15c>
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
  if (value > DBL_MAX)
 8004296:	2201      	movs	r2, #1
 8004298:	0030      	movs	r0, r6
 800429a:	0039      	movs	r1, r7
 800429c:	4b48      	ldr	r3, [pc, #288]	; (80043c0 <print_floating_point+0x170>)
 800429e:	4252      	negs	r2, r2
 80042a0:	f7fb ffe8 	bl	8000274 <__aeabi_dcmpgt>
 80042a4:	2800      	cmp	r0, #0
 80042a6:	d124      	bne.n	80042f2 <print_floating_point+0xa2>
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);

  if (!prefer_exponential && ((value > PRINTF_FLOAT_NOTATION_THRESHOLD) || (value < -PRINTF_FLOAT_NOTATION_THRESHOLD))) {
 80042a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d12c      	bne.n	8004308 <print_floating_point+0xb8>
 80042ae:	2200      	movs	r2, #0
 80042b0:	0030      	movs	r0, r6
 80042b2:	0039      	movs	r1, r7
 80042b4:	4b43      	ldr	r3, [pc, #268]	; (80043c4 <print_floating_point+0x174>)
 80042b6:	f7fb ffdd 	bl	8000274 <__aeabi_dcmpgt>
 80042ba:	2800      	cmp	r0, #0
 80042bc:	d107      	bne.n	80042ce <print_floating_point+0x7e>
 80042be:	2200      	movs	r2, #0
 80042c0:	0030      	movs	r0, r6
 80042c2:	0039      	movs	r1, r7
 80042c4:	4b40      	ldr	r3, [pc, #256]	; (80043c8 <print_floating_point+0x178>)
 80042c6:	f7fb ffc1 	bl	800024c <__aeabi_dcmplt>
 80042ca:	2800      	cmp	r0, #0
 80042cc:	d01c      	beq.n	8004308 <print_floating_point+0xb8>
    // The required behavior of standard printf is to print _every_ integral-part digit -- which could mean
    // printing hundreds of characters, overflowing any fixed internal buffer and necessitating a more complicated
    // implementation.
#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
    return print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len);
 80042ce:	2300      	movs	r3, #0
 80042d0:	9306      	str	r3, [sp, #24]
  }

  return
#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
    prefer_exponential ?
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
 80042d2:	ab12      	add	r3, sp, #72	; 0x48
 80042d4:	9305      	str	r3, [sp, #20]
 80042d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80042d8:	4652      	mov	r2, sl
 80042da:	9304      	str	r3, [sp, #16]
 80042dc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80042de:	4649      	mov	r1, r9
 80042e0:	9303      	str	r3, [sp, #12]
 80042e2:	4640      	mov	r0, r8
 80042e4:	465b      	mov	r3, fp
 80042e6:	9600      	str	r6, [sp, #0]
 80042e8:	9701      	str	r7, [sp, #4]
 80042ea:	9502      	str	r5, [sp, #8]
 80042ec:	f7ff fc3c 	bl	8003b68 <print_exponential_number>
 80042f0:	e02e      	b.n	8004350 <print_floating_point+0x100>
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 80042f2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80042f4:	075b      	lsls	r3, r3, #29
 80042f6:	d456      	bmi.n	80043a6 <print_floating_point+0x156>
 80042f8:	2203      	movs	r2, #3
 80042fa:	4b34      	ldr	r3, [pc, #208]	; (80043cc <print_floating_point+0x17c>)
 80042fc:	9928      	ldr	r1, [sp, #160]	; 0xa0
 80042fe:	9201      	str	r2, [sp, #4]
 8004300:	9103      	str	r1, [sp, #12]
 8004302:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8004304:	9102      	str	r1, [sp, #8]
 8004306:	e01c      	b.n	8004342 <print_floating_point+0xf2>
  if (!(flags & FLAGS_PRECISION)) {
 8004308:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800430a:	055b      	lsls	r3, r3, #21
 800430c:	d549      	bpl.n	80043a2 <print_floating_point+0x152>
    buf[len++] = '0'; // This respects the precision in terms of result length only
 800430e:	ab02      	add	r3, sp, #8
 8004310:	469c      	mov	ip, r3
 8004312:	223f      	movs	r2, #63	; 0x3f
    precision = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004314:	2400      	movs	r4, #0
    buf[len++] = '0'; // This respects the precision in terms of result length only
 8004316:	2330      	movs	r3, #48	; 0x30
 8004318:	4462      	add	r2, ip
 800431a:	e004      	b.n	8004326 <print_floating_point+0xd6>
 800431c:	3401      	adds	r4, #1
 800431e:	5513      	strb	r3, [r2, r4]
    precision--;
 8004320:	3d01      	subs	r5, #1
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (precision > PRINTF_MAX_SUPPORTED_PRECISION)) {
 8004322:	2c20      	cmp	r4, #32
 8004324:	d001      	beq.n	800432a <print_floating_point+0xda>
 8004326:	2d11      	cmp	r5, #17
 8004328:	d8f8      	bhi.n	800431c <print_floating_point+0xcc>
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
 800432a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800432c:	2b00      	cmp	r3, #0
 800432e:	d016      	beq.n	800435e <print_floating_point+0x10e>
 8004330:	9406      	str	r4, [sp, #24]
 8004332:	e7ce      	b.n	80042d2 <print_floating_point+0x82>
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8004334:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004336:	9303      	str	r3, [sp, #12]
 8004338:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800433a:	9302      	str	r3, [sp, #8]
 800433c:	2303      	movs	r3, #3
 800433e:	9301      	str	r3, [sp, #4]
 8004340:	4b23      	ldr	r3, [pc, #140]	; (80043d0 <print_floating_point+0x180>)
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8004342:	9300      	str	r3, [sp, #0]
 8004344:	4652      	mov	r2, sl
 8004346:	465b      	mov	r3, fp
 8004348:	4649      	mov	r1, r9
 800434a:	4640      	mov	r0, r8
 800434c:	f7ff f89e 	bl	800348c <out_rev_>
#endif
      print_decimal_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len);
}
 8004350:	b01b      	add	sp, #108	; 0x6c
 8004352:	bcf0      	pop	{r4, r5, r6, r7}
 8004354:	46bb      	mov	fp, r7
 8004356:	46b2      	mov	sl, r6
 8004358:	46a9      	mov	r9, r5
 800435a:	46a0      	mov	r8, r4
 800435c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  struct double_components value_ = get_components(number, precision);
 800435e:	0032      	movs	r2, r6
 8004360:	003b      	movs	r3, r7
 8004362:	a80c      	add	r0, sp, #48	; 0x30
 8004364:	9500      	str	r5, [sp, #0]
 8004366:	f7ff fa25 	bl	80037b4 <get_components>
  return print_broken_up_decimal(value_, out, buffer, idx, maxlen, precision, width, flags, buf, len);
 800436a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800436c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800436e:	ab12      	add	r3, sp, #72	; 0x48
 8004370:	9308      	str	r3, [sp, #32]
 8004372:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004374:	2238      	movs	r2, #56	; 0x38
 8004376:	9307      	str	r3, [sp, #28]
 8004378:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800437a:	9409      	str	r4, [sp, #36]	; 0x24
 800437c:	9306      	str	r3, [sp, #24]
 800437e:	465b      	mov	r3, fp
 8004380:	9304      	str	r3, [sp, #16]
 8004382:	4653      	mov	r3, sl
 8004384:	9303      	str	r3, [sp, #12]
 8004386:	464b      	mov	r3, r9
 8004388:	9302      	str	r3, [sp, #8]
 800438a:	4643      	mov	r3, r8
 800438c:	9301      	str	r3, [sp, #4]
 800438e:	ab02      	add	r3, sp, #8
 8004390:	9505      	str	r5, [sp, #20]
 8004392:	189b      	adds	r3, r3, r2
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800439a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800439c:	f7ff fabc 	bl	8003918 <print_broken_up_decimal.isra.0>
 80043a0:	e7d6      	b.n	8004350 <print_floating_point+0x100>
    precision = PRINTF_DEFAULT_FLOAT_PRECISION;
 80043a2:	2506      	movs	r5, #6
 80043a4:	e7b3      	b.n	800430e <print_floating_point+0xbe>
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 80043a6:	2204      	movs	r2, #4
 80043a8:	4b0a      	ldr	r3, [pc, #40]	; (80043d4 <print_floating_point+0x184>)
 80043aa:	e7a7      	b.n	80042fc <print_floating_point+0xac>
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 80043ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80043ae:	9303      	str	r3, [sp, #12]
 80043b0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80043b2:	9302      	str	r3, [sp, #8]
 80043b4:	2304      	movs	r3, #4
 80043b6:	9301      	str	r3, [sp, #4]
 80043b8:	4b07      	ldr	r3, [pc, #28]	; (80043d8 <print_floating_point+0x188>)
 80043ba:	e7c2      	b.n	8004342 <print_floating_point+0xf2>
 80043bc:	ffefffff 	.word	0xffefffff
 80043c0:	7fefffff 	.word	0x7fefffff
 80043c4:	41cdcd65 	.word	0x41cdcd65
 80043c8:	c1cdcd65 	.word	0xc1cdcd65
 80043cc:	08007f90 	.word	0x08007f90
 80043d0:	08007f9c 	.word	0x08007f9c
 80043d4:	08007f94 	.word	0x08007f94
 80043d8:	08007fa0 	.word	0x08007fa0

080043dc <rt_vsnprintf>:
#if (RTTHREAD_VERSION >= 40100) || (RTTHREAD_VERSION < 40000 && RTTHREAD_VERSION >= 30106)
int rt_vsnprintf(char *buf, rt_size_t size, const char *fmt, va_list args)
#else
rt_int32_t rt_vsnprintf(char *buf, rt_size_t size, const char *fmt, va_list args)
#endif
{
 80043dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043de:	46de      	mov	lr, fp
 80043e0:	4657      	mov	r7, sl
 80043e2:	464e      	mov	r6, r9
 80043e4:	4645      	mov	r5, r8
 80043e6:	b5e0      	push	{r5, r6, r7, lr}
 80043e8:	4681      	mov	r9, r0
 80043ea:	468b      	mov	fp, r1
 80043ec:	0014      	movs	r4, r2
 80043ee:	001f      	movs	r7, r3
 80043f0:	b09b      	sub	sp, #108	; 0x6c
  if (!buffer) {
 80043f2:	2800      	cmp	r0, #0
 80043f4:	d100      	bne.n	80043f8 <rt_vsnprintf+0x1c>
 80043f6:	e1c6      	b.n	8004786 <rt_vsnprintf+0x3aa>
 80043f8:	4bce      	ldr	r3, [pc, #824]	; (8004734 <rt_vsnprintf+0x358>)
  while (*format)
 80043fa:	7820      	ldrb	r0, [r4, #0]
 80043fc:	469a      	mov	sl, r3
 80043fe:	2300      	movs	r3, #0
 8004400:	4698      	mov	r8, r3
 8004402:	2800      	cmp	r0, #0
 8004404:	d100      	bne.n	8004408 <rt_vsnprintf+0x2c>
 8004406:	e1c6      	b.n	8004796 <rt_vsnprintf+0x3ba>
 8004408:	001e      	movs	r6, r3
 800440a:	464b      	mov	r3, r9
 800440c:	46b9      	mov	r9, r7
 800440e:	001f      	movs	r7, r3
 8004410:	e009      	b.n	8004426 <rt_vsnprintf+0x4a>
      out(*format, buffer, idx++, maxlen);
 8004412:	0032      	movs	r2, r6
 8004414:	465b      	mov	r3, fp
 8004416:	0039      	movs	r1, r7
 8004418:	1c75      	adds	r5, r6, #1
 800441a:	47d0      	blx	sl
 800441c:	002e      	movs	r6, r5
      format++;
 800441e:	3401      	adds	r4, #1
  while (*format)
 8004420:	7820      	ldrb	r0, [r4, #0]
 8004422:	2800      	cmp	r0, #0
 8004424:	d048      	beq.n	80044b8 <rt_vsnprintf+0xdc>
    if (*format != '%') {
 8004426:	2825      	cmp	r0, #37	; 0x25
 8004428:	d1f3      	bne.n	8004412 <rt_vsnprintf+0x36>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 800442a:	2304      	movs	r3, #4
 800442c:	4698      	mov	r8, r3
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 800442e:	3b02      	subs	r3, #2
    flags = 0U;
 8004430:	2200      	movs	r2, #0
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8004432:	469c      	mov	ip, r3
      format++;
 8004434:	3401      	adds	r4, #1
      switch (*format) {
 8004436:	7820      	ldrb	r0, [r4, #0]
 8004438:	0025      	movs	r5, r4
 800443a:	0003      	movs	r3, r0
 800443c:	3b20      	subs	r3, #32
 800443e:	b2db      	uxtb	r3, r3
 8004440:	2b10      	cmp	r3, #16
 8004442:	d803      	bhi.n	800444c <rt_vsnprintf+0x70>
 8004444:	49bc      	ldr	r1, [pc, #752]	; (8004738 <rt_vsnprintf+0x35c>)
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	58cb      	ldr	r3, [r1, r3]
 800444a:	469f      	mov	pc, r3
    if (is_digit_(*format)) {
 800444c:	0003      	movs	r3, r0
 800444e:	3b30      	subs	r3, #48	; 0x30
 8004450:	2b09      	cmp	r3, #9
 8004452:	d956      	bls.n	8004502 <rt_vsnprintf+0x126>
    width = 0U;
 8004454:	2300      	movs	r3, #0
 8004456:	4698      	mov	r8, r3
    else if (*format == '*') {
 8004458:	282a      	cmp	r0, #42	; 0x2a
 800445a:	d063      	beq.n	8004524 <rt_vsnprintf+0x148>
    precision = 0U;
 800445c:	2400      	movs	r4, #0
    if (*format == '.') {
 800445e:	282e      	cmp	r0, #46	; 0x2e
 8004460:	d040      	beq.n	80044e4 <rt_vsnprintf+0x108>
    switch (*format) {
 8004462:	0003      	movs	r3, r0
 8004464:	3b68      	subs	r3, #104	; 0x68
 8004466:	b2db      	uxtb	r3, r3
 8004468:	2b12      	cmp	r3, #18
 800446a:	d808      	bhi.n	800447e <rt_vsnprintf+0xa2>
 800446c:	49b3      	ldr	r1, [pc, #716]	; (800473c <rt_vsnprintf+0x360>)
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	58cb      	ldr	r3, [r1, r3]
 8004472:	469f      	mov	pc, r3
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004474:	2380      	movs	r3, #128	; 0x80
 8004476:	005b      	lsls	r3, r3, #1
    switch (*format) {
 8004478:	7868      	ldrb	r0, [r5, #1]
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800447a:	431a      	orrs	r2, r3
        format++;
 800447c:	3501      	adds	r5, #1
    switch (*format) {
 800447e:	0003      	movs	r3, r0
 8004480:	3b25      	subs	r3, #37	; 0x25
 8004482:	b2db      	uxtb	r3, r3
 8004484:	2b53      	cmp	r3, #83	; 0x53
 8004486:	d856      	bhi.n	8004536 <rt_vsnprintf+0x15a>
 8004488:	49ad      	ldr	r1, [pc, #692]	; (8004740 <rt_vsnprintf+0x364>)
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	58cb      	ldr	r3, [r1, r3]
 800448e:	469f      	mov	pc, r3
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004490:	2301      	movs	r3, #1
 8004492:	3401      	adds	r4, #1
 8004494:	431a      	orrs	r2, r3
    } while (n);
 8004496:	e7ce      	b.n	8004436 <rt_vsnprintf+0x5a>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8004498:	4663      	mov	r3, ip
 800449a:	3401      	adds	r4, #1
 800449c:	431a      	orrs	r2, r3
    } while (n);
 800449e:	e7ca      	b.n	8004436 <rt_vsnprintf+0x5a>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 80044a0:	4643      	mov	r3, r8
 80044a2:	3401      	adds	r4, #1
 80044a4:	431a      	orrs	r2, r3
    } while (n);
 80044a6:	e7c6      	b.n	8004436 <rt_vsnprintf+0x5a>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 80044a8:	2310      	movs	r3, #16
 80044aa:	3401      	adds	r4, #1
 80044ac:	431a      	orrs	r2, r3
    } while (n);
 80044ae:	e7c2      	b.n	8004436 <rt_vsnprintf+0x5a>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 80044b0:	2308      	movs	r3, #8
 80044b2:	3401      	adds	r4, #1
 80044b4:	431a      	orrs	r2, r3
    } while (n);
 80044b6:	e7be      	b.n	8004436 <rt_vsnprintf+0x5a>
  return (int)idx;
 80044b8:	46b0      	mov	r8, r6
 80044ba:	46b9      	mov	r9, r7
 80044bc:	0034      	movs	r4, r6
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 80044be:	45c3      	cmp	fp, r8
 80044c0:	d803      	bhi.n	80044ca <rt_vsnprintf+0xee>
 80044c2:	2301      	movs	r3, #1
 80044c4:	425b      	negs	r3, r3
 80044c6:	445b      	add	r3, fp
 80044c8:	4698      	mov	r8, r3
 80044ca:	465b      	mov	r3, fp
 80044cc:	4642      	mov	r2, r8
 80044ce:	4649      	mov	r1, r9
 80044d0:	2000      	movs	r0, #0
 80044d2:	47d0      	blx	sl
  return __vsnprintf(out_buffer, buf, size, fmt, args);
}
 80044d4:	0020      	movs	r0, r4
 80044d6:	b01b      	add	sp, #108	; 0x6c
 80044d8:	bcf0      	pop	{r4, r5, r6, r7}
 80044da:	46bb      	mov	fp, r7
 80044dc:	46b2      	mov	sl, r6
 80044de:	46a9      	mov	r9, r5
 80044e0:	46a0      	mov	r8, r4
 80044e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (is_digit_(*format)) {
 80044e4:	7868      	ldrb	r0, [r5, #1]
      flags |= FLAGS_PRECISION;
 80044e6:	2380      	movs	r3, #128	; 0x80
      if (is_digit_(*format)) {
 80044e8:	0001      	movs	r1, r0
      flags |= FLAGS_PRECISION;
 80044ea:	00db      	lsls	r3, r3, #3
      if (is_digit_(*format)) {
 80044ec:	3930      	subs	r1, #48	; 0x30
      flags |= FLAGS_PRECISION;
 80044ee:	431a      	orrs	r2, r3
      format++;
 80044f0:	1c6b      	adds	r3, r5, #1
      if (is_digit_(*format)) {
 80044f2:	2909      	cmp	r1, #9
 80044f4:	d800      	bhi.n	80044f8 <rt_vsnprintf+0x11c>
 80044f6:	e150      	b.n	800479a <rt_vsnprintf+0x3be>
      else if (*format == '*') {
 80044f8:	282a      	cmp	r0, #42	; 0x2a
 80044fa:	d100      	bne.n	80044fe <rt_vsnprintf+0x122>
 80044fc:	e15d      	b.n	80047ba <rt_vsnprintf+0x3de>
      format++;
 80044fe:	001d      	movs	r5, r3
 8004500:	e7af      	b.n	8004462 <rt_vsnprintf+0x86>
  unsigned int i = 0U;
 8004502:	2300      	movs	r3, #0
 8004504:	0001      	movs	r1, r0
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8004506:	0098      	lsls	r0, r3, #2
 8004508:	18c0      	adds	r0, r0, r3
 800450a:	3501      	adds	r5, #1
 800450c:	0040      	lsls	r0, r0, #1
 800450e:	1840      	adds	r0, r0, r1
  while (is_digit_(**str)) {
 8004510:	7829      	ldrb	r1, [r5, #0]
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8004512:	0003      	movs	r3, r0
  while (is_digit_(**str)) {
 8004514:	0008      	movs	r0, r1
 8004516:	3830      	subs	r0, #48	; 0x30
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8004518:	3b30      	subs	r3, #48	; 0x30
  while (is_digit_(**str)) {
 800451a:	2809      	cmp	r0, #9
 800451c:	d9f3      	bls.n	8004506 <rt_vsnprintf+0x12a>
 800451e:	4698      	mov	r8, r3
 8004520:	0008      	movs	r0, r1
 8004522:	e79b      	b.n	800445c <rt_vsnprintf+0x80>
      const int w = va_arg(va, int);
 8004524:	464b      	mov	r3, r9
 8004526:	cb02      	ldmia	r3!, {r1}
 8004528:	4688      	mov	r8, r1
      if (w < 0) {
 800452a:	2900      	cmp	r1, #0
 800452c:	db0c      	blt.n	8004548 <rt_vsnprintf+0x16c>
      const int w = va_arg(va, int);
 800452e:	4699      	mov	r9, r3
    if (*format == '.') {
 8004530:	7860      	ldrb	r0, [r4, #1]
      format++;
 8004532:	1c65      	adds	r5, r4, #1
 8004534:	e792      	b.n	800445c <rt_vsnprintf+0x80>
        out(*format, buffer, idx++, maxlen);
 8004536:	1c73      	adds	r3, r6, #1
 8004538:	4698      	mov	r8, r3
 800453a:	0032      	movs	r2, r6
 800453c:	465b      	mov	r3, fp
 800453e:	0039      	movs	r1, r7
 8004540:	47d0      	blx	sl
 8004542:	4646      	mov	r6, r8
        format++;
 8004544:	1c6c      	adds	r4, r5, #1
        break;
 8004546:	e76b      	b.n	8004420 <rt_vsnprintf+0x44>
        flags |= FLAGS_LEFT;    // reverse padding
 8004548:	2102      	movs	r1, #2
 800454a:	430a      	orrs	r2, r1
        width = (unsigned int)-w;
 800454c:	4641      	mov	r1, r8
 800454e:	4249      	negs	r1, r1
 8004550:	4688      	mov	r8, r1
      const int w = va_arg(va, int);
 8004552:	4699      	mov	r9, r3
    if (*format == '.') {
 8004554:	7860      	ldrb	r0, [r4, #1]
      format++;
 8004556:	1c65      	adds	r5, r4, #1
 8004558:	e780      	b.n	800445c <rt_vsnprintf+0x80>
        if (*format == 'x' || *format == 'X') {
 800455a:	2878      	cmp	r0, #120	; 0x78
 800455c:	d100      	bne.n	8004560 <rt_vsnprintf+0x184>
 800455e:	e15d      	b.n	800481c <rt_vsnprintf+0x440>
 8004560:	2858      	cmp	r0, #88	; 0x58
 8004562:	d100      	bne.n	8004566 <rt_vsnprintf+0x18a>
 8004564:	e1a3      	b.n	80048ae <rt_vsnprintf+0x4d2>
        else if (*format == 'o') {
 8004566:	286f      	cmp	r0, #111	; 0x6f
 8004568:	d100      	bne.n	800456c <rt_vsnprintf+0x190>
 800456a:	e26f      	b.n	8004a4c <rt_vsnprintf+0x670>
        else if (*format == 'b') {
 800456c:	2862      	cmp	r0, #98	; 0x62
 800456e:	d100      	bne.n	8004572 <rt_vsnprintf+0x196>
 8004570:	e298      	b.n	8004aa4 <rt_vsnprintf+0x6c8>
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8004572:	2310      	movs	r3, #16
 8004574:	0011      	movs	r1, r2
 8004576:	4399      	bics	r1, r3
 8004578:	9109      	str	r1, [sp, #36]	; 0x24
        if ((*format != 'i') && (*format != 'd')) {
 800457a:	2869      	cmp	r0, #105	; 0x69
 800457c:	d000      	beq.n	8004580 <rt_vsnprintf+0x1a4>
 800457e:	e2aa      	b.n	8004ad6 <rt_vsnprintf+0x6fa>
          base = BASE_DECIMAL;
 8004580:	230a      	movs	r3, #10
 8004582:	930a      	str	r3, [sp, #40]	; 0x28
        if (flags & FLAGS_PRECISION) {
 8004584:	0553      	lsls	r3, r2, #21
 8004586:	d500      	bpl.n	800458a <rt_vsnprintf+0x1ae>
 8004588:	e150      	b.n	800482c <rt_vsnprintf+0x450>
          if (flags & FLAGS_LONG_LONG) {
 800458a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800458c:	059b      	lsls	r3, r3, #22
 800458e:	d500      	bpl.n	8004592 <rt_vsnprintf+0x1b6>
 8004590:	e1e5      	b.n	800495e <rt_vsnprintf+0x582>
          else if (flags & FLAGS_LONG) {
 8004592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004594:	05db      	lsls	r3, r3, #23
 8004596:	d400      	bmi.n	800459a <rt_vsnprintf+0x1be>
 8004598:	e1bf      	b.n	800491a <rt_vsnprintf+0x53e>
            const long value = va_arg(va, long);
 800459a:	464b      	mov	r3, r9
 800459c:	cb04      	ldmia	r3!, {r2}
 800459e:	4694      	mov	ip, r2
 80045a0:	4699      	mov	r9, r3
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80045a2:	2a00      	cmp	r2, #0
 80045a4:	dc00      	bgt.n	80045a8 <rt_vsnprintf+0x1cc>
 80045a6:	e21f      	b.n	80049e8 <rt_vsnprintf+0x60c>
 80045a8:	17d3      	asrs	r3, r2, #31
 80045aa:	9212      	str	r2, [sp, #72]	; 0x48
 80045ac:	9313      	str	r3, [sp, #76]	; 0x4c
 80045ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045b0:	9404      	str	r4, [sp, #16]
 80045b2:	9306      	str	r3, [sp, #24]
 80045b4:	4643      	mov	r3, r8
 80045b6:	9305      	str	r3, [sp, #20]
 80045b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045ba:	9303      	str	r3, [sp, #12]
 80045bc:	4663      	mov	r3, ip
 80045be:	0fda      	lsrs	r2, r3, #31
 80045c0:	9202      	str	r2, [sp, #8]
 80045c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80045c4:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80045c6:	9300      	str	r3, [sp, #0]
 80045c8:	9401      	str	r4, [sp, #4]
 80045ca:	e0aa      	b.n	8004722 <rt_vsnprintf+0x346>
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80045cc:	2380      	movs	r3, #128	; 0x80
 80045ce:	009b      	lsls	r3, r3, #2
    switch (*format) {
 80045d0:	7868      	ldrb	r0, [r5, #1]
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80045d2:	431a      	orrs	r2, r3
        format++;
 80045d4:	3501      	adds	r5, #1
        break;
 80045d6:	e752      	b.n	800447e <rt_vsnprintf+0xa2>
        if (*format == 'h') {
 80045d8:	7868      	ldrb	r0, [r5, #1]
 80045da:	2868      	cmp	r0, #104	; 0x68
 80045dc:	d100      	bne.n	80045e0 <rt_vsnprintf+0x204>
 80045de:	e161      	b.n	80048a4 <rt_vsnprintf+0x4c8>
        flags |= FLAGS_SHORT;
 80045e0:	2380      	movs	r3, #128	; 0x80
        format++;
 80045e2:	3501      	adds	r5, #1
        flags |= FLAGS_SHORT;
 80045e4:	431a      	orrs	r2, r3
 80045e6:	e74a      	b.n	800447e <rt_vsnprintf+0xa2>
        if (*format == 'l') {
 80045e8:	7868      	ldrb	r0, [r5, #1]
 80045ea:	286c      	cmp	r0, #108	; 0x6c
 80045ec:	d100      	bne.n	80045f0 <rt_vsnprintf+0x214>
 80045ee:	e153      	b.n	8004898 <rt_vsnprintf+0x4bc>
        flags |= FLAGS_LONG;
 80045f0:	2380      	movs	r3, #128	; 0x80
 80045f2:	005b      	lsls	r3, r3, #1
 80045f4:	431a      	orrs	r2, r3
        format++;
 80045f6:	3501      	adds	r5, #1
 80045f8:	e741      	b.n	800447e <rt_vsnprintf+0xa2>
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 80045fa:	2846      	cmp	r0, #70	; 0x46
 80045fc:	d100      	bne.n	8004600 <rt_vsnprintf+0x224>
 80045fe:	e10a      	b.n	8004816 <rt_vsnprintf+0x43a>
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_DECIMAL);
 8004600:	464b      	mov	r3, r9
 8004602:	2107      	movs	r1, #7
 8004604:	3307      	adds	r3, #7
 8004606:	438b      	bics	r3, r1
 8004608:	4699      	mov	r9, r3
 800460a:	2300      	movs	r3, #0
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_EXPONENTIAL);
 800460c:	9305      	str	r3, [sp, #20]
 800460e:	4643      	mov	r3, r8
 8004610:	4649      	mov	r1, r9
 8004612:	9402      	str	r4, [sp, #8]
 8004614:	9204      	str	r2, [sp, #16]
 8004616:	9303      	str	r3, [sp, #12]
 8004618:	c90c      	ldmia	r1!, {r2, r3}
 800461a:	4650      	mov	r0, sl
 800461c:	9200      	str	r2, [sp, #0]
 800461e:	9301      	str	r3, [sp, #4]
 8004620:	4689      	mov	r9, r1
 8004622:	0032      	movs	r2, r6
 8004624:	465b      	mov	r3, fp
 8004626:	0039      	movs	r1, r7
 8004628:	f7ff fe12 	bl	8004250 <print_floating_point>
        format++;
 800462c:	1c6c      	adds	r4, r5, #1
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_EXPONENTIAL);
 800462e:	0006      	movs	r6, r0
        break;
 8004630:	e6f6      	b.n	8004420 <rt_vsnprintf+0x44>
        const char* p = va_arg(va, char*);
 8004632:	464b      	mov	r3, r9
 8004634:	cb02      	ldmia	r3!, {r1}
 8004636:	4699      	mov	r9, r3
 8004638:	9109      	str	r1, [sp, #36]	; 0x24
        if (p == NULL) {
 800463a:	2900      	cmp	r1, #0
 800463c:	d100      	bne.n	8004640 <rt_vsnprintf+0x264>
 800463e:	e0da      	b.n	80047f6 <rt_vsnprintf+0x41a>
  for (s = str; *s && maxsize--; ++s);
 8004640:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	469c      	mov	ip, r3
          unsigned int l = strnlen_s_(p, precision ? precision : (size_t)-1);
 8004646:	2c00      	cmp	r4, #0
 8004648:	d000      	beq.n	800464c <rt_vsnprintf+0x270>
 800464a:	e13b      	b.n	80048c4 <rt_vsnprintf+0x4e8>
  for (s = str; *s && maxsize--; ++s);
 800464c:	2b00      	cmp	r3, #0
 800464e:	d100      	bne.n	8004652 <rt_vsnprintf+0x276>
 8004650:	e23b      	b.n	8004aca <rt_vsnprintf+0x6ee>
 8004652:	2302      	movs	r3, #2
 8004654:	425b      	negs	r3, r3
 8004656:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004658:	3301      	adds	r3, #1
 800465a:	18c8      	adds	r0, r1, r3
 800465c:	000b      	movs	r3, r1
 800465e:	e001      	b.n	8004664 <rt_vsnprintf+0x288>
 8004660:	4283      	cmp	r3, r0
 8004662:	d003      	beq.n	800466c <rt_vsnprintf+0x290>
 8004664:	7859      	ldrb	r1, [r3, #1]
 8004666:	3301      	adds	r3, #1
 8004668:	2900      	cmp	r1, #0
 800466a:	d1f9      	bne.n	8004660 <rt_vsnprintf+0x284>
  return (unsigned int)(s - str);
 800466c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800466e:	1a5b      	subs	r3, r3, r1
 8004670:	930a      	str	r3, [sp, #40]	; 0x28
          if (flags & FLAGS_PRECISION) {
 8004672:	2380      	movs	r3, #128	; 0x80
 8004674:	0011      	movs	r1, r2
 8004676:	00db      	lsls	r3, r3, #3
 8004678:	4019      	ands	r1, r3
 800467a:	910b      	str	r1, [sp, #44]	; 0x2c
 800467c:	421a      	tst	r2, r3
 800467e:	d003      	beq.n	8004688 <rt_vsnprintf+0x2ac>
            l = (l < precision ? l : precision);
 8004680:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004682:	42a3      	cmp	r3, r4
 8004684:	d900      	bls.n	8004688 <rt_vsnprintf+0x2ac>
 8004686:	e18f      	b.n	80049a8 <rt_vsnprintf+0x5cc>
          if (!(flags & FLAGS_LEFT)) {
 8004688:	2302      	movs	r3, #2
 800468a:	0019      	movs	r1, r3
 800468c:	4011      	ands	r1, r2
 800468e:	910c      	str	r1, [sp, #48]	; 0x30
 8004690:	4213      	tst	r3, r2
 8004692:	d100      	bne.n	8004696 <rt_vsnprintf+0x2ba>
 8004694:	e1b6      	b.n	8004a04 <rt_vsnprintf+0x628>
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004696:	4660      	mov	r0, ip
 8004698:	2800      	cmp	r0, #0
 800469a:	d100      	bne.n	800469e <rt_vsnprintf+0x2c2>
 800469c:	e186      	b.n	80049ac <rt_vsnprintf+0x5d0>
 800469e:	4641      	mov	r1, r8
 80046a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046a2:	46b8      	mov	r8, r7
 80046a4:	1b9b      	subs	r3, r3, r6
 80046a6:	4657      	mov	r7, sl
 80046a8:	950d      	str	r5, [sp, #52]	; 0x34
 80046aa:	0032      	movs	r2, r6
 80046ac:	469a      	mov	sl, r3
 80046ae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80046b0:	9109      	str	r1, [sp, #36]	; 0x24
 80046b2:	e000      	b.n	80046b6 <rt_vsnprintf+0x2da>
            out(*(p++), buffer, idx++, maxlen);
 80046b4:	0032      	movs	r2, r6
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80046b6:	2d00      	cmp	r5, #0
 80046b8:	d004      	beq.n	80046c4 <rt_vsnprintf+0x2e8>
 80046ba:	1e63      	subs	r3, r4, #1
 80046bc:	2c00      	cmp	r4, #0
 80046be:	d100      	bne.n	80046c2 <rt_vsnprintf+0x2e6>
 80046c0:	e124      	b.n	800490c <rt_vsnprintf+0x530>
 80046c2:	001c      	movs	r4, r3
            out(*(p++), buffer, idx++, maxlen);
 80046c4:	465b      	mov	r3, fp
 80046c6:	4641      	mov	r1, r8
 80046c8:	1c56      	adds	r6, r2, #1
 80046ca:	47b8      	blx	r7
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80046cc:	4653      	mov	r3, sl
 80046ce:	5d98      	ldrb	r0, [r3, r6]
 80046d0:	2800      	cmp	r0, #0
 80046d2:	d1ef      	bne.n	80046b4 <rt_vsnprintf+0x2d8>
            out(*(p++), buffer, idx++, maxlen);
 80046d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046d6:	46ba      	mov	sl, r7
 80046d8:	4647      	mov	r7, r8
 80046da:	4698      	mov	r8, r3
 80046dc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
          if (flags & FLAGS_LEFT) {
 80046de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d000      	beq.n	80046e6 <rt_vsnprintf+0x30a>
 80046e4:	e162      	b.n	80049ac <rt_vsnprintf+0x5d0>
        format++;
 80046e6:	1c6c      	adds	r4, r5, #1
        break;
 80046e8:	e69a      	b.n	8004420 <rt_vsnprintf+0x44>
        out('%', buffer, idx++, maxlen);
 80046ea:	1c73      	adds	r3, r6, #1
 80046ec:	4698      	mov	r8, r3
 80046ee:	0032      	movs	r2, r6
 80046f0:	465b      	mov	r3, fp
 80046f2:	0039      	movs	r1, r7
 80046f4:	2025      	movs	r0, #37	; 0x25
 80046f6:	47d0      	blx	sl
 80046f8:	4646      	mov	r6, r8
        format++;
 80046fa:	1c6c      	adds	r4, r5, #1
        break;
 80046fc:	e690      	b.n	8004420 <rt_vsnprintf+0x44>
        uintptr_t value = (uintptr_t)va_arg(va, void*);
 80046fe:	4649      	mov	r1, r9
        flags |= FLAGS_ZEROPAD | FLAGS_POINTER;
 8004700:	4b10      	ldr	r3, [pc, #64]	; (8004744 <rt_vsnprintf+0x368>)
 8004702:	431a      	orrs	r2, r3
        uintptr_t value = (uintptr_t)va_arg(va, void*);
 8004704:	c908      	ldmia	r1!, {r3}
 8004706:	4689      	mov	r9, r1
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 8004708:	2b00      	cmp	r3, #0
 800470a:	d100      	bne.n	800470e <rt_vsnprintf+0x332>
 800470c:	e0bd      	b.n	800488a <rt_vsnprintf+0x4ae>
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 800470e:	9206      	str	r2, [sp, #24]
 8004710:	220a      	movs	r2, #10
 8004712:	9205      	str	r2, [sp, #20]
 8004714:	3206      	adds	r2, #6
 8004716:	9203      	str	r2, [sp, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	9404      	str	r4, [sp, #16]
 800471c:	9202      	str	r2, [sp, #8]
 800471e:	9300      	str	r3, [sp, #0]
 8004720:	9201      	str	r2, [sp, #4]
 8004722:	0032      	movs	r2, r6
 8004724:	465b      	mov	r3, fp
 8004726:	0039      	movs	r1, r7
 8004728:	4650      	mov	r0, sl
 800472a:	f7fe fefd 	bl	8003528 <print_integer>
        format++;
 800472e:	1c6c      	adds	r4, r5, #1
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 8004730:	0006      	movs	r6, r0
        break;
 8004732:	e675      	b.n	8004420 <rt_vsnprintf+0x44>
 8004734:	08003481 	.word	0x08003481
 8004738:	08007fb8 	.word	0x08007fb8
 800473c:	08007ffc 	.word	0x08007ffc
 8004740:	08008048 	.word	0x08008048
 8004744:	00001001 	.word	0x00001001
        if (!(flags & FLAGS_LEFT)) {
 8004748:	0793      	lsls	r3, r2, #30
 800474a:	d400      	bmi.n	800474e <rt_vsnprintf+0x372>
 800474c:	e0bf      	b.n	80048ce <rt_vsnprintf+0x4f2>
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 800474e:	464b      	mov	r3, r9
 8004750:	cb01      	ldmia	r3!, {r0}
 8004752:	0032      	movs	r2, r6
 8004754:	4699      	mov	r9, r3
 8004756:	0039      	movs	r1, r7
 8004758:	465b      	mov	r3, fp
 800475a:	b2c0      	uxtb	r0, r0
 800475c:	47d0      	blx	sl
          while (l++ < width) {
 800475e:	4643      	mov	r3, r8
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8004760:	1c74      	adds	r4, r6, #1
          while (l++ < width) {
 8004762:	4446      	add	r6, r8
 8004764:	2b01      	cmp	r3, #1
 8004766:	d800      	bhi.n	800476a <rt_vsnprintf+0x38e>
 8004768:	e149      	b.n	80049fe <rt_vsnprintf+0x622>
 800476a:	46a8      	mov	r8, r5
 800476c:	4655      	mov	r5, sl
            out(' ', buffer, idx++, maxlen);
 800476e:	0022      	movs	r2, r4
 8004770:	465b      	mov	r3, fp
 8004772:	3401      	adds	r4, #1
 8004774:	0039      	movs	r1, r7
 8004776:	2020      	movs	r0, #32
 8004778:	47a8      	blx	r5
          while (l++ < width) {
 800477a:	42b4      	cmp	r4, r6
 800477c:	d1f7      	bne.n	800476e <rt_vsnprintf+0x392>
 800477e:	46aa      	mov	sl, r5
 8004780:	4645      	mov	r5, r8
        format++;
 8004782:	1c6c      	adds	r4, r5, #1
        break;
 8004784:	e64c      	b.n	8004420 <rt_vsnprintf+0x44>
    out = out_discard;
 8004786:	4bd5      	ldr	r3, [pc, #852]	; (8004adc <rt_vsnprintf+0x700>)
  while (*format)
 8004788:	7820      	ldrb	r0, [r4, #0]
    out = out_discard;
 800478a:	469a      	mov	sl, r3
  while (*format)
 800478c:	2300      	movs	r3, #0
 800478e:	4698      	mov	r8, r3
 8004790:	2800      	cmp	r0, #0
 8004792:	d000      	beq.n	8004796 <rt_vsnprintf+0x3ba>
 8004794:	e638      	b.n	8004408 <rt_vsnprintf+0x2c>
 8004796:	2400      	movs	r4, #0
 8004798:	e691      	b.n	80044be <rt_vsnprintf+0xe2>
 800479a:	0001      	movs	r1, r0
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 800479c:	00a0      	lsls	r0, r4, #2
 800479e:	1900      	adds	r0, r0, r4
 80047a0:	3301      	adds	r3, #1
 80047a2:	0040      	lsls	r0, r0, #1
 80047a4:	1840      	adds	r0, r0, r1
  while (is_digit_(**str)) {
 80047a6:	7819      	ldrb	r1, [r3, #0]
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 80047a8:	3830      	subs	r0, #48	; 0x30
 80047aa:	0004      	movs	r4, r0
  while (is_digit_(**str)) {
 80047ac:	0008      	movs	r0, r1
 80047ae:	3830      	subs	r0, #48	; 0x30
 80047b0:	2809      	cmp	r0, #9
 80047b2:	d9f3      	bls.n	800479c <rt_vsnprintf+0x3c0>
 80047b4:	0008      	movs	r0, r1
 80047b6:	001d      	movs	r5, r3
 80047b8:	e653      	b.n	8004462 <rt_vsnprintf+0x86>
        const int precision_ = (int)va_arg(va, int);
 80047ba:	464b      	mov	r3, r9
        precision = precision_ > 0 ? (unsigned int)precision_ : 0U;
 80047bc:	cb10      	ldmia	r3!, {r4}
    switch (*format) {
 80047be:	78a8      	ldrb	r0, [r5, #2]
        precision = precision_ > 0 ? (unsigned int)precision_ : 0U;
 80047c0:	43e1      	mvns	r1, r4
 80047c2:	17c9      	asrs	r1, r1, #31
        const int precision_ = (int)va_arg(va, int);
 80047c4:	4699      	mov	r9, r3
        precision = precision_ > 0 ? (unsigned int)precision_ : 0U;
 80047c6:	400c      	ands	r4, r1
        format++;
 80047c8:	3502      	adds	r5, #2
 80047ca:	e64a      	b.n	8004462 <rt_vsnprintf+0x86>
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 80047cc:	2320      	movs	r3, #32
 80047ce:	0001      	movs	r1, r0
 80047d0:	4399      	bics	r1, r3
 80047d2:	2947      	cmp	r1, #71	; 0x47
 80047d4:	d104      	bne.n	80047e0 <rt_vsnprintf+0x404>
 80047d6:	2380      	movs	r3, #128	; 0x80
 80047d8:	011b      	lsls	r3, r3, #4
 80047da:	431a      	orrs	r2, r3
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 80047dc:	2302      	movs	r3, #2
 80047de:	4398      	bics	r0, r3
 80047e0:	2845      	cmp	r0, #69	; 0x45
 80047e2:	d101      	bne.n	80047e8 <rt_vsnprintf+0x40c>
 80047e4:	2320      	movs	r3, #32
 80047e6:	431a      	orrs	r2, r3
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_EXPONENTIAL);
 80047e8:	464b      	mov	r3, r9
 80047ea:	2107      	movs	r1, #7
 80047ec:	3307      	adds	r3, #7
 80047ee:	438b      	bics	r3, r1
 80047f0:	4699      	mov	r9, r3
 80047f2:	2301      	movs	r3, #1
 80047f4:	e70a      	b.n	800460c <rt_vsnprintf+0x230>
          idx = out_rev_(out, buffer, idx, maxlen, ")llun(", 6, width, flags);
 80047f6:	4643      	mov	r3, r8
 80047f8:	9302      	str	r3, [sp, #8]
 80047fa:	2306      	movs	r3, #6
 80047fc:	9301      	str	r3, [sp, #4]
 80047fe:	4bb8      	ldr	r3, [pc, #736]	; (8004ae0 <rt_vsnprintf+0x704>)
 8004800:	9203      	str	r2, [sp, #12]
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 8004802:	0032      	movs	r2, r6
 8004804:	9300      	str	r3, [sp, #0]
 8004806:	0039      	movs	r1, r7
 8004808:	465b      	mov	r3, fp
 800480a:	4650      	mov	r0, sl
 800480c:	f7fe fe3e 	bl	800348c <out_rev_>
        format++;
 8004810:	1c6c      	adds	r4, r5, #1
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 8004812:	0006      	movs	r6, r0
        break;
 8004814:	e604      	b.n	8004420 <rt_vsnprintf+0x44>
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8004816:	2320      	movs	r3, #32
 8004818:	431a      	orrs	r2, r3
 800481a:	e6f1      	b.n	8004600 <rt_vsnprintf+0x224>
          base = BASE_HEX;
 800481c:	2310      	movs	r3, #16
 800481e:	930a      	str	r3, [sp, #40]	; 0x28
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8004820:	230c      	movs	r3, #12
 8004822:	0011      	movs	r1, r2
 8004824:	4399      	bics	r1, r3
 8004826:	9109      	str	r1, [sp, #36]	; 0x24
        if (flags & FLAGS_PRECISION) {
 8004828:	0553      	lsls	r3, r2, #21
 800482a:	d503      	bpl.n	8004834 <rt_vsnprintf+0x458>
          flags &= ~FLAGS_ZEROPAD;
 800482c:	2201      	movs	r2, #1
 800482e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004830:	4393      	bics	r3, r2
 8004832:	9309      	str	r3, [sp, #36]	; 0x24
        if ((*format == 'i') || (*format == 'd')) {
 8004834:	2869      	cmp	r0, #105	; 0x69
 8004836:	d100      	bne.n	800483a <rt_vsnprintf+0x45e>
 8004838:	e6a7      	b.n	800458a <rt_vsnprintf+0x1ae>
 800483a:	2864      	cmp	r0, #100	; 0x64
 800483c:	d100      	bne.n	8004840 <rt_vsnprintf+0x464>
 800483e:	e6a4      	b.n	800458a <rt_vsnprintf+0x1ae>
          if (flags & FLAGS_LONG_LONG) {
 8004840:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004842:	2280      	movs	r2, #128	; 0x80
 8004844:	000b      	movs	r3, r1
 8004846:	0092      	lsls	r2, r2, #2
 8004848:	4013      	ands	r3, r2
 800484a:	0018      	movs	r0, r3
 800484c:	4211      	tst	r1, r2
 800484e:	d000      	beq.n	8004852 <rt_vsnprintf+0x476>
 8004850:	e108      	b.n	8004a64 <rt_vsnprintf+0x688>
          else if (flags & FLAGS_LONG) {
 8004852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004854:	05db      	lsls	r3, r3, #23
 8004856:	d500      	bpl.n	800485a <rt_vsnprintf+0x47e>
 8004858:	e116      	b.n	8004a88 <rt_vsnprintf+0x6ac>
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 800485a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800485c:	065b      	lsls	r3, r3, #25
 800485e:	d500      	bpl.n	8004862 <rt_vsnprintf+0x486>
 8004860:	e0b6      	b.n	80049d0 <rt_vsnprintf+0x5f4>
 8004862:	4648      	mov	r0, r9
 8004864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004866:	c804      	ldmia	r0!, {r2}
 8004868:	4681      	mov	r9, r0
 800486a:	061b      	lsls	r3, r3, #24
 800486c:	d501      	bpl.n	8004872 <rt_vsnprintf+0x496>
 800486e:	0412      	lsls	r2, r2, #16
 8004870:	0c12      	lsrs	r2, r2, #16
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, base, precision, width, flags);
 8004872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004874:	9404      	str	r4, [sp, #16]
 8004876:	9306      	str	r3, [sp, #24]
 8004878:	4643      	mov	r3, r8
 800487a:	9305      	str	r3, [sp, #20]
 800487c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800487e:	9200      	str	r2, [sp, #0]
 8004880:	9303      	str	r3, [sp, #12]
 8004882:	2300      	movs	r3, #0
 8004884:	9302      	str	r3, [sp, #8]
 8004886:	9301      	str	r3, [sp, #4]
 8004888:	e74b      	b.n	8004722 <rt_vsnprintf+0x346>
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 800488a:	330a      	adds	r3, #10
 800488c:	9302      	str	r3, [sp, #8]
 800488e:	3b05      	subs	r3, #5
 8004890:	9301      	str	r3, [sp, #4]
 8004892:	9203      	str	r2, [sp, #12]
 8004894:	4b93      	ldr	r3, [pc, #588]	; (8004ae4 <rt_vsnprintf+0x708>)
 8004896:	e7b4      	b.n	8004802 <rt_vsnprintf+0x426>
          flags |= FLAGS_LONG_LONG;
 8004898:	23c0      	movs	r3, #192	; 0xc0
 800489a:	009b      	lsls	r3, r3, #2
    switch (*format) {
 800489c:	78a8      	ldrb	r0, [r5, #2]
          flags |= FLAGS_LONG_LONG;
 800489e:	431a      	orrs	r2, r3
          format++;
 80048a0:	3502      	adds	r5, #2
 80048a2:	e5ec      	b.n	800447e <rt_vsnprintf+0xa2>
          flags |= FLAGS_CHAR;
 80048a4:	23c0      	movs	r3, #192	; 0xc0
    switch (*format) {
 80048a6:	78a8      	ldrb	r0, [r5, #2]
          flags |= FLAGS_CHAR;
 80048a8:	431a      	orrs	r2, r3
          format++;
 80048aa:	3502      	adds	r5, #2
 80048ac:	e5e7      	b.n	800447e <rt_vsnprintf+0xa2>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 80048ae:	230c      	movs	r3, #12
 80048b0:	0011      	movs	r1, r2
 80048b2:	4399      	bics	r1, r3
 80048b4:	3314      	adds	r3, #20
 80048b6:	430b      	orrs	r3, r1
 80048b8:	9309      	str	r3, [sp, #36]	; 0x24
          base = BASE_HEX;
 80048ba:	2310      	movs	r3, #16
 80048bc:	930a      	str	r3, [sp, #40]	; 0x28
        if (flags & FLAGS_PRECISION) {
 80048be:	0553      	lsls	r3, r2, #21
 80048c0:	d4b4      	bmi.n	800482c <rt_vsnprintf+0x450>
 80048c2:	e7bd      	b.n	8004840 <rt_vsnprintf+0x464>
  for (s = str; *s && maxsize--; ++s);
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d100      	bne.n	80048ca <rt_vsnprintf+0x4ee>
 80048c8:	e0fe      	b.n	8004ac8 <rt_vsnprintf+0x6ec>
 80048ca:	1e63      	subs	r3, r4, #1
 80048cc:	e6c3      	b.n	8004656 <rt_vsnprintf+0x27a>
          while (l++ < width) {
 80048ce:	4643      	mov	r3, r8
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d800      	bhi.n	80048d6 <rt_vsnprintf+0x4fa>
 80048d4:	e0fb      	b.n	8004ace <rt_vsnprintf+0x6f2>
 80048d6:	1e74      	subs	r4, r6, #1
 80048d8:	4444      	add	r4, r8
 80048da:	46a8      	mov	r8, r5
 80048dc:	0025      	movs	r5, r4
 80048de:	4654      	mov	r4, sl
            out(' ', buffer, idx++, maxlen);
 80048e0:	0032      	movs	r2, r6
 80048e2:	465b      	mov	r3, fp
 80048e4:	3601      	adds	r6, #1
 80048e6:	0039      	movs	r1, r7
 80048e8:	2020      	movs	r0, #32
 80048ea:	47a0      	blx	r4
          while (l++ < width) {
 80048ec:	42ae      	cmp	r6, r5
 80048ee:	d1f7      	bne.n	80048e0 <rt_vsnprintf+0x504>
 80048f0:	46a2      	mov	sl, r4
 80048f2:	002c      	movs	r4, r5
 80048f4:	4645      	mov	r5, r8
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 80048f6:	464b      	mov	r3, r9
 80048f8:	cb01      	ldmia	r3!, {r0}
 80048fa:	0022      	movs	r2, r4
 80048fc:	4699      	mov	r9, r3
 80048fe:	0039      	movs	r1, r7
 8004900:	465b      	mov	r3, fp
 8004902:	b2c0      	uxtb	r0, r0
 8004904:	1c66      	adds	r6, r4, #1
 8004906:	47d0      	blx	sl
        format++;
 8004908:	1c6c      	adds	r4, r5, #1
        break;
 800490a:	e589      	b.n	8004420 <rt_vsnprintf+0x44>
 800490c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800490e:	46ba      	mov	sl, r7
 8004910:	0016      	movs	r6, r2
 8004912:	4647      	mov	r7, r8
 8004914:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004916:	4698      	mov	r8, r3
 8004918:	e6e1      	b.n	80046de <rt_vsnprintf+0x302>
            const int value = (flags & FLAGS_CHAR) ? (signed char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 800491a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800491c:	065b      	lsls	r3, r3, #25
 800491e:	d45d      	bmi.n	80049dc <rt_vsnprintf+0x600>
 8004920:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004922:	4648      	mov	r0, r9
 8004924:	061b      	lsls	r3, r3, #24
 8004926:	d400      	bmi.n	800492a <rt_vsnprintf+0x54e>
 8004928:	e0ca      	b.n	8004ac0 <rt_vsnprintf+0x6e4>
 800492a:	c804      	ldmia	r0!, {r2}
 800492c:	b213      	sxth	r3, r2
 800492e:	469c      	mov	ip, r3
 8004930:	4681      	mov	r9, r0
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8004932:	4663      	mov	r3, ip
 8004934:	2b00      	cmp	r3, #0
 8004936:	dc00      	bgt.n	800493a <rt_vsnprintf+0x55e>
 8004938:	e0b7      	b.n	8004aaa <rt_vsnprintf+0x6ce>
 800493a:	9314      	str	r3, [sp, #80]	; 0x50
 800493c:	17db      	asrs	r3, r3, #31
 800493e:	9315      	str	r3, [sp, #84]	; 0x54
 8004940:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004942:	9404      	str	r4, [sp, #16]
 8004944:	9306      	str	r3, [sp, #24]
 8004946:	4643      	mov	r3, r8
 8004948:	9305      	str	r3, [sp, #20]
 800494a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800494c:	9303      	str	r3, [sp, #12]
 800494e:	4663      	mov	r3, ip
 8004950:	0fda      	lsrs	r2, r3, #31
 8004952:	9202      	str	r2, [sp, #8]
 8004954:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004956:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8004958:	9300      	str	r3, [sp, #0]
 800495a:	9401      	str	r4, [sp, #4]
 800495c:	e6e1      	b.n	8004722 <rt_vsnprintf+0x346>
            const long long value = va_arg(va, long long);
 800495e:	2308      	movs	r3, #8
 8004960:	464a      	mov	r2, r9
 8004962:	2007      	movs	r0, #7
 8004964:	4699      	mov	r9, r3
 8004966:	3207      	adds	r2, #7
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8004968:	9b09      	ldr	r3, [sp, #36]	; 0x24
            const long long value = va_arg(va, long long);
 800496a:	4382      	bics	r2, r0
 800496c:	4491      	add	r9, r2
 800496e:	ca05      	ldmia	r2, {r0, r2}
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8004970:	9306      	str	r3, [sp, #24]
 8004972:	4643      	mov	r3, r8
 8004974:	9305      	str	r3, [sp, #20]
 8004976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004978:	9404      	str	r4, [sp, #16]
 800497a:	9303      	str	r3, [sp, #12]
 800497c:	0fd3      	lsrs	r3, r2, #31
 800497e:	9302      	str	r3, [sp, #8]
 8004980:	17d3      	asrs	r3, r2, #31
 8004982:	930e      	str	r3, [sp, #56]	; 0x38
 8004984:	930f      	str	r3, [sp, #60]	; 0x3c
 8004986:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004988:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800498a:	0019      	movs	r1, r3
 800498c:	4041      	eors	r1, r0
 800498e:	9110      	str	r1, [sp, #64]	; 0x40
 8004990:	0021      	movs	r1, r4
 8004992:	4051      	eors	r1, r2
 8004994:	9111      	str	r1, [sp, #68]	; 0x44
 8004996:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004998:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800499a:	1ac9      	subs	r1, r1, r3
 800499c:	41a2      	sbcs	r2, r4
 800499e:	0013      	movs	r3, r2
 80049a0:	000a      	movs	r2, r1
 80049a2:	9200      	str	r2, [sp, #0]
 80049a4:	9301      	str	r3, [sp, #4]
 80049a6:	e6bc      	b.n	8004722 <rt_vsnprintf+0x346>
            l = (l < precision ? l : precision);
 80049a8:	940a      	str	r4, [sp, #40]	; 0x28
 80049aa:	e66d      	b.n	8004688 <rt_vsnprintf+0x2ac>
            while (l++ < width) {
 80049ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049ae:	0034      	movs	r4, r6
 80049b0:	4598      	cmp	r8, r3
 80049b2:	d800      	bhi.n	80049b6 <rt_vsnprintf+0x5da>
 80049b4:	e697      	b.n	80046e6 <rt_vsnprintf+0x30a>
 80049b6:	4446      	add	r6, r8
 80049b8:	46a8      	mov	r8, r5
 80049ba:	4655      	mov	r5, sl
 80049bc:	1af6      	subs	r6, r6, r3
              out(' ', buffer, idx++, maxlen);
 80049be:	0022      	movs	r2, r4
 80049c0:	465b      	mov	r3, fp
 80049c2:	3401      	adds	r4, #1
 80049c4:	0039      	movs	r1, r7
 80049c6:	2020      	movs	r0, #32
 80049c8:	47a8      	blx	r5
            while (l++ < width) {
 80049ca:	42b4      	cmp	r4, r6
 80049cc:	d1f7      	bne.n	80049be <rt_vsnprintf+0x5e2>
 80049ce:	e6d6      	b.n	800477e <rt_vsnprintf+0x3a2>
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 80049d0:	4648      	mov	r0, r9
 80049d2:	22ff      	movs	r2, #255	; 0xff
 80049d4:	c808      	ldmia	r0!, {r3}
 80049d6:	4681      	mov	r9, r0
 80049d8:	401a      	ands	r2, r3
 80049da:	e74a      	b.n	8004872 <rt_vsnprintf+0x496>
            const int value = (flags & FLAGS_CHAR) ? (signed char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 80049dc:	4648      	mov	r0, r9
 80049de:	c804      	ldmia	r0!, {r2}
 80049e0:	b253      	sxtb	r3, r2
 80049e2:	469c      	mov	ip, r3
 80049e4:	4681      	mov	r9, r0
 80049e6:	e7a4      	b.n	8004932 <rt_vsnprintf+0x556>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80049e8:	17d3      	asrs	r3, r2, #31
 80049ea:	9216      	str	r2, [sp, #88]	; 0x58
 80049ec:	9317      	str	r3, [sp, #92]	; 0x5c
 80049ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80049f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80049f2:	2100      	movs	r1, #0
 80049f4:	4250      	negs	r0, r2
 80049f6:	4199      	sbcs	r1, r3
 80049f8:	9012      	str	r0, [sp, #72]	; 0x48
 80049fa:	9113      	str	r1, [sp, #76]	; 0x4c
 80049fc:	e5d7      	b.n	80045ae <rt_vsnprintf+0x1d2>
          while (l++ < width) {
 80049fe:	0026      	movs	r6, r4
        format++;
 8004a00:	1c6c      	adds	r4, r5, #1
        break;
 8004a02:	e50d      	b.n	8004420 <rt_vsnprintf+0x44>
            while (l++ < width) {
 8004a04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a06:	1c53      	adds	r3, r2, #1
 8004a08:	4590      	cmp	r8, r2
 8004a0a:	d962      	bls.n	8004ad2 <rt_vsnprintf+0x6f6>
 8004a0c:	4643      	mov	r3, r8
 8004a0e:	199b      	adds	r3, r3, r6
 8004a10:	1a9b      	subs	r3, r3, r2
 8004a12:	940a      	str	r4, [sp, #40]	; 0x28
 8004a14:	4654      	mov	r4, sl
 8004a16:	46aa      	mov	sl, r5
 8004a18:	465d      	mov	r5, fp
 8004a1a:	469b      	mov	fp, r3
              out(' ', buffer, idx++, maxlen);
 8004a1c:	0032      	movs	r2, r6
 8004a1e:	002b      	movs	r3, r5
 8004a20:	3601      	adds	r6, #1
 8004a22:	0039      	movs	r1, r7
 8004a24:	2020      	movs	r0, #32
 8004a26:	47a0      	blx	r4
            while (l++ < width) {
 8004a28:	455e      	cmp	r6, fp
 8004a2a:	d1f7      	bne.n	8004a1c <rt_vsnprintf+0x640>
 8004a2c:	4643      	mov	r3, r8
 8004a2e:	3301      	adds	r3, #1
 8004a30:	46ab      	mov	fp, r5
 8004a32:	4655      	mov	r5, sl
 8004a34:	46a2      	mov	sl, r4
 8004a36:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004a38:	930a      	str	r3, [sp, #40]	; 0x28
 8004a3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a3c:	781b      	ldrb	r3, [r3, #0]
 8004a3e:	469c      	mov	ip, r3
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004a40:	4660      	mov	r0, ip
 8004a42:	2800      	cmp	r0, #0
 8004a44:	d000      	beq.n	8004a48 <rt_vsnprintf+0x66c>
 8004a46:	e62a      	b.n	800469e <rt_vsnprintf+0x2c2>
        format++;
 8004a48:	1c6c      	adds	r4, r5, #1
        break;
 8004a4a:	e4e9      	b.n	8004420 <rt_vsnprintf+0x44>
          base =  BASE_OCTAL;
 8004a4c:	2308      	movs	r3, #8
 8004a4e:	930a      	str	r3, [sp, #40]	; 0x28
          format++;
 8004a50:	9209      	str	r2, [sp, #36]	; 0x24
 8004a52:	9a09      	ldr	r2, [sp, #36]	; 0x24
        if ((*format != 'i') && (*format != 'd')) {
 8004a54:	2864      	cmp	r0, #100	; 0x64
 8004a56:	d000      	beq.n	8004a5a <rt_vsnprintf+0x67e>
 8004a58:	e6e2      	b.n	8004820 <rt_vsnprintf+0x444>
        if (flags & FLAGS_PRECISION) {
 8004a5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a5c:	055b      	lsls	r3, r3, #21
 8004a5e:	d500      	bpl.n	8004a62 <rt_vsnprintf+0x686>
 8004a60:	e6e4      	b.n	800482c <rt_vsnprintf+0x450>
 8004a62:	e592      	b.n	800458a <rt_vsnprintf+0x1ae>
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) va_arg(va, unsigned long long), false, base, precision, width, flags);
 8004a64:	4643      	mov	r3, r8
 8004a66:	464a      	mov	r2, r9
 8004a68:	2007      	movs	r0, #7
 8004a6a:	9305      	str	r3, [sp, #20]
 8004a6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a6e:	3207      	adds	r2, #7
 8004a70:	4382      	bics	r2, r0
 8004a72:	9303      	str	r3, [sp, #12]
 8004a74:	2300      	movs	r3, #0
 8004a76:	9106      	str	r1, [sp, #24]
 8004a78:	0011      	movs	r1, r2
 8004a7a:	9404      	str	r4, [sp, #16]
 8004a7c:	9302      	str	r3, [sp, #8]
 8004a7e:	c90c      	ldmia	r1!, {r2, r3}
 8004a80:	4689      	mov	r9, r1
 8004a82:	9200      	str	r2, [sp, #0]
 8004a84:	9301      	str	r3, [sp, #4]
 8004a86:	e64c      	b.n	8004722 <rt_vsnprintf+0x346>
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) va_arg(va, unsigned long), false, base, precision, width, flags);
 8004a88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a8a:	464a      	mov	r2, r9
 8004a8c:	9306      	str	r3, [sp, #24]
 8004a8e:	4643      	mov	r3, r8
 8004a90:	9305      	str	r3, [sp, #20]
 8004a92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a94:	9404      	str	r4, [sp, #16]
 8004a96:	9303      	str	r3, [sp, #12]
 8004a98:	9002      	str	r0, [sp, #8]
 8004a9a:	ca08      	ldmia	r2!, {r3}
 8004a9c:	9001      	str	r0, [sp, #4]
 8004a9e:	4691      	mov	r9, r2
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	e63e      	b.n	8004722 <rt_vsnprintf+0x346>
          base =  BASE_BINARY;
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	930a      	str	r3, [sp, #40]	; 0x28
 8004aa8:	e7d2      	b.n	8004a50 <rt_vsnprintf+0x674>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8004aaa:	9318      	str	r3, [sp, #96]	; 0x60
 8004aac:	17db      	asrs	r3, r3, #31
 8004aae:	9319      	str	r3, [sp, #100]	; 0x64
 8004ab0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004ab2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004ab4:	2100      	movs	r1, #0
 8004ab6:	4250      	negs	r0, r2
 8004ab8:	4199      	sbcs	r1, r3
 8004aba:	9014      	str	r0, [sp, #80]	; 0x50
 8004abc:	9115      	str	r1, [sp, #84]	; 0x54
 8004abe:	e73f      	b.n	8004940 <rt_vsnprintf+0x564>
            const int value = (flags & FLAGS_CHAR) ? (signed char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8004ac0:	c808      	ldmia	r0!, {r3}
 8004ac2:	469c      	mov	ip, r3
 8004ac4:	4681      	mov	r9, r0
 8004ac6:	e734      	b.n	8004932 <rt_vsnprintf+0x556>
  for (s = str; *s && maxsize--; ++s);
 8004ac8:	2300      	movs	r3, #0
 8004aca:	930a      	str	r3, [sp, #40]	; 0x28
 8004acc:	e5d1      	b.n	8004672 <rt_vsnprintf+0x296>
          while (l++ < width) {
 8004ace:	0034      	movs	r4, r6
 8004ad0:	e711      	b.n	80048f6 <rt_vsnprintf+0x51a>
            while (l++ < width) {
 8004ad2:	930a      	str	r3, [sp, #40]	; 0x28
 8004ad4:	e7b4      	b.n	8004a40 <rt_vsnprintf+0x664>
          base = BASE_DECIMAL;
 8004ad6:	3b06      	subs	r3, #6
 8004ad8:	930a      	str	r3, [sp, #40]	; 0x28
 8004ada:	e7ba      	b.n	8004a52 <rt_vsnprintf+0x676>
 8004adc:	08003489 	.word	0x08003489
 8004ae0:	08007fa8 	.word	0x08007fa8
 8004ae4:	08007fb0 	.word	0x08007fb0

08004ae8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004ae8:	480d      	ldr	r0, [pc, #52]	; (8004b20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004aea:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004aec:	f002 f8ac 	bl	8006c48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004af0:	480c      	ldr	r0, [pc, #48]	; (8004b24 <LoopForever+0x6>)
  ldr r1, =_edata
 8004af2:	490d      	ldr	r1, [pc, #52]	; (8004b28 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004af4:	4a0d      	ldr	r2, [pc, #52]	; (8004b2c <LoopForever+0xe>)
  movs r3, #0
 8004af6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004af8:	e002      	b.n	8004b00 <LoopCopyDataInit>

08004afa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004afa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004afc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004afe:	3304      	adds	r3, #4

08004b00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b04:	d3f9      	bcc.n	8004afa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b06:	4a0a      	ldr	r2, [pc, #40]	; (8004b30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004b08:	4c0a      	ldr	r4, [pc, #40]	; (8004b34 <LoopForever+0x16>)
  movs r3, #0
 8004b0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b0c:	e001      	b.n	8004b12 <LoopFillZerobss>

08004b0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b10:	3204      	adds	r2, #4

08004b12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b14:	d3fb      	bcc.n	8004b0e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004b16:	f003 f88f 	bl	8007c38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004b1a:	f7fd ff83 	bl	8002a24 <main>

08004b1e <LoopForever>:

LoopForever:
    b LoopForever
 8004b1e:	e7fe      	b.n	8004b1e <LoopForever>
  ldr   r0, =_estack
 8004b20:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004b24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004b28:	20000574 	.word	0x20000574
  ldr r2, =_sidata
 8004b2c:	080082bc 	.word	0x080082bc
  ldr r2, =_sbss
 8004b30:	20000574 	.word	0x20000574
  ldr r4, =_ebss
 8004b34:	20005e94 	.word	0x20005e94

08004b38 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004b38:	e7fe      	b.n	8004b38 <DMA1_Channel1_IRQHandler>
	...

08004b3c <stm32_uart_flush>:
		 return -1;
 }
 
 
 static int stm32_uart_flush(struct Dev_Mgmt *pDev)
 {
 8004b3c:	b530      	push	{r4, r5, lr}
	 struct UART_Data * uart_data = pDev->priv_data;
	 int cnt = 0;
 8004b3e:	2400      	movs	r4, #0
	 struct UART_Data * uart_data = pDev->priv_data;
 8004b40:	6945      	ldr	r5, [r0, #20]
 {
 8004b42:	b083      	sub	sp, #12
 8004b44:	e000      	b.n	8004b48 <stm32_uart_flush+0xc>
	 uint8_t data;
	 while (1)
	 {
		 if (pdPASS != xQueueReceive(uart_data->xRxQueue, &data, 0))
			 break;
		 cnt++;
 8004b46:	3401      	adds	r4, #1
		 if (pdPASS != xQueueReceive(uart_data->xRxQueue, &data, 0))
 8004b48:	466b      	mov	r3, sp
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	68e8      	ldr	r0, [r5, #12]
 8004b4e:	1dd9      	adds	r1, r3, #7
 8004b50:	f7fe fb18 	bl	8003184 <xQueueReceive>
 8004b54:	2801      	cmp	r0, #1
 8004b56:	d0f6      	beq.n	8004b46 <stm32_uart_flush+0xa>
	 }
	 return cnt;
 }
 8004b58:	0020      	movs	r0, r4
 8004b5a:	b003      	add	sp, #12
 8004b5c:	bd30      	pop	{r4, r5, pc}
 8004b5e:	46c0      	nop			; (mov r8, r8)

08004b60 <stm32_uart_recv>:
	 if (pdPASS == xQueueReceive(uart_data->xRxQueue, pData, timeout))
 8004b60:	6943      	ldr	r3, [r0, #20]
 {
 8004b62:	b510      	push	{r4, lr}
	 if (pdPASS == xQueueReceive(uart_data->xRxQueue, pData, timeout))
 8004b64:	68d8      	ldr	r0, [r3, #12]
 8004b66:	f7fe fb0d 	bl	8003184 <xQueueReceive>
 8004b6a:	3801      	subs	r0, #1
 8004b6c:	1e43      	subs	r3, r0, #1
 8004b6e:	4198      	sbcs	r0, r3
 8004b70:	4240      	negs	r0, r0
 }
 8004b72:	bd10      	pop	{r4, pc}

08004b74 <stm32_uart_send>:
 {
 8004b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b76:	000f      	movs	r7, r1
 8004b78:	0015      	movs	r5, r2
 8004b7a:	001e      	movs	r6, r3
	 struct UART_Data * uart_data = pDev->priv_data;
 8004b7c:	6944      	ldr	r4, [r0, #20]
	 HAL_GPIO_WritePin(uart_data->GPIOx_485, uart_data->GPIO_Pin_485, GPIO_PIN_SET);
 8004b7e:	2201      	movs	r2, #1
 8004b80:	8921      	ldrh	r1, [r4, #8]
 8004b82:	6860      	ldr	r0, [r4, #4]
 8004b84:	f000 fd2c 	bl	80055e0 <HAL_GPIO_WritePin>
	 HAL_UART_Transmit_DMA(uart_data->huart, datas, len);
 8004b88:	0039      	movs	r1, r7
 8004b8a:	b2aa      	uxth	r2, r5
 8004b8c:	6820      	ldr	r0, [r4, #0]
 8004b8e:	f001 fb23 	bl	80061d8 <HAL_UART_Transmit_DMA>
	 if (pdTRUE == xSemaphoreTake(uart_data->xTxSem, timeout))
 8004b92:	0031      	movs	r1, r6
 8004b94:	6920      	ldr	r0, [r4, #16]
 8004b96:	f7fe fb99 	bl	80032cc <xQueueSemaphoreTake>
		 HAL_GPIO_WritePin(uart_data->GPIOx_485, uart_data->GPIO_Pin_485, GPIO_PIN_RESET);
 8004b9a:	8921      	ldrh	r1, [r4, #8]
	 if (pdTRUE == xSemaphoreTake(uart_data->xTxSem, timeout))
 8004b9c:	2801      	cmp	r0, #1
 8004b9e:	d105      	bne.n	8004bac <stm32_uart_send+0x38>
		 HAL_GPIO_WritePin(uart_data->GPIOx_485, uart_data->GPIO_Pin_485, GPIO_PIN_RESET);
 8004ba0:	6860      	ldr	r0, [r4, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f000 fd1c 	bl	80055e0 <HAL_GPIO_WritePin>
		 return 0;
 8004ba8:	2000      	movs	r0, #0
 }
 8004baa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		 HAL_GPIO_WritePin(uart_data->GPIOx_485, uart_data->GPIO_Pin_485, GPIO_PIN_RESET);
 8004bac:	6860      	ldr	r0, [r4, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f000 fd16 	bl	80055e0 <HAL_GPIO_WritePin>
		 return -1;
 8004bb4:	2001      	movs	r0, #1
 8004bb6:	4240      	negs	r0, r0
 8004bb8:	e7f7      	b.n	8004baa <stm32_uart_send+0x36>
 8004bba:	46c0      	nop			; (mov r8, r8)

08004bbc <stm32_uart_init>:
 {
 8004bbc:	b510      	push	{r4, lr}
	 struct UART_Data * uart_data = pDev->priv_data;
 8004bbe:	6944      	ldr	r4, [r0, #20]
	 if (!uart_data->xRxQueue)
 8004bc0:	68e3      	ldr	r3, [r4, #12]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d001      	beq.n	8004bca <stm32_uart_init+0xe>
 }
 8004bc6:	2000      	movs	r0, #0
 8004bc8:	bd10      	pop	{r4, pc}
		 uart_data->xRxQueue = xQueueCreate(UART_RX_BUF_LEN, 1);
 8004bca:	2082      	movs	r0, #130	; 0x82
 8004bcc:	2200      	movs	r2, #0
 8004bce:	2101      	movs	r1, #1
 8004bd0:	0040      	lsls	r0, r0, #1
 8004bd2:	f7fe f9f1 	bl	8002fb8 <xQueueGenericCreate>
		 uart_data->xTxSem	 = xSemaphoreCreateBinary( );
 8004bd6:	2203      	movs	r2, #3
		 uart_data->xRxQueue = xQueueCreate(UART_RX_BUF_LEN, 1);
 8004bd8:	60e0      	str	r0, [r4, #12]
		 uart_data->xTxSem	 = xSemaphoreCreateBinary( );
 8004bda:	2100      	movs	r1, #0
 8004bdc:	2001      	movs	r0, #1
 8004bde:	f7fe f9eb 	bl	8002fb8 <xQueueGenericCreate>
		 HAL_GPIO_WritePin(uart_data->GPIOx_485, uart_data->GPIO_Pin_485, GPIO_PIN_RESET);
 8004be2:	8921      	ldrh	r1, [r4, #8]
		 uart_data->xTxSem	 = xSemaphoreCreateBinary( );
 8004be4:	6120      	str	r0, [r4, #16]
		 HAL_GPIO_WritePin(uart_data->GPIOx_485, uart_data->GPIO_Pin_485, GPIO_PIN_RESET);
 8004be6:	2200      	movs	r2, #0
 8004be8:	6860      	ldr	r0, [r4, #4]
 8004bea:	f000 fcf9 	bl	80055e0 <HAL_GPIO_WritePin>
		 HAL_UARTEx_ReceiveToIdle_DMA(uart_data->huart, uart_data->rx_buf, UART_RX_BUF_LEN);
 8004bee:	0021      	movs	r1, r4
 8004bf0:	2282      	movs	r2, #130	; 0x82
 8004bf2:	6820      	ldr	r0, [r4, #0]
 8004bf4:	3114      	adds	r1, #20
 8004bf6:	0052      	lsls	r2, r2, #1
 8004bf8:	f001 ffd8 	bl	8006bac <HAL_UARTEx_ReceiveToIdle_DMA>
 8004bfc:	e7e3      	b.n	8004bc6 <stm32_uart_init+0xa>
 8004bfe:	46c0      	nop			; (mov r8, r8)

08004c00 <HAL_UART_TxCpltCallback>:
	 if (huart == &huart1)
 8004c00:	4b08      	ldr	r3, [pc, #32]	; (8004c24 <HAL_UART_TxCpltCallback+0x24>)
 {
 8004c02:	b510      	push	{r4, lr}
	 if (huart == &huart1)
 8004c04:	4283      	cmp	r3, r0
 8004c06:	d000      	beq.n	8004c0a <HAL_UART_TxCpltCallback+0xa>
 }
 8004c08:	bd10      	pop	{r4, pc}
		 struct UART_Data * uart_data = g_uart1_dev.priv_data;		  
 8004c0a:	4b07      	ldr	r3, [pc, #28]	; (8004c28 <HAL_UART_TxCpltCallback+0x28>)
		 xSemaphoreGiveFromISR(uart_data->xTxSem, NULL);
 8004c0c:	2100      	movs	r1, #0
		 struct UART_Data * uart_data = g_uart1_dev.priv_data;		  
 8004c0e:	695c      	ldr	r4, [r3, #20]
		 xSemaphoreGiveFromISR(uart_data->xTxSem, NULL);
 8004c10:	6920      	ldr	r0, [r4, #16]
 8004c12:	f7fe fa6b 	bl	80030ec <xQueueGiveFromISR>
		 HAL_GPIO_WritePin(uart_data->GPIOx_485, uart_data->GPIO_Pin_485, GPIO_PIN_RESET);
 8004c16:	2200      	movs	r2, #0
 8004c18:	8921      	ldrh	r1, [r4, #8]
 8004c1a:	6860      	ldr	r0, [r4, #4]
 8004c1c:	f000 fce0 	bl	80055e0 <HAL_GPIO_WritePin>
 }
 8004c20:	e7f2      	b.n	8004c08 <HAL_UART_TxCpltCallback+0x8>
 8004c22:	46c0      	nop			; (mov r8, r8)
 8004c24:	200005d0 	.word	0x200005d0
 8004c28:	2000011c 	.word	0x2000011c

08004c2c <HAL_UART_RxCpltCallback>:
 {
 8004c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	 if (huart == &huart1)
 8004c2e:	4b0e      	ldr	r3, [pc, #56]	; (8004c68 <HAL_UART_RxCpltCallback+0x3c>)
 8004c30:	4283      	cmp	r3, r0
 8004c32:	d000      	beq.n	8004c36 <HAL_UART_RxCpltCallback+0xa>
 }
 8004c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		 struct UART_Data * uart_data = g_uart1_dev.priv_data; 
 8004c36:	4b0d      	ldr	r3, [pc, #52]	; (8004c6c <HAL_UART_RxCpltCallback+0x40>)
 8004c38:	695d      	ldr	r5, [r3, #20]
		 for (int i = 0; i < UART_RX_BUF_LEN; i++)
 8004c3a:	002f      	movs	r7, r5
 8004c3c:	002e      	movs	r6, r5
 8004c3e:	3714      	adds	r7, #20
 8004c40:	003c      	movs	r4, r7
 8004c42:	3619      	adds	r6, #25
 8004c44:	36ff      	adds	r6, #255	; 0xff
			 xQueueSendFromISR(uart_data->xRxQueue, (const void *)&uart_data->rx_buf[i], NULL);
 8004c46:	0021      	movs	r1, r4
 8004c48:	2300      	movs	r3, #0
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	68e8      	ldr	r0, [r5, #12]
		 for (int i = 0; i < UART_RX_BUF_LEN; i++)
 8004c4e:	3401      	adds	r4, #1
			 xQueueSendFromISR(uart_data->xRxQueue, (const void *)&uart_data->rx_buf[i], NULL);
 8004c50:	f7fe f9ee 	bl	8003030 <xQueueGenericSendFromISR>
		 for (int i = 0; i < UART_RX_BUF_LEN; i++)
 8004c54:	42b4      	cmp	r4, r6
 8004c56:	d1f6      	bne.n	8004c46 <HAL_UART_RxCpltCallback+0x1a>
		 HAL_UARTEx_ReceiveToIdle_DMA(uart_data->huart, uart_data->rx_buf, UART_RX_BUF_LEN);
 8004c58:	2282      	movs	r2, #130	; 0x82
 8004c5a:	0039      	movs	r1, r7
 8004c5c:	6828      	ldr	r0, [r5, #0]
 8004c5e:	0052      	lsls	r2, r2, #1
 8004c60:	f001 ffa4 	bl	8006bac <HAL_UARTEx_ReceiveToIdle_DMA>
 }
 8004c64:	e7e6      	b.n	8004c34 <HAL_UART_RxCpltCallback+0x8>
 8004c66:	46c0      	nop			; (mov r8, r8)
 8004c68:	200005d0 	.word	0x200005d0
 8004c6c:	2000011c 	.word	0x2000011c

08004c70 <HAL_UART_ErrorCallback>:
	 if (huart == &huart1)
 8004c70:	4b0a      	ldr	r3, [pc, #40]	; (8004c9c <HAL_UART_ErrorCallback+0x2c>)
 {
 8004c72:	b510      	push	{r4, lr}
	 if (huart == &huart1)
 8004c74:	4283      	cmp	r3, r0
 8004c76:	d000      	beq.n	8004c7a <HAL_UART_ErrorCallback+0xa>
 }
 8004c78:	bd10      	pop	{r4, pc}
		 struct UART_Data * uart_data = g_uart1_dev.priv_data;		  
 8004c7a:	4b09      	ldr	r3, [pc, #36]	; (8004ca0 <HAL_UART_ErrorCallback+0x30>)
 8004c7c:	695c      	ldr	r4, [r3, #20]
		 HAL_UART_DeInit(uart_data->huart);
 8004c7e:	6820      	ldr	r0, [r4, #0]
 8004c80:	f001 fa8c 	bl	800619c <HAL_UART_DeInit>
		 HAL_UART_Init(uart_data->huart);
 8004c84:	6820      	ldr	r0, [r4, #0]
 8004c86:	f001 ff0b 	bl	8006aa0 <HAL_UART_Init>
		 HAL_UARTEx_ReceiveToIdle_DMA(uart_data->huart, uart_data->rx_buf, UART_RX_BUF_LEN);
 8004c8a:	0021      	movs	r1, r4
 8004c8c:	2282      	movs	r2, #130	; 0x82
 8004c8e:	6820      	ldr	r0, [r4, #0]
 8004c90:	3114      	adds	r1, #20
 8004c92:	0052      	lsls	r2, r2, #1
 8004c94:	f001 ff8a 	bl	8006bac <HAL_UARTEx_ReceiveToIdle_DMA>
 }
 8004c98:	e7ee      	b.n	8004c78 <HAL_UART_ErrorCallback+0x8>
 8004c9a:	46c0      	nop			; (mov r8, r8)
 8004c9c:	200005d0 	.word	0x200005d0
 8004ca0:	2000011c 	.word	0x2000011c

08004ca4 <HAL_UARTEx_RxEventCallback>:
 {
 8004ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ca6:	4647      	mov	r7, r8
 8004ca8:	46ce      	mov	lr, r9
	 if (huart == &huart1)
 8004caa:	4b16      	ldr	r3, [pc, #88]	; (8004d04 <HAL_UARTEx_RxEventCallback+0x60>)
 {
 8004cac:	000d      	movs	r5, r1
	 if (huart == &huart1)
 8004cae:	4698      	mov	r8, r3
 {
 8004cb0:	b580      	push	{r7, lr}
	 if (huart == &huart1)
 8004cb2:	4283      	cmp	r3, r0
 8004cb4:	d003      	beq.n	8004cbe <HAL_UARTEx_RxEventCallback+0x1a>
 }
 8004cb6:	bcc0      	pop	{r6, r7}
 8004cb8:	46b9      	mov	r9, r7
 8004cba:	46b0      	mov	r8, r6
 8004cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		 uart_data = g_uart1_dev.priv_data;  
 8004cbe:	4b12      	ldr	r3, [pc, #72]	; (8004d08 <HAL_UARTEx_RxEventCallback+0x64>)
 8004cc0:	695e      	ldr	r6, [r3, #20]
	 for (int i = old_pos; i < Size; i++)
 8004cc2:	4b12      	ldr	r3, [pc, #72]	; (8004d0c <HAL_UARTEx_RxEventCallback+0x68>)
 8004cc4:	881c      	ldrh	r4, [r3, #0]
 8004cc6:	4699      	mov	r9, r3
 8004cc8:	428c      	cmp	r4, r1
 8004cca:	da0a      	bge.n	8004ce2 <HAL_UARTEx_RxEventCallback+0x3e>
 8004ccc:	0037      	movs	r7, r6
 8004cce:	3714      	adds	r7, #20
		 xQueueSendFromISR(uart_data->xRxQueue, (const void *)&uart_data->rx_buf[i], NULL);
 8004cd0:	1939      	adds	r1, r7, r4
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	68f0      	ldr	r0, [r6, #12]
	 for (int i = old_pos; i < Size; i++)
 8004cd8:	3401      	adds	r4, #1
		 xQueueSendFromISR(uart_data->xRxQueue, (const void *)&uart_data->rx_buf[i], NULL);
 8004cda:	f7fe f9a9 	bl	8003030 <xQueueGenericSendFromISR>
	 for (int i = old_pos; i < Size; i++)
 8004cde:	42ac      	cmp	r4, r5
 8004ce0:	dbf6      	blt.n	8004cd0 <HAL_UARTEx_RxEventCallback+0x2c>
	 old_pos = Size;
 8004ce2:	464b      	mov	r3, r9
 8004ce4:	801d      	strh	r5, [r3, #0]
	 if (HAL_UART_RXEVENT_HT != huart->RxEventType)
 8004ce6:	4643      	mov	r3, r8
 8004ce8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d0e3      	beq.n	8004cb6 <HAL_UARTEx_RxEventCallback+0x12>
		 old_pos = 0;
 8004cee:	464a      	mov	r2, r9
 8004cf0:	2300      	movs	r3, #0
		 HAL_UARTEx_ReceiveToIdle_DMA(uart_data->huart, uart_data->rx_buf, UART_RX_BUF_LEN);
 8004cf2:	0031      	movs	r1, r6
		 old_pos = 0;
 8004cf4:	8013      	strh	r3, [r2, #0]
		 HAL_UARTEx_ReceiveToIdle_DMA(uart_data->huart, uart_data->rx_buf, UART_RX_BUF_LEN);
 8004cf6:	2282      	movs	r2, #130	; 0x82
 8004cf8:	6830      	ldr	r0, [r6, #0]
 8004cfa:	3114      	adds	r1, #20
 8004cfc:	0052      	lsls	r2, r2, #1
 8004cfe:	f001 ff55 	bl	8006bac <HAL_UARTEx_ReceiveToIdle_DMA>
 8004d02:	e7d8      	b.n	8004cb6 <HAL_UARTEx_RxEventCallback+0x12>
 8004d04:	200005d0 	.word	0x200005d0
 8004d08:	2000011c 	.word	0x2000011c
 8004d0c:	200056f4 	.word	0x200056f4

08004d10 <myputstr>:

	return ch;	
}

void myputstr(const char *str)
{
 8004d10:	b510      	push	{r4, lr}
 8004d12:	0004      	movs	r4, r0
	while(*str) {
 8004d14:	7800      	ldrb	r0, [r0, #0]
 8004d16:	2800      	cmp	r0, #0
 8004d18:	d00a      	beq.n	8004d30 <myputstr+0x20>
	while((USART1->ISR&0X40)==0);//,   
 8004d1a:	2140      	movs	r1, #64	; 0x40
 8004d1c:	4a05      	ldr	r2, [pc, #20]	; (8004d34 <myputstr+0x24>)
 8004d1e:	69d3      	ldr	r3, [r2, #28]
 8004d20:	4219      	tst	r1, r3
 8004d22:	d0fc      	beq.n	8004d1e <myputstr+0xe>
	USART1->TDR = (uint8_t) ch;      
 8004d24:	b280      	uxth	r0, r0
 8004d26:	8510      	strh	r0, [r2, #40]	; 0x28
	while(*str) {
 8004d28:	7860      	ldrb	r0, [r4, #1]
		myputchar(*str);
		str++;
 8004d2a:	3401      	adds	r4, #1
	while(*str) {
 8004d2c:	2800      	cmp	r0, #0
 8004d2e:	d1f6      	bne.n	8004d1e <myputstr+0xe>
	}

}
 8004d30:	bd10      	pop	{r4, pc}
 8004d32:	46c0      	nop			; (mov r8, r8)
 8004d34:	40013800 	.word	0x40013800

08004d38 <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004d38:	2110      	movs	r1, #16
 8004d3a:	4a06      	ldr	r2, [pc, #24]	; (8004d54 <HAL_Init+0x1c>)
{
 8004d3c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004d3e:	6813      	ldr	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8004d40:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004d42:	430b      	orrs	r3, r1
 8004d44:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8004d46:	f001 f9a9 	bl	800609c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004d4a:	f000 fc57 	bl	80055fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8004d4e:	2000      	movs	r0, #0
 8004d50:	bd10      	pop	{r4, pc}
 8004d52:	46c0      	nop			; (mov r8, r8)
 8004d54:	40022000 	.word	0x40022000

08004d58 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004d58:	4a03      	ldr	r2, [pc, #12]	; (8004d68 <HAL_IncTick+0x10>)
 8004d5a:	4b04      	ldr	r3, [pc, #16]	; (8004d6c <HAL_IncTick+0x14>)
 8004d5c:	6811      	ldr	r1, [r2, #0]
 8004d5e:	781b      	ldrb	r3, [r3, #0]
 8004d60:	185b      	adds	r3, r3, r1
 8004d62:	6013      	str	r3, [r2, #0]
}
 8004d64:	4770      	bx	lr
 8004d66:	46c0      	nop			; (mov r8, r8)
 8004d68:	200056f8 	.word	0x200056f8
 8004d6c:	20000134 	.word	0x20000134

08004d70 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004d70:	4b01      	ldr	r3, [pc, #4]	; (8004d78 <HAL_GetTick+0x8>)
 8004d72:	6818      	ldr	r0, [r3, #0]
}
 8004d74:	4770      	bx	lr
 8004d76:	46c0      	nop			; (mov r8, r8)
 8004d78:	200056f8 	.word	0x200056f8

08004d7c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d7e:	1e04      	subs	r4, r0, #0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0U;

  /* Check ADC handle */
  if(hadc == NULL)
 8004d80:	d100      	bne.n	8004d84 <HAL_ADC_Init+0x8>
 8004d82:	e085      	b.n	8004e90 <HAL_ADC_Init+0x114>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004d84:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d100      	bne.n	8004d8c <HAL_ADC_Init+0x10>
 8004d8a:	e06b      	b.n	8004e64 <HAL_ADC_Init+0xe8>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004d8c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d8e:	06db      	lsls	r3, r3, #27
 8004d90:	d462      	bmi.n	8004e58 <HAL_ADC_Init+0xdc>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004d92:	2104      	movs	r1, #4
 8004d94:	000e      	movs	r6, r1
 8004d96:	6823      	ldr	r3, [r4, #0]
 8004d98:	689a      	ldr	r2, [r3, #8]
 8004d9a:	4016      	ands	r6, r2
      (tmp_hal_status == HAL_OK)                                &&
 8004d9c:	4211      	tst	r1, r2
 8004d9e:	d15b      	bne.n	8004e58 <HAL_ADC_Init+0xdc>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004da0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004da2:	4948      	ldr	r1, [pc, #288]	; (8004ec4 <HAL_ADC_Init+0x148>)
 8004da4:	400a      	ands	r2, r1
 8004da6:	3106      	adds	r1, #6
 8004da8:	31ff      	adds	r1, #255	; 0xff
 8004daa:	430a      	orrs	r2, r1
 8004dac:	63a2      	str	r2, [r4, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004dae:	2203      	movs	r2, #3
 8004db0:	6899      	ldr	r1, [r3, #8]
 8004db2:	400a      	ands	r2, r1
 8004db4:	2a01      	cmp	r2, #1
 8004db6:	d05b      	beq.n	8004e70 <HAL_ADC_Init+0xf4>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004db8:	2118      	movs	r1, #24
 8004dba:	68da      	ldr	r2, [r3, #12]
 8004dbc:	438a      	bics	r2, r1
 8004dbe:	68a1      	ldr	r1, [r4, #8]
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8004dc4:	691a      	ldr	r2, [r3, #16]
 8004dc6:	6861      	ldr	r1, [r4, #4]
 8004dc8:	0092      	lsls	r2, r2, #2
 8004dca:	0892      	lsrs	r2, r2, #2
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8004dd0:	68da      	ldr	r2, [r3, #12]
 8004dd2:	493d      	ldr	r1, [pc, #244]	; (8004ec8 <HAL_ADC_Init+0x14c>)
 8004dd4:	400a      	ands	r2, r1
 8004dd6:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004dd8:	7e21      	ldrb	r1, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004dda:	7e62      	ldrb	r2, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004ddc:	0389      	lsls	r1, r1, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004dde:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004de0:	4311      	orrs	r1, r2
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004de2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004de4:	7ea7      	ldrb	r7, [r4, #26]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004de6:	3a01      	subs	r2, #1
 8004de8:	1e55      	subs	r5, r2, #1
 8004dea:	41aa      	sbcs	r2, r5
 8004dec:	0315      	lsls	r5, r2, #12
 8004dee:	68e2      	ldr	r2, [r4, #12]
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004df0:	0378      	lsls	r0, r7, #13
 8004df2:	4311      	orrs	r1, r2
                 hadc->Init.DataAlign                                             |
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004df4:	6922      	ldr	r2, [r4, #16]
 8004df6:	4301      	orrs	r1, r0
 8004df8:	2a02      	cmp	r2, #2
 8004dfa:	d100      	bne.n	8004dfe <HAL_ADC_Init+0x82>
 8004dfc:	2604      	movs	r6, #4
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8004dfe:	2224      	movs	r2, #36	; 0x24
 8004e00:	5ca2      	ldrb	r2, [r4, r2]
 8004e02:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004e04:	430a      	orrs	r2, r1
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004e06:	7ee1      	ldrb	r1, [r4, #27]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004e08:	432a      	orrs	r2, r5
 8004e0a:	4332      	orrs	r2, r6
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004e0c:	2901      	cmp	r1, #1
 8004e0e:	d04b      	beq.n	8004ea8 <HAL_ADC_Init+0x12c>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e10:	20c2      	movs	r0, #194	; 0xc2
 8004e12:	69e1      	ldr	r1, [r4, #28]
 8004e14:	30ff      	adds	r0, #255	; 0xff
 8004e16:	4281      	cmp	r1, r0
 8004e18:	d002      	beq.n	8004e20 <HAL_ADC_Init+0xa4>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004e1a:	6a20      	ldr	r0, [r4, #32]
 8004e1c:	4301      	orrs	r1, r0
 8004e1e:	430a      	orrs	r2, r1
                    hadc->Init.ExternalTrigConvEdge );
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004e20:	68d9      	ldr	r1, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004e22:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004e24:	4311      	orrs	r1, r2
 8004e26:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004e28:	2180      	movs	r1, #128	; 0x80
 8004e2a:	0549      	lsls	r1, r1, #21
 8004e2c:	428d      	cmp	r5, r1
 8004e2e:	d026      	beq.n	8004e7e <HAL_ADC_Init+0x102>
 8004e30:	1e69      	subs	r1, r5, #1
 8004e32:	2906      	cmp	r1, #6
 8004e34:	d923      	bls.n	8004e7e <HAL_ADC_Init+0x102>
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	4924      	ldr	r1, [pc, #144]	; (8004ecc <HAL_ADC_Init+0x150>)
 8004e3a:	400b      	ands	r3, r1
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d029      	beq.n	8004e94 <HAL_ADC_Init+0x118>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004e40:	2212      	movs	r2, #18
 8004e42:	6ba3      	ldr	r3, [r4, #56]	; 0x38
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
      
      tmp_hal_status = HAL_ERROR;
 8004e44:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8004e46:	4393      	bics	r3, r2
 8004e48:	3a02      	subs	r2, #2
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e4e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004e50:	3a0f      	subs	r2, #15
 8004e52:	4313      	orrs	r3, r2
 8004e54:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 8004e56:	e004      	b.n	8004e62 <HAL_ADC_Init+0xe6>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e58:	2210      	movs	r2, #16
        
    tmp_hal_status = HAL_ERROR;
 8004e5a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8004e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Lock = HAL_UNLOCKED;
 8004e64:	2234      	movs	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8004e66:	63c3      	str	r3, [r0, #60]	; 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8004e68:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8004e6a:	f7fd fb1f 	bl	80024ac <HAL_ADC_MspInit>
 8004e6e:	e78d      	b.n	8004d8c <HAL_ADC_Init+0x10>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004e70:	6819      	ldr	r1, [r3, #0]
 8004e72:	420a      	tst	r2, r1
 8004e74:	d1ac      	bne.n	8004dd0 <HAL_ADC_Init+0x54>
 8004e76:	68da      	ldr	r2, [r3, #12]
 8004e78:	0412      	lsls	r2, r2, #16
 8004e7a:	d4a9      	bmi.n	8004dd0 <HAL_ADC_Init+0x54>
 8004e7c:	e79c      	b.n	8004db8 <HAL_ADC_Init+0x3c>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004e7e:	2107      	movs	r1, #7
 8004e80:	6958      	ldr	r0, [r3, #20]
 8004e82:	4388      	bics	r0, r1
 8004e84:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004e86:	6958      	ldr	r0, [r3, #20]
 8004e88:	4029      	ands	r1, r5
 8004e8a:	4301      	orrs	r1, r0
 8004e8c:	6159      	str	r1, [r3, #20]
 8004e8e:	e7d2      	b.n	8004e36 <HAL_ADC_Init+0xba>
    return HAL_ERROR;
 8004e90:	2001      	movs	r0, #1
 8004e92:	e7e6      	b.n	8004e62 <HAL_ADC_Init+0xe6>
      ADC_CLEAR_ERRORCODE(hadc);
 8004e94:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8004e96:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8004e98:	63e3      	str	r3, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8004e9a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e9c:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8004e9e:	4393      	bics	r3, r2
 8004ea0:	3a02      	subs	r2, #2
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	63a3      	str	r3, [r4, #56]	; 0x38
 8004ea6:	e7dc      	b.n	8004e62 <HAL_ADC_Init+0xe6>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004ea8:	2f00      	cmp	r7, #0
 8004eaa:	d103      	bne.n	8004eb4 <HAL_ADC_Init+0x138>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004eac:	2180      	movs	r1, #128	; 0x80
 8004eae:	0249      	lsls	r1, r1, #9
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	e7ad      	b.n	8004e10 <HAL_ADC_Init+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004eb4:	2520      	movs	r5, #32
 8004eb6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004eb8:	4328      	orrs	r0, r5
 8004eba:	63a0      	str	r0, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ebc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004ebe:	4301      	orrs	r1, r0
 8004ec0:	63e1      	str	r1, [r4, #60]	; 0x3c
 8004ec2:	e7a5      	b.n	8004e10 <HAL_ADC_Init+0x94>
 8004ec4:	fffffefd 	.word	0xfffffefd
 8004ec8:	fffe0219 	.word	0xfffe0219
 8004ecc:	833fffe7 	.word	0x833fffe7

08004ed0 <HAL_ADC_ConvCpltCallback>:
 8004ed0:	4770      	bx	lr
 8004ed2:	46c0      	nop			; (mov r8, r8)

08004ed4 <HAL_ADC_LevelOutOfWindowCallback>:
 8004ed4:	4770      	bx	lr
 8004ed6:	46c0      	nop			; (mov r8, r8)

08004ed8 <HAL_ADC_ErrorCallback>:
 8004ed8:	4770      	bx	lr
 8004eda:	46c0      	nop			; (mov r8, r8)

08004edc <HAL_ADC_IRQHandler>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004edc:	2204      	movs	r2, #4
{
 8004ede:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004ee0:	6803      	ldr	r3, [r0, #0]
{
 8004ee2:	0004      	movs	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004ee4:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004ee6:	685f      	ldr	r7, [r3, #4]
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004ee8:	4232      	tst	r2, r6
 8004eea:	d045      	beq.n	8004f78 <HAL_ADC_IRQHandler+0x9c>
 8004eec:	423a      	tst	r2, r7
 8004eee:	d043      	beq.n	8004f78 <HAL_ADC_IRQHandler+0x9c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004ef0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004ef2:	06d2      	lsls	r2, r2, #27
 8004ef4:	d404      	bmi.n	8004f00 <HAL_ADC_IRQHandler+0x24>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004ef6:	2280      	movs	r2, #128	; 0x80
 8004ef8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004efa:	0092      	lsls	r2, r2, #2
 8004efc:	430a      	orrs	r2, r1
 8004efe:	63a2      	str	r2, [r4, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004f00:	22c0      	movs	r2, #192	; 0xc0
 8004f02:	68d9      	ldr	r1, [r3, #12]
 8004f04:	0112      	lsls	r2, r2, #4
 8004f06:	4211      	tst	r1, r2
 8004f08:	d112      	bne.n	8004f30 <HAL_ADC_IRQHandler+0x54>
 8004f0a:	7ea2      	ldrb	r2, [r4, #26]
 8004f0c:	2a00      	cmp	r2, #0
 8004f0e:	d10f      	bne.n	8004f30 <HAL_ADC_IRQHandler+0x54>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8004f10:	0732      	lsls	r2, r6, #28
 8004f12:	d50d      	bpl.n	8004f30 <HAL_ADC_IRQHandler+0x54>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004f14:	689a      	ldr	r2, [r3, #8]
 8004f16:	0752      	lsls	r2, r2, #29
 8004f18:	d43f      	bmi.n	8004f9a <HAL_ADC_IRQHandler+0xbe>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004f1a:	210c      	movs	r1, #12
 8004f1c:	685a      	ldr	r2, [r3, #4]
 8004f1e:	438a      	bics	r2, r1
 8004f20:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004f22:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004f24:	4a21      	ldr	r2, [pc, #132]	; (8004fac <HAL_ADC_IRQHandler+0xd0>)
 8004f26:	4013      	ands	r3, r2
 8004f28:	3204      	adds	r2, #4
 8004f2a:	32ff      	adds	r2, #255	; 0xff
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	63a3      	str	r3, [r4, #56]	; 0x38
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004f30:	0020      	movs	r0, r4
 8004f32:	f7ff ffcd 	bl	8004ed0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8004f36:	220c      	movs	r2, #12
 8004f38:	6823      	ldr	r3, [r4, #0]
 8004f3a:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(((tmp_isr & ADC_FLAG_AWD) == ADC_FLAG_AWD) && ((tmp_ier & ADC_IT_AWD) == ADC_IT_AWD))
 8004f3c:	2580      	movs	r5, #128	; 0x80
 8004f3e:	4235      	tst	r5, r6
 8004f40:	d001      	beq.n	8004f46 <HAL_ADC_IRQHandler+0x6a>
 8004f42:	423d      	tst	r5, r7
 8004f44:	d11e      	bne.n	8004f84 <HAL_ADC_IRQHandler+0xa8>
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004f46:	2210      	movs	r2, #16
 8004f48:	4232      	tst	r2, r6
 8004f4a:	d014      	beq.n	8004f76 <HAL_ADC_IRQHandler+0x9a>
 8004f4c:	423a      	tst	r2, r7
 8004f4e:	d012      	beq.n	8004f76 <HAL_ADC_IRQHandler+0x9a>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8004f50:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004f52:	2a01      	cmp	r2, #1
 8004f54:	d003      	beq.n	8004f5e <HAL_ADC_IRQHandler+0x82>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8004f56:	68d9      	ldr	r1, [r3, #12]
 8004f58:	001a      	movs	r2, r3
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8004f5a:	07c9      	lsls	r1, r1, #31
 8004f5c:	d509      	bpl.n	8004f72 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004f5e:	2102      	movs	r1, #2
 8004f60:	6be2      	ldr	r2, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004f62:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004f64:	430a      	orrs	r2, r1
 8004f66:	63e2      	str	r2, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004f68:	2210      	movs	r2, #16
 8004f6a:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8004f6c:	f7ff ffb4 	bl	8004ed8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004f70:	6822      	ldr	r2, [r4, #0]
 8004f72:	2310      	movs	r3, #16
 8004f74:	6013      	str	r3, [r2, #0]
  }

}
 8004f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8004f78:	2208      	movs	r2, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004f7a:	4232      	tst	r2, r6
 8004f7c:	d0de      	beq.n	8004f3c <HAL_ADC_IRQHandler+0x60>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8004f7e:	423a      	tst	r2, r7
 8004f80:	d0dc      	beq.n	8004f3c <HAL_ADC_IRQHandler+0x60>
 8004f82:	e7b5      	b.n	8004ef0 <HAL_ADC_IRQHandler+0x14>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004f84:	2380      	movs	r3, #128	; 0x80
 8004f86:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004f88:	025b      	lsls	r3, r3, #9
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	63a3      	str	r3, [r4, #56]	; 0x38
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004f8e:	0020      	movs	r0, r4
 8004f90:	f7ff ffa0 	bl	8004ed4 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004f94:	6823      	ldr	r3, [r4, #0]
 8004f96:	601d      	str	r5, [r3, #0]
 8004f98:	e7d5      	b.n	8004f46 <HAL_ADC_IRQHandler+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f9a:	2220      	movs	r2, #32
 8004f9c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fa2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004fa4:	3a1f      	subs	r2, #31
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	63e3      	str	r3, [r4, #60]	; 0x3c
 8004faa:	e7c1      	b.n	8004f30 <HAL_ADC_IRQHandler+0x54>
 8004fac:	fffffefe 	.word	0xfffffefe

08004fb0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004fb0:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8004fb2:	2300      	movs	r3, #0
{
 8004fb4:	0004      	movs	r4, r0
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004fb6:	2234      	movs	r2, #52	; 0x34
{
 8004fb8:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8004fba:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8004fbc:	5ca3      	ldrb	r3, [r4, r2]
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004fbe:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d052      	beq.n	800506a <HAL_ADC_ConfigChannel+0xba>
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	54a3      	strb	r3, [r4, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004fc8:	6822      	ldr	r2, [r4, #0]
 8004fca:	6895      	ldr	r5, [r2, #8]
 8004fcc:	076d      	lsls	r5, r5, #29
 8004fce:	d509      	bpl.n	8004fe4 <HAL_ADC_ConfigChannel+0x34>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fd0:	2220      	movs	r2, #32
    
    tmp_hal_status = HAL_ERROR;
 8004fd2:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fd4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004fda:	2334      	movs	r3, #52	; 0x34
 8004fdc:	2200      	movs	r2, #0
 8004fde:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 8004fe0:	b002      	add	sp, #8
 8004fe2:	bd70      	pop	{r4, r5, r6, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 8004fe4:	4d2e      	ldr	r5, [pc, #184]	; (80050a0 <HAL_ADC_ConfigChannel+0xf0>)
 8004fe6:	684e      	ldr	r6, [r1, #4]
 8004fe8:	42ae      	cmp	r6, r5
 8004fea:	d028      	beq.n	800503e <HAL_ADC_ConfigChannel+0x8e>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004fec:	680d      	ldr	r5, [r1, #0]
 8004fee:	6a96      	ldr	r6, [r2, #40]	; 0x28
 8004ff0:	40ab      	lsls	r3, r5
 8004ff2:	4333      	orrs	r3, r6
 8004ff4:	6293      	str	r3, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004ff6:	2380      	movs	r3, #128	; 0x80
 8004ff8:	055b      	lsls	r3, r3, #21
 8004ffa:	4298      	cmp	r0, r3
 8004ffc:	d00f      	beq.n	800501e <HAL_ADC_ConfigChannel+0x6e>
 8004ffe:	3801      	subs	r0, #1
 8005000:	2806      	cmp	r0, #6
 8005002:	d90c      	bls.n	800501e <HAL_ADC_ConfigChannel+0x6e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8005004:	2307      	movs	r3, #7
 8005006:	6888      	ldr	r0, [r1, #8]
 8005008:	6951      	ldr	r1, [r2, #20]
 800500a:	4019      	ands	r1, r3
 800500c:	4288      	cmp	r0, r1
 800500e:	d006      	beq.n	800501e <HAL_ADC_ConfigChannel+0x6e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8005010:	6951      	ldr	r1, [r2, #20]
 8005012:	4399      	bics	r1, r3
 8005014:	6151      	str	r1, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8005016:	6951      	ldr	r1, [r2, #20]
 8005018:	4003      	ands	r3, r0
 800501a:	430b      	orrs	r3, r1
 800501c:	6153      	str	r3, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800501e:	002b      	movs	r3, r5
 8005020:	3b10      	subs	r3, #16
 8005022:	2b01      	cmp	r3, #1
 8005024:	d901      	bls.n	800502a <HAL_ADC_ConfigChannel+0x7a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005026:	2000      	movs	r0, #0
 8005028:	e7d7      	b.n	8004fda <HAL_ADC_ConfigChannel+0x2a>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800502a:	4b1e      	ldr	r3, [pc, #120]	; (80050a4 <HAL_ADC_ConfigChannel+0xf4>)
 800502c:	6819      	ldr	r1, [r3, #0]
 800502e:	2d10      	cmp	r5, #16
 8005030:	d01d      	beq.n	800506e <HAL_ADC_ConfigChannel+0xbe>
 8005032:	2280      	movs	r2, #128	; 0x80
 8005034:	03d2      	lsls	r2, r2, #15
 8005036:	430a      	orrs	r2, r1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005038:	2000      	movs	r0, #0
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800503a:	601a      	str	r2, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800503c:	e7cd      	b.n	8004fda <HAL_ADC_ConfigChannel+0x2a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800503e:	6809      	ldr	r1, [r1, #0]
 8005040:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8005042:	408b      	lsls	r3, r1
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005044:	3910      	subs	r1, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8005046:	4398      	bics	r0, r3
 8005048:	6290      	str	r0, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800504a:	2901      	cmp	r1, #1
 800504c:	d8eb      	bhi.n	8005026 <HAL_ADC_ConfigChannel+0x76>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800504e:	424b      	negs	r3, r1
 8005050:	4159      	adcs	r1, r3
 8005052:	4249      	negs	r1, r1
 8005054:	0d89      	lsrs	r1, r1, #22
 8005056:	058b      	lsls	r3, r1, #22
 8005058:	4913      	ldr	r1, [pc, #76]	; (80050a8 <HAL_ADC_ConfigChannel+0xf8>)
 800505a:	4a12      	ldr	r2, [pc, #72]	; (80050a4 <HAL_ADC_ConfigChannel+0xf4>)
 800505c:	468c      	mov	ip, r1
 800505e:	6810      	ldr	r0, [r2, #0]
 8005060:	4463      	add	r3, ip
 8005062:	4003      	ands	r3, r0
 8005064:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005066:	2000      	movs	r0, #0
 8005068:	e7b7      	b.n	8004fda <HAL_ADC_ConfigChannel+0x2a>
  __HAL_LOCK(hadc);
 800506a:	2002      	movs	r0, #2
 800506c:	e7b8      	b.n	8004fe0 <HAL_ADC_ConfigChannel+0x30>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800506e:	2280      	movs	r2, #128	; 0x80
 8005070:	0412      	lsls	r2, r2, #16
 8005072:	430a      	orrs	r2, r1
 8005074:	601a      	str	r2, [r3, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005076:	4b0d      	ldr	r3, [pc, #52]	; (80050ac <HAL_ADC_ConfigChannel+0xfc>)
 8005078:	490d      	ldr	r1, [pc, #52]	; (80050b0 <HAL_ADC_ConfigChannel+0x100>)
 800507a:	6818      	ldr	r0, [r3, #0]
 800507c:	f7fb f844 	bl	8000108 <__udivsi3>
 8005080:	0083      	lsls	r3, r0, #2
 8005082:	181b      	adds	r3, r3, r0
 8005084:	005b      	lsls	r3, r3, #1
 8005086:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005088:	9b01      	ldr	r3, [sp, #4]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d0cb      	beq.n	8005026 <HAL_ADC_ConfigChannel+0x76>
            wait_loop_index--;
 800508e:	9b01      	ldr	r3, [sp, #4]
 8005090:	3b01      	subs	r3, #1
 8005092:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005094:	9b01      	ldr	r3, [sp, #4]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1f9      	bne.n	800508e <HAL_ADC_ConfigChannel+0xde>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800509a:	2000      	movs	r0, #0
 800509c:	e79d      	b.n	8004fda <HAL_ADC_ConfigChannel+0x2a>
 800509e:	46c0      	nop			; (mov r8, r8)
 80050a0:	00001001 	.word	0x00001001
 80050a4:	40012708 	.word	0x40012708
 80050a8:	ffbfffff 	.word	0xffbfffff
 80050ac:	2000013c 	.word	0x2000013c
 80050b0:	000f4240 	.word	0x000f4240

080050b4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050b4:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80050b6:	2800      	cmp	r0, #0
 80050b8:	db14      	blt.n	80050e4 <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80050ba:	4b15      	ldr	r3, [pc, #84]	; (8005110 <HAL_NVIC_SetPriority+0x5c>)
 80050bc:	2203      	movs	r2, #3
 80050be:	469c      	mov	ip, r3
 80050c0:	23ff      	movs	r3, #255	; 0xff
 80050c2:	0884      	lsrs	r4, r0, #2
 80050c4:	4010      	ands	r0, r2
 80050c6:	001a      	movs	r2, r3
 80050c8:	26c0      	movs	r6, #192	; 0xc0
 80050ca:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80050cc:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80050ce:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80050d0:	400b      	ands	r3, r1
 80050d2:	4083      	lsls	r3, r0
 80050d4:	00a4      	lsls	r4, r4, #2
 80050d6:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80050d8:	00b6      	lsls	r6, r6, #2
 80050da:	59a5      	ldr	r5, [r4, r6]
 80050dc:	4395      	bics	r5, r2
 80050de:	432b      	orrs	r3, r5
 80050e0:	51a3      	str	r3, [r4, r6]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80050e2:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80050e4:	4a0b      	ldr	r2, [pc, #44]	; (8005114 <HAL_NVIC_SetPriority+0x60>)
 80050e6:	230f      	movs	r3, #15
 80050e8:	4694      	mov	ip, r2
 80050ea:	2203      	movs	r2, #3
 80050ec:	4003      	ands	r3, r0
 80050ee:	4010      	ands	r0, r2
 80050f0:	32fc      	adds	r2, #252	; 0xfc
 80050f2:	0015      	movs	r5, r2
 80050f4:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80050f6:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80050f8:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80050fa:	400a      	ands	r2, r1
 80050fc:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80050fe:	3b08      	subs	r3, #8
 8005100:	089b      	lsrs	r3, r3, #2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	4463      	add	r3, ip
 8005106:	69dc      	ldr	r4, [r3, #28]
 8005108:	43ac      	bics	r4, r5
 800510a:	4322      	orrs	r2, r4
 800510c:	61da      	str	r2, [r3, #28]
 800510e:	e7e8      	b.n	80050e2 <HAL_NVIC_SetPriority+0x2e>
 8005110:	e000e100 	.word	0xe000e100
 8005114:	e000ed00 	.word	0xe000ed00

08005118 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005118:	2800      	cmp	r0, #0
 800511a:	db05      	blt.n	8005128 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800511c:	231f      	movs	r3, #31
 800511e:	4018      	ands	r0, r3
 8005120:	3b1e      	subs	r3, #30
 8005122:	4083      	lsls	r3, r0
 8005124:	4a01      	ldr	r2, [pc, #4]	; (800512c <HAL_NVIC_EnableIRQ+0x14>)
 8005126:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005128:	4770      	bx	lr
 800512a:	46c0      	nop			; (mov r8, r8)
 800512c:	e000e100 	.word	0xe000e100

08005130 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005130:	2800      	cmp	r0, #0
 8005132:	db0a      	blt.n	800514a <HAL_NVIC_DisableIRQ+0x1a>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005134:	231f      	movs	r3, #31
 8005136:	4018      	ands	r0, r3
 8005138:	3b1e      	subs	r3, #30
 800513a:	4083      	lsls	r3, r0
 800513c:	2280      	movs	r2, #128	; 0x80
 800513e:	4903      	ldr	r1, [pc, #12]	; (800514c <HAL_NVIC_DisableIRQ+0x1c>)
 8005140:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005142:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005146:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 800514a:	4770      	bx	lr
 800514c:	e000e100 	.word	0xe000e100

08005150 <HAL_Delay>:
#include "main.h"


void HAL_Delay(uint32_t Delay)
{
 8005150:	b570      	push	{r4, r5, r6, lr}
 8005152:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005154:	f7ff fe0c 	bl	8004d70 <HAL_GetTick>
 8005158:	0005      	movs	r5, r0
  uint32_t wait = Delay - 1;	//1ms
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800515a:	3c01      	subs	r4, #1
 800515c:	d302      	bcc.n	8005164 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800515e:	4b04      	ldr	r3, [pc, #16]	; (8005170 <HAL_Delay+0x20>)
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8005164:	f7ff fe04 	bl	8004d70 <HAL_GetTick>
 8005168:	1b40      	subs	r0, r0, r5
 800516a:	42a0      	cmp	r0, r4
 800516c:	d3fa      	bcc.n	8005164 <HAL_Delay+0x14>
  {
  }
}
 800516e:	bd70      	pop	{r4, r5, r6, pc}
 8005170:	20000134 	.word	0x20000134

08005174 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8005174:	4b04      	ldr	r3, [pc, #16]	; (8005188 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8005176:	6802      	ldr	r2, [r0, #0]
{
 8005178:	b510      	push	{r4, lr}
  if (htim->Instance == TIM7) {
 800517a:	429a      	cmp	r2, r3
 800517c:	d000      	beq.n	8005180 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800517e:	bd10      	pop	{r4, pc}
    HAL_IncTick();
 8005180:	f7ff fdea 	bl	8004d58 <HAL_IncTick>
}
 8005184:	e7fb      	b.n	800517e <HAL_TIM_PeriodElapsedCallback+0xa>
 8005186:	46c0      	nop			; (mov r8, r8)
 8005188:	40001400 	.word	0x40001400

0800518c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800518c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800518e:	2420      	movs	r4, #32
 8005190:	5d05      	ldrb	r5, [r0, r4]
 8005192:	2d01      	cmp	r5, #1
 8005194:	d037      	beq.n	8005206 <HAL_DMA_Start_IT+0x7a>
 8005196:	2501      	movs	r5, #1

  if (HAL_DMA_STATE_READY == hdma->State)
 8005198:	2721      	movs	r7, #33	; 0x21
  __HAL_LOCK(hdma);
 800519a:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 800519c:	5dc5      	ldrb	r5, [r0, r7]
 800519e:	b2ee      	uxtb	r6, r5
 80051a0:	2d01      	cmp	r5, #1
 80051a2:	d003      	beq.n	80051ac <HAL_DMA_Start_IT+0x20>
    hdma->Instance->CCR |= DMA_CCR_EN;
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051a4:	2300      	movs	r3, #0
 80051a6:	5503      	strb	r3, [r0, r4]

    /* Remain BUSY */
    status = HAL_BUSY;
 80051a8:	2002      	movs	r0, #2
  }

  return status;
}
 80051aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80051ac:	3c1e      	subs	r4, #30
 80051ae:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051b0:	2400      	movs	r4, #0
 80051b2:	6384      	str	r4, [r0, #56]	; 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80051b4:	6804      	ldr	r4, [r0, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80051b6:	6c07      	ldr	r7, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80051b8:	6825      	ldr	r5, [r4, #0]
 80051ba:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80051bc:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80051be:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80051c0:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80051c2:	606e      	str	r6, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80051c4:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80051c6:	6843      	ldr	r3, [r0, #4]
 80051c8:	2b10      	cmp	r3, #16
 80051ca:	d00e      	beq.n	80051ea <HAL_DMA_Start_IT+0x5e>
    if (NULL != hdma->XferHalfCpltCallback)
 80051cc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80051ce:	60a1      	str	r1, [r4, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80051d0:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d00e      	beq.n	80051f4 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80051d6:	220e      	movs	r2, #14
 80051d8:	6823      	ldr	r3, [r4, #0]
 80051da:	4313      	orrs	r3, r2
 80051dc:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 80051de:	2201      	movs	r2, #1
 80051e0:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051e2:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 80051e4:	4313      	orrs	r3, r2
 80051e6:	6023      	str	r3, [r4, #0]
 80051e8:	e7df      	b.n	80051aa <HAL_DMA_Start_IT+0x1e>
    if (NULL != hdma->XferHalfCpltCallback)
 80051ea:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 80051ec:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80051ee:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1f0      	bne.n	80051d6 <HAL_DMA_Start_IT+0x4a>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80051f4:	220a      	movs	r2, #10
 80051f6:	6823      	ldr	r3, [r4, #0]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80051fc:	6823      	ldr	r3, [r4, #0]
 80051fe:	3a06      	subs	r2, #6
 8005200:	4393      	bics	r3, r2
 8005202:	6023      	str	r3, [r4, #0]
 8005204:	e7eb      	b.n	80051de <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 8005206:	2002      	movs	r0, #2
 8005208:	e7cf      	b.n	80051aa <HAL_DMA_Start_IT+0x1e>
 800520a:	46c0      	nop			; (mov r8, r8)

0800520c <HAL_DMA_Abort>:
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800520c:	2321      	movs	r3, #33	; 0x21
{
 800520e:	b530      	push	{r4, r5, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005210:	5cc2      	ldrb	r2, [r0, r3]
 8005212:	2a02      	cmp	r2, #2
 8005214:	d006      	beq.n	8005224 <HAL_DMA_Abort+0x18>
    __HAL_UNLOCK(hdma);
 8005216:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005218:	3b1d      	subs	r3, #29
 800521a:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 800521c:	331c      	adds	r3, #28
 800521e:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 8005220:	2001      	movs	r0, #1
}
 8005222:	bd30      	pop	{r4, r5, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005224:	240e      	movs	r4, #14
 8005226:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005228:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800522a:	6811      	ldr	r1, [r2, #0]
 800522c:	43a1      	bics	r1, r4
 800522e:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005230:	2101      	movs	r1, #1
 8005232:	6814      	ldr	r4, [r2, #0]
 8005234:	438c      	bics	r4, r1
 8005236:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005238:	000c      	movs	r4, r1
 800523a:	40ac      	lsls	r4, r5
 800523c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800523e:	6054      	str	r4, [r2, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8005240:	54c1      	strb	r1, [r0, r3]
  __HAL_UNLOCK(hdma);
 8005242:	2200      	movs	r2, #0
 8005244:	2320      	movs	r3, #32
 8005246:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8005248:	2000      	movs	r0, #0
 800524a:	e7ea      	b.n	8005222 <HAL_DMA_Abort+0x16>

0800524c <HAL_DMA_Abort_IT>:
  if (HAL_DMA_STATE_BUSY != hdma->State)
 800524c:	2321      	movs	r3, #33	; 0x21
{
 800524e:	b570      	push	{r4, r5, r6, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005250:	5cc2      	ldrb	r2, [r0, r3]
 8005252:	2a02      	cmp	r2, #2
 8005254:	d003      	beq.n	800525e <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005256:	3b1d      	subs	r3, #29
 8005258:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800525a:	2001      	movs	r0, #1
}
 800525c:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800525e:	240e      	movs	r4, #14
 8005260:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005262:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005264:	6811      	ldr	r1, [r2, #0]
 8005266:	43a1      	bics	r1, r4
 8005268:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800526a:	2101      	movs	r1, #1
 800526c:	6814      	ldr	r4, [r2, #0]
 800526e:	438c      	bics	r4, r1
 8005270:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005272:	000c      	movs	r4, r1
 8005274:	40ac      	lsls	r4, r5
 8005276:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005278:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800527a:	54c1      	strb	r1, [r0, r3]
    __HAL_UNLOCK(hdma);
 800527c:	2200      	movs	r2, #0
 800527e:	2320      	movs	r3, #32
 8005280:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferAbortCallback != NULL)
 8005282:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005284:	2b00      	cmp	r3, #0
 8005286:	d002      	beq.n	800528e <HAL_DMA_Abort_IT+0x42>
      hdma->XferAbortCallback(hdma);
 8005288:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800528a:	2000      	movs	r0, #0
 800528c:	e7e6      	b.n	800525c <HAL_DMA_Abort_IT+0x10>
 800528e:	2000      	movs	r0, #0
 8005290:	e7e4      	b.n	800525c <HAL_DMA_Abort_IT+0x10>
 8005292:	46c0      	nop			; (mov r8, r8)

08005294 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005296:	46de      	mov	lr, fp
 8005298:	4657      	mov	r7, sl
 800529a:	464e      	mov	r6, r9
 800529c:	4645      	mov	r5, r8
 800529e:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052a0:	680c      	ldr	r4, [r1, #0]
{
 80052a2:	468c      	mov	ip, r1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052a4:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 80052a6:	2300      	movs	r3, #0
{
 80052a8:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052aa:	2c00      	cmp	r4, #0
 80052ac:	d100      	bne.n	80052b0 <HAL_GPIO_Init+0x1c>
 80052ae:	e087      	b.n	80053c0 <HAL_GPIO_Init+0x12c>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052b0:	4980      	ldr	r1, [pc, #512]	; (80054b4 <HAL_GPIO_Init+0x220>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80052b2:	4f81      	ldr	r7, [pc, #516]	; (80054b8 <HAL_GPIO_Init+0x224>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052b4:	468b      	mov	fp, r1
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80052b6:	4661      	mov	r1, ip
 80052b8:	9103      	str	r1, [sp, #12]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80052ba:	2501      	movs	r5, #1
 80052bc:	0021      	movs	r1, r4
 80052be:	409d      	lsls	r5, r3
 80052c0:	4029      	ands	r1, r5
 80052c2:	9101      	str	r1, [sp, #4]
    if (iocurrent != 0x00u)
 80052c4:	422c      	tst	r4, r5
 80052c6:	d074      	beq.n	80053b2 <HAL_GPIO_Init+0x11e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80052c8:	9903      	ldr	r1, [sp, #12]
 80052ca:	6849      	ldr	r1, [r1, #4]
 80052cc:	468a      	mov	sl, r1
 80052ce:	2103      	movs	r1, #3
 80052d0:	4656      	mov	r6, sl
 80052d2:	4031      	ands	r1, r6
 80052d4:	468c      	mov	ip, r1
 80052d6:	3901      	subs	r1, #1
 80052d8:	2901      	cmp	r1, #1
 80052da:	d800      	bhi.n	80052de <HAL_GPIO_Init+0x4a>
 80052dc:	e077      	b.n	80053ce <HAL_GPIO_Init+0x13a>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052de:	4661      	mov	r1, ip
 80052e0:	2903      	cmp	r1, #3
 80052e2:	d000      	beq.n	80052e6 <HAL_GPIO_Init+0x52>
 80052e4:	e0bc      	b.n	8005460 <HAL_GPIO_Init+0x1cc>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80052e6:	4665      	mov	r5, ip
 80052e8:	4095      	lsls	r5, r2
 80052ea:	43e9      	mvns	r1, r5
 80052ec:	9102      	str	r1, [sp, #8]
      temp = GPIOx->MODER;
 80052ee:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80052f0:	9902      	ldr	r1, [sp, #8]
 80052f2:	4031      	ands	r1, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80052f4:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80052f6:	25c0      	movs	r5, #192	; 0xc0
      GPIOx->MODER = temp;
 80052f8:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80052fa:	4651      	mov	r1, sl
 80052fc:	02ad      	lsls	r5, r5, #10
 80052fe:	4229      	tst	r1, r5
 8005300:	d057      	beq.n	80053b2 <HAL_GPIO_Init+0x11e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005302:	4659      	mov	r1, fp
 8005304:	2501      	movs	r5, #1
 8005306:	465e      	mov	r6, fp
 8005308:	6989      	ldr	r1, [r1, #24]
 800530a:	4329      	orrs	r1, r5
 800530c:	61b1      	str	r1, [r6, #24]
 800530e:	69b1      	ldr	r1, [r6, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005310:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005312:	4029      	ands	r1, r5
 8005314:	4d69      	ldr	r5, [pc, #420]	; (80054bc <HAL_GPIO_Init+0x228>)
 8005316:	9105      	str	r1, [sp, #20]
 8005318:	46ac      	mov	ip, r5
 800531a:	9905      	ldr	r1, [sp, #20]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800531c:	401e      	ands	r6, r3
        temp = SYSCFG->EXTICR[position >> 2u];
 800531e:	0899      	lsrs	r1, r3, #2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005320:	00b6      	lsls	r6, r6, #2
 8005322:	0089      	lsls	r1, r1, #2
 8005324:	4461      	add	r1, ip
 8005326:	46b4      	mov	ip, r6
        temp = SYSCFG->EXTICR[position >> 2u];
 8005328:	688d      	ldr	r5, [r1, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800532a:	260f      	movs	r6, #15
        temp = SYSCFG->EXTICR[position >> 2u];
 800532c:	46a9      	mov	r9, r5
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800532e:	4665      	mov	r5, ip
 8005330:	40ae      	lsls	r6, r5
 8005332:	0035      	movs	r5, r6
 8005334:	464e      	mov	r6, r9
 8005336:	43ae      	bics	r6, r5
 8005338:	46b1      	mov	r9, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800533a:	2690      	movs	r6, #144	; 0x90
 800533c:	05f6      	lsls	r6, r6, #23
 800533e:	42b0      	cmp	r0, r6
 8005340:	d012      	beq.n	8005368 <HAL_GPIO_Init+0xd4>
 8005342:	4e5f      	ldr	r6, [pc, #380]	; (80054c0 <HAL_GPIO_Init+0x22c>)
 8005344:	42b0      	cmp	r0, r6
 8005346:	d100      	bne.n	800534a <HAL_GPIO_Init+0xb6>
 8005348:	e0a4      	b.n	8005494 <HAL_GPIO_Init+0x200>
 800534a:	4e5e      	ldr	r6, [pc, #376]	; (80054c4 <HAL_GPIO_Init+0x230>)
 800534c:	42b0      	cmp	r0, r6
 800534e:	d100      	bne.n	8005352 <HAL_GPIO_Init+0xbe>
 8005350:	e0a8      	b.n	80054a4 <HAL_GPIO_Init+0x210>
 8005352:	4e5d      	ldr	r6, [pc, #372]	; (80054c8 <HAL_GPIO_Init+0x234>)
 8005354:	42b0      	cmp	r0, r6
 8005356:	d100      	bne.n	800535a <HAL_GPIO_Init+0xc6>
 8005358:	e095      	b.n	8005486 <HAL_GPIO_Init+0x1f2>
 800535a:	4665      	mov	r5, ip
 800535c:	2605      	movs	r6, #5
 800535e:	40ae      	lsls	r6, r5
 8005360:	0035      	movs	r5, r6
 8005362:	464e      	mov	r6, r9
 8005364:	432e      	orrs	r6, r5
 8005366:	46b1      	mov	r9, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005368:	464d      	mov	r5, r9
 800536a:	608d      	str	r5, [r1, #8]
        temp &= ~(iocurrent);
 800536c:	9d01      	ldr	r5, [sp, #4]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800536e:	2680      	movs	r6, #128	; 0x80
        temp &= ~(iocurrent);
 8005370:	43ed      	mvns	r5, r5
 8005372:	46ac      	mov	ip, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005374:	4655      	mov	r5, sl
 8005376:	0376      	lsls	r6, r6, #13
        temp = EXTI->RTSR;
 8005378:	68b9      	ldr	r1, [r7, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800537a:	4235      	tst	r5, r6
 800537c:	d000      	beq.n	8005380 <HAL_GPIO_Init+0xec>
 800537e:	e07f      	b.n	8005480 <HAL_GPIO_Init+0x1ec>
        temp &= ~(iocurrent);
 8005380:	4665      	mov	r5, ip
 8005382:	4029      	ands	r1, r5
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005384:	4655      	mov	r5, sl
        EXTI->RTSR = temp;
 8005386:	60b9      	str	r1, [r7, #8]
        temp = EXTI->FTSR;
 8005388:	68f9      	ldr	r1, [r7, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800538a:	02ad      	lsls	r5, r5, #10
 800538c:	d500      	bpl.n	8005390 <HAL_GPIO_Init+0xfc>
 800538e:	e074      	b.n	800547a <HAL_GPIO_Init+0x1e6>
        temp &= ~(iocurrent);
 8005390:	4665      	mov	r5, ip
 8005392:	4029      	ands	r1, r5
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8005394:	60f9      	str	r1, [r7, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005396:	4651      	mov	r1, sl
        temp = EXTI->EMR;
 8005398:	687d      	ldr	r5, [r7, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800539a:	0389      	lsls	r1, r1, #14
 800539c:	d46a      	bmi.n	8005474 <HAL_GPIO_Init+0x1e0>
        temp &= ~(iocurrent);
 800539e:	4661      	mov	r1, ip
 80053a0:	400d      	ands	r5, r1
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80053a2:	607d      	str	r5, [r7, #4]

        temp = EXTI->IMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80053a4:	4655      	mov	r5, sl
        temp = EXTI->IMR;
 80053a6:	6839      	ldr	r1, [r7, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80053a8:	03ed      	lsls	r5, r5, #15
 80053aa:	d45e      	bmi.n	800546a <HAL_GPIO_Init+0x1d6>
        temp &= ~(iocurrent);
 80053ac:	4665      	mov	r5, ip
 80053ae:	4029      	ands	r1, r5
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 80053b0:	6039      	str	r1, [r7, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053b2:	0021      	movs	r1, r4
      }
    }

    position++;
 80053b4:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053b6:	40d9      	lsrs	r1, r3
 80053b8:	3202      	adds	r2, #2
 80053ba:	2900      	cmp	r1, #0
 80053bc:	d000      	beq.n	80053c0 <HAL_GPIO_Init+0x12c>
 80053be:	e77c      	b.n	80052ba <HAL_GPIO_Init+0x26>
  } 
}
 80053c0:	b007      	add	sp, #28
 80053c2:	bcf0      	pop	{r4, r5, r6, r7}
 80053c4:	46bb      	mov	fp, r7
 80053c6:	46b2      	mov	sl, r6
 80053c8:	46a9      	mov	r9, r5
 80053ca:	46a0      	mov	r8, r4
 80053cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 80053ce:	6881      	ldr	r1, [r0, #8]
 80053d0:	4689      	mov	r9, r1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80053d2:	2103      	movs	r1, #3
 80053d4:	4091      	lsls	r1, r2
 80053d6:	43ce      	mvns	r6, r1
 80053d8:	9602      	str	r6, [sp, #8]
 80053da:	464e      	mov	r6, r9
 80053dc:	438e      	bics	r6, r1
        temp |= (GPIO_Init->Speed << (position * 2u));
 80053de:	9903      	ldr	r1, [sp, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80053e0:	46b1      	mov	r9, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 80053e2:	68ce      	ldr	r6, [r1, #12]
 80053e4:	4096      	lsls	r6, r2
 80053e6:	46b0      	mov	r8, r6
 80053e8:	464e      	mov	r6, r9
 80053ea:	4641      	mov	r1, r8
 80053ec:	430e      	orrs	r6, r1
        GPIOx->OSPEEDR = temp;
 80053ee:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80053f0:	6841      	ldr	r1, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80053f2:	000e      	movs	r6, r1
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80053f4:	4651      	mov	r1, sl
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80053f6:	43ae      	bics	r6, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80053f8:	090d      	lsrs	r5, r1, #4
 80053fa:	2101      	movs	r1, #1
 80053fc:	400d      	ands	r5, r1
 80053fe:	409d      	lsls	r5, r3
 8005400:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8005402:	6045      	str	r5, [r0, #4]
        temp = GPIOx->PUPDR;
 8005404:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005406:	9902      	ldr	r1, [sp, #8]
 8005408:	400d      	ands	r5, r1
 800540a:	46a8      	mov	r8, r5
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800540c:	9903      	ldr	r1, [sp, #12]
 800540e:	4646      	mov	r6, r8
 8005410:	688d      	ldr	r5, [r1, #8]
 8005412:	4095      	lsls	r5, r2
 8005414:	4335      	orrs	r5, r6
        GPIOx->PUPDR = temp;
 8005416:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005418:	4666      	mov	r6, ip
 800541a:	4665      	mov	r5, ip
 800541c:	4095      	lsls	r5, r2
 800541e:	2e02      	cmp	r6, #2
 8005420:	d000      	beq.n	8005424 <HAL_GPIO_Init+0x190>
 8005422:	e764      	b.n	80052ee <HAL_GPIO_Init+0x5a>
        temp = GPIOx->AFR[position >> 3u];
 8005424:	08d9      	lsrs	r1, r3, #3
 8005426:	0089      	lsls	r1, r1, #2
 8005428:	468c      	mov	ip, r1
 800542a:	4484      	add	ip, r0
 800542c:	4661      	mov	r1, ip
 800542e:	6a09      	ldr	r1, [r1, #32]
 8005430:	4689      	mov	r9, r1
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005432:	2107      	movs	r1, #7
 8005434:	000e      	movs	r6, r1
 8005436:	401e      	ands	r6, r3
 8005438:	00b1      	lsls	r1, r6, #2
 800543a:	260f      	movs	r6, #15
 800543c:	4688      	mov	r8, r1
 800543e:	408e      	lsls	r6, r1
 8005440:	4649      	mov	r1, r9
 8005442:	43b1      	bics	r1, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005444:	4646      	mov	r6, r8
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005446:	4689      	mov	r9, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005448:	9903      	ldr	r1, [sp, #12]
 800544a:	6909      	ldr	r1, [r1, #16]
 800544c:	40b1      	lsls	r1, r6
 800544e:	4688      	mov	r8, r1
 8005450:	4649      	mov	r1, r9
 8005452:	4646      	mov	r6, r8
 8005454:	4331      	orrs	r1, r6
 8005456:	4689      	mov	r9, r1
        GPIOx->AFR[position >> 3u] = temp;
 8005458:	4661      	mov	r1, ip
 800545a:	464e      	mov	r6, r9
 800545c:	620e      	str	r6, [r1, #32]
 800545e:	e746      	b.n	80052ee <HAL_GPIO_Init+0x5a>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005460:	2103      	movs	r1, #3
 8005462:	4091      	lsls	r1, r2
 8005464:	43c9      	mvns	r1, r1
 8005466:	9102      	str	r1, [sp, #8]
 8005468:	e7cc      	b.n	8005404 <HAL_GPIO_Init+0x170>
          temp |= iocurrent;
 800546a:	9d01      	ldr	r5, [sp, #4]
 800546c:	430d      	orrs	r5, r1
 800546e:	0029      	movs	r1, r5
        EXTI->IMR = temp;
 8005470:	6039      	str	r1, [r7, #0]
 8005472:	e79e      	b.n	80053b2 <HAL_GPIO_Init+0x11e>
          temp |= iocurrent;
 8005474:	9901      	ldr	r1, [sp, #4]
 8005476:	430d      	orrs	r5, r1
 8005478:	e793      	b.n	80053a2 <HAL_GPIO_Init+0x10e>
          temp |= iocurrent;
 800547a:	9d01      	ldr	r5, [sp, #4]
 800547c:	4329      	orrs	r1, r5
 800547e:	e789      	b.n	8005394 <HAL_GPIO_Init+0x100>
          temp |= iocurrent;
 8005480:	9d01      	ldr	r5, [sp, #4]
 8005482:	4329      	orrs	r1, r5
 8005484:	e77e      	b.n	8005384 <HAL_GPIO_Init+0xf0>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005486:	4666      	mov	r6, ip
 8005488:	2503      	movs	r5, #3
 800548a:	40b5      	lsls	r5, r6
 800548c:	464e      	mov	r6, r9
 800548e:	432e      	orrs	r6, r5
 8005490:	46b1      	mov	r9, r6
 8005492:	e769      	b.n	8005368 <HAL_GPIO_Init+0xd4>
 8005494:	4665      	mov	r5, ip
 8005496:	2601      	movs	r6, #1
 8005498:	40ae      	lsls	r6, r5
 800549a:	0035      	movs	r5, r6
 800549c:	464e      	mov	r6, r9
 800549e:	432e      	orrs	r6, r5
 80054a0:	46b1      	mov	r9, r6
 80054a2:	e761      	b.n	8005368 <HAL_GPIO_Init+0xd4>
 80054a4:	4666      	mov	r6, ip
 80054a6:	2502      	movs	r5, #2
 80054a8:	40b5      	lsls	r5, r6
 80054aa:	464e      	mov	r6, r9
 80054ac:	432e      	orrs	r6, r5
 80054ae:	46b1      	mov	r9, r6
 80054b0:	e75a      	b.n	8005368 <HAL_GPIO_Init+0xd4>
 80054b2:	46c0      	nop			; (mov r8, r8)
 80054b4:	40021000 	.word	0x40021000
 80054b8:	40010400 	.word	0x40010400
 80054bc:	40010000 	.word	0x40010000
 80054c0:	48000400 	.word	0x48000400
 80054c4:	48000800 	.word	0x48000800
 80054c8:	48000c00 	.word	0x48000c00

080054cc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80054cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054ce:	46de      	mov	lr, fp
 80054d0:	4657      	mov	r7, sl
 80054d2:	464e      	mov	r6, r9
 80054d4:	4645      	mov	r5, r8
 80054d6:	b5e0      	push	{r5, r6, r7, lr}
  uint32_t position = 0x00u;
 80054d8:	2300      	movs	r3, #0
{
 80054da:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80054dc:	2900      	cmp	r1, #0
 80054de:	d062      	beq.n	80055a6 <HAL_GPIO_DeInit+0xda>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80054e0:	2201      	movs	r2, #1
 80054e2:	4691      	mov	r9, r2
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80054e4:	3202      	adds	r2, #2
 80054e6:	4693      	mov	fp, r2
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80054e8:	4a38      	ldr	r2, [pc, #224]	; (80055cc <HAL_GPIO_DeInit+0x100>)
 80054ea:	4694      	mov	ip, r2
 80054ec:	e041      	b.n	8005572 <HAL_GPIO_DeInit+0xa6>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80054ee:	4c38      	ldr	r4, [pc, #224]	; (80055d0 <HAL_GPIO_DeInit+0x104>)
 80054f0:	42a0      	cmp	r0, r4
 80054f2:	d05f      	beq.n	80055b4 <HAL_GPIO_DeInit+0xe8>
 80054f4:	4c37      	ldr	r4, [pc, #220]	; (80055d4 <HAL_GPIO_DeInit+0x108>)
 80054f6:	42a0      	cmp	r0, r4
 80054f8:	d060      	beq.n	80055bc <HAL_GPIO_DeInit+0xf0>
 80054fa:	4c37      	ldr	r4, [pc, #220]	; (80055d8 <HAL_GPIO_DeInit+0x10c>)
 80054fc:	42a0      	cmp	r0, r4
 80054fe:	d061      	beq.n	80055c4 <HAL_GPIO_DeInit+0xf8>
 8005500:	2405      	movs	r4, #5
 8005502:	40ac      	lsls	r4, r5
 8005504:	0025      	movs	r5, r4
 8005506:	42ae      	cmp	r6, r5
 8005508:	d111      	bne.n	800552e <HAL_GPIO_DeInit+0x62>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800550a:	4664      	mov	r4, ip
 800550c:	6825      	ldr	r5, [r4, #0]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
        EXTI->RTSR &= ~((uint32_t)iocurrent);

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800550e:	9e01      	ldr	r6, [sp, #4]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005510:	43bd      	bics	r5, r7
 8005512:	6025      	str	r5, [r4, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005514:	6865      	ldr	r5, [r4, #4]
 8005516:	43bd      	bics	r5, r7
 8005518:	6065      	str	r5, [r4, #4]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800551a:	68e5      	ldr	r5, [r4, #12]
 800551c:	43bd      	bics	r5, r7
 800551e:	60e5      	str	r5, [r4, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005520:	68a5      	ldr	r5, [r4, #8]
 8005522:	43bd      	bics	r5, r7
 8005524:	60a5      	str	r5, [r4, #8]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005526:	4644      	mov	r4, r8
 8005528:	68b5      	ldr	r5, [r6, #8]
 800552a:	43a5      	bics	r5, r4
 800552c:	60b5      	str	r5, [r6, #8]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800552e:	465e      	mov	r6, fp
 8005530:	005d      	lsls	r5, r3, #1
 8005532:	40ae      	lsls	r6, r5
 8005534:	6804      	ldr	r4, [r0, #0]
 8005536:	0035      	movs	r5, r6
 8005538:	43b4      	bics	r4, r6
 800553a:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 800553c:	08dc      	lsrs	r4, r3, #3
 800553e:	00a4      	lsls	r4, r4, #2
 8005540:	1904      	adds	r4, r0, r4
 8005542:	6a26      	ldr	r6, [r4, #32]
 8005544:	2707      	movs	r7, #7
 8005546:	46b0      	mov	r8, r6
 8005548:	260f      	movs	r6, #15
 800554a:	401f      	ands	r7, r3
 800554c:	00bf      	lsls	r7, r7, #2
 800554e:	40be      	lsls	r6, r7
 8005550:	0037      	movs	r7, r6
 8005552:	4646      	mov	r6, r8
 8005554:	43be      	bics	r6, r7
 8005556:	6226      	str	r6, [r4, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005558:	68c4      	ldr	r4, [r0, #12]
 800555a:	43ac      	bics	r4, r5
 800555c:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800555e:	6844      	ldr	r4, [r0, #4]
 8005560:	4394      	bics	r4, r2
 8005562:	6044      	str	r4, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005564:	6882      	ldr	r2, [r0, #8]
 8005566:	43aa      	bics	r2, r5
 8005568:	6082      	str	r2, [r0, #8]
  while ((GPIO_Pin >> position) != 0x00u)
 800556a:	000a      	movs	r2, r1

    }

    position++;
 800556c:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 800556e:	40da      	lsrs	r2, r3
 8005570:	d019      	beq.n	80055a6 <HAL_GPIO_DeInit+0xda>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005572:	464a      	mov	r2, r9
 8005574:	000f      	movs	r7, r1
 8005576:	409a      	lsls	r2, r3
 8005578:	4017      	ands	r7, r2
    if (iocurrent != 0x00u)
 800557a:	4211      	tst	r1, r2
 800557c:	d0f5      	beq.n	800556a <HAL_GPIO_DeInit+0x9e>
      tmp = SYSCFG->EXTICR[position >> 2u];
 800557e:	4d17      	ldr	r5, [pc, #92]	; (80055dc <HAL_GPIO_DeInit+0x110>)
 8005580:	089c      	lsrs	r4, r3, #2
 8005582:	46a8      	mov	r8, r5
 8005584:	00a4      	lsls	r4, r4, #2
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8005586:	465d      	mov	r5, fp
 8005588:	4444      	add	r4, r8
      tmp = SYSCFG->EXTICR[position >> 2u];
 800558a:	68a6      	ldr	r6, [r4, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800558c:	9401      	str	r4, [sp, #4]
 800558e:	240f      	movs	r4, #15
 8005590:	401d      	ands	r5, r3
 8005592:	00ad      	lsls	r5, r5, #2
 8005594:	40ac      	lsls	r4, r5
 8005596:	46a0      	mov	r8, r4
 8005598:	4026      	ands	r6, r4
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800559a:	2490      	movs	r4, #144	; 0x90
 800559c:	05e4      	lsls	r4, r4, #23
 800559e:	42a0      	cmp	r0, r4
 80055a0:	d1a5      	bne.n	80054ee <HAL_GPIO_DeInit+0x22>
 80055a2:	2500      	movs	r5, #0
 80055a4:	e7af      	b.n	8005506 <HAL_GPIO_DeInit+0x3a>
  }
}
 80055a6:	b003      	add	sp, #12
 80055a8:	bcf0      	pop	{r4, r5, r6, r7}
 80055aa:	46bb      	mov	fp, r7
 80055ac:	46b2      	mov	sl, r6
 80055ae:	46a9      	mov	r9, r5
 80055b0:	46a0      	mov	r8, r4
 80055b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80055b4:	464c      	mov	r4, r9
 80055b6:	40ac      	lsls	r4, r5
 80055b8:	0025      	movs	r5, r4
 80055ba:	e7a4      	b.n	8005506 <HAL_GPIO_DeInit+0x3a>
 80055bc:	2402      	movs	r4, #2
 80055be:	40ac      	lsls	r4, r5
 80055c0:	0025      	movs	r5, r4
 80055c2:	e7a0      	b.n	8005506 <HAL_GPIO_DeInit+0x3a>
 80055c4:	465c      	mov	r4, fp
 80055c6:	40ac      	lsls	r4, r5
 80055c8:	0025      	movs	r5, r4
 80055ca:	e79c      	b.n	8005506 <HAL_GPIO_DeInit+0x3a>
 80055cc:	40010400 	.word	0x40010400
 80055d0:	48000400 	.word	0x48000400
 80055d4:	48000800 	.word	0x48000800
 80055d8:	48000c00 	.word	0x48000c00
 80055dc:	40010000 	.word	0x40010000

080055e0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80055e0:	2a00      	cmp	r2, #0
 80055e2:	d001      	beq.n	80055e8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80055e4:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80055e6:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80055e8:	6281      	str	r1, [r0, #40]	; 0x28
}
 80055ea:	e7fc      	b.n	80055e6 <HAL_GPIO_WritePin+0x6>

080055ec <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80055ec:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80055ee:	0013      	movs	r3, r2
 80055f0:	400b      	ands	r3, r1
 80055f2:	041b      	lsls	r3, r3, #16
 80055f4:	4391      	bics	r1, r2
 80055f6:	4319      	orrs	r1, r3
 80055f8:	6181      	str	r1, [r0, #24]
}
 80055fa:	4770      	bx	lr

080055fc <HAL_MspInit>:
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{
 __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055fc:	2201      	movs	r2, #1
 80055fe:	4b0a      	ldr	r3, [pc, #40]	; (8005628 <HAL_MspInit+0x2c>)
{
 8005600:	b082      	sub	sp, #8
 __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005602:	6999      	ldr	r1, [r3, #24]
 8005604:	4311      	orrs	r1, r2
 8005606:	6199      	str	r1, [r3, #24]
 8005608:	6999      	ldr	r1, [r3, #24]
 800560a:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 800560c:	2180      	movs	r1, #128	; 0x80
 __HAL_RCC_SYSCFG_CLK_ENABLE();
 800560e:	9200      	str	r2, [sp, #0]
 8005610:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005612:	69da      	ldr	r2, [r3, #28]
 8005614:	0549      	lsls	r1, r1, #21
 8005616:	430a      	orrs	r2, r1
 8005618:	61da      	str	r2, [r3, #28]
 800561a:	69db      	ldr	r3, [r3, #28]
 800561c:	400b      	ands	r3, r1
 800561e:	9301      	str	r3, [sp, #4]
 8005620:	9b01      	ldr	r3, [sp, #4]
}
 8005622:	b002      	add	sp, #8
 8005624:	4770      	bx	lr
 8005626:	46c0      	nop			; (mov r8, r8)
 8005628:	40021000 	.word	0x40021000

0800562c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800562c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800562e:	46ce      	mov	lr, r9
 8005630:	4647      	mov	r7, r8
 8005632:	b580      	push	{r7, lr}
 8005634:	0004      	movs	r4, r0
 8005636:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005638:	2800      	cmp	r0, #0
 800563a:	d100      	bne.n	800563e <HAL_RCC_OscConfig+0x12>
 800563c:	e0ed      	b.n	800581a <HAL_RCC_OscConfig+0x1ee>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800563e:	6803      	ldr	r3, [r0, #0]
 8005640:	07da      	lsls	r2, r3, #31
 8005642:	d52f      	bpl.n	80056a4 <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005644:	210c      	movs	r1, #12
 8005646:	48c2      	ldr	r0, [pc, #776]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 8005648:	6842      	ldr	r2, [r0, #4]
 800564a:	400a      	ands	r2, r1
 800564c:	2a04      	cmp	r2, #4
 800564e:	d100      	bne.n	8005652 <HAL_RCC_OscConfig+0x26>
 8005650:	e105      	b.n	800585e <HAL_RCC_OscConfig+0x232>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005652:	6842      	ldr	r2, [r0, #4]
 8005654:	4011      	ands	r1, r2
 8005656:	2908      	cmp	r1, #8
 8005658:	d100      	bne.n	800565c <HAL_RCC_OscConfig+0x30>
 800565a:	e0f7      	b.n	800584c <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800565c:	6863      	ldr	r3, [r4, #4]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d100      	bne.n	8005664 <HAL_RCC_OscConfig+0x38>
 8005662:	e106      	b.n	8005872 <HAL_RCC_OscConfig+0x246>
 8005664:	2b00      	cmp	r3, #0
 8005666:	d100      	bne.n	800566a <HAL_RCC_OscConfig+0x3e>
 8005668:	e128      	b.n	80058bc <HAL_RCC_OscConfig+0x290>
 800566a:	2b05      	cmp	r3, #5
 800566c:	d100      	bne.n	8005670 <HAL_RCC_OscConfig+0x44>
 800566e:	e22c      	b.n	8005aca <HAL_RCC_OscConfig+0x49e>
 8005670:	4bb7      	ldr	r3, [pc, #732]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 8005672:	49b8      	ldr	r1, [pc, #736]	; (8005954 <HAL_RCC_OscConfig+0x328>)
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	400a      	ands	r2, r1
 8005678:	601a      	str	r2, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	49b6      	ldr	r1, [pc, #728]	; (8005958 <HAL_RCC_OscConfig+0x32c>)
 800567e:	400a      	ands	r2, r1
 8005680:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005682:	f7ff fb75 	bl	8004d70 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005686:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8005688:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800568a:	4fb1      	ldr	r7, [pc, #708]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 800568c:	02b6      	lsls	r6, r6, #10
 800568e:	e005      	b.n	800569c <HAL_RCC_OscConfig+0x70>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005690:	f7ff fb6e 	bl	8004d70 <HAL_GetTick>
 8005694:	1b40      	subs	r0, r0, r5
 8005696:	2864      	cmp	r0, #100	; 0x64
 8005698:	d900      	bls.n	800569c <HAL_RCC_OscConfig+0x70>
 800569a:	e10d      	b.n	80058b8 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	4233      	tst	r3, r6
 80056a0:	d0f6      	beq.n	8005690 <HAL_RCC_OscConfig+0x64>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	079a      	lsls	r2, r3, #30
 80056a6:	d529      	bpl.n	80056fc <HAL_RCC_OscConfig+0xd0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80056a8:	220c      	movs	r2, #12
 80056aa:	49a9      	ldr	r1, [pc, #676]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 80056ac:	6848      	ldr	r0, [r1, #4]
 80056ae:	4202      	tst	r2, r0
 80056b0:	d100      	bne.n	80056b4 <HAL_RCC_OscConfig+0x88>
 80056b2:	e0ab      	b.n	800580c <HAL_RCC_OscConfig+0x1e0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80056b4:	6848      	ldr	r0, [r1, #4]
 80056b6:	4002      	ands	r2, r0
 80056b8:	2a08      	cmp	r2, #8
 80056ba:	d100      	bne.n	80056be <HAL_RCC_OscConfig+0x92>
 80056bc:	e09d      	b.n	80057fa <HAL_RCC_OscConfig+0x1ce>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056be:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056c0:	4da3      	ldr	r5, [pc, #652]	; (8005950 <HAL_RCC_OscConfig+0x324>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d100      	bne.n	80056c8 <HAL_RCC_OscConfig+0x9c>
 80056c6:	e130      	b.n	800592a <HAL_RCC_OscConfig+0x2fe>
        __HAL_RCC_HSI_ENABLE();
 80056c8:	2201      	movs	r2, #1
 80056ca:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056cc:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 80056ce:	4313      	orrs	r3, r2
 80056d0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80056d2:	f7ff fb4d 	bl	8004d70 <HAL_GetTick>
 80056d6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056d8:	e005      	b.n	80056e6 <HAL_RCC_OscConfig+0xba>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056da:	f7ff fb49 	bl	8004d70 <HAL_GetTick>
 80056de:	1b80      	subs	r0, r0, r6
 80056e0:	2802      	cmp	r0, #2
 80056e2:	d900      	bls.n	80056e6 <HAL_RCC_OscConfig+0xba>
 80056e4:	e0e8      	b.n	80058b8 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056e6:	682b      	ldr	r3, [r5, #0]
 80056e8:	421f      	tst	r7, r3
 80056ea:	d0f6      	beq.n	80056da <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056ec:	21f8      	movs	r1, #248	; 0xf8
 80056ee:	682a      	ldr	r2, [r5, #0]
 80056f0:	6923      	ldr	r3, [r4, #16]
 80056f2:	438a      	bics	r2, r1
 80056f4:	00db      	lsls	r3, r3, #3
 80056f6:	4313      	orrs	r3, r2
 80056f8:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056fa:	6823      	ldr	r3, [r4, #0]
 80056fc:	071a      	lsls	r2, r3, #28
 80056fe:	d42d      	bmi.n	800575c <HAL_RCC_OscConfig+0x130>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005700:	075a      	lsls	r2, r3, #29
 8005702:	d544      	bpl.n	800578e <HAL_RCC_OscConfig+0x162>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005704:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8005706:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005708:	4b91      	ldr	r3, [pc, #580]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 800570a:	0552      	lsls	r2, r2, #21
 800570c:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 800570e:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005710:	4211      	tst	r1, r2
 8005712:	d108      	bne.n	8005726 <HAL_RCC_OscConfig+0xfa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005714:	69d9      	ldr	r1, [r3, #28]
 8005716:	4311      	orrs	r1, r2
 8005718:	61d9      	str	r1, [r3, #28]
 800571a:	69db      	ldr	r3, [r3, #28]
 800571c:	401a      	ands	r2, r3
 800571e:	9201      	str	r2, [sp, #4]
 8005720:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005722:	2301      	movs	r3, #1
 8005724:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005726:	2780      	movs	r7, #128	; 0x80
 8005728:	4e8c      	ldr	r6, [pc, #560]	; (800595c <HAL_RCC_OscConfig+0x330>)
 800572a:	007f      	lsls	r7, r7, #1
 800572c:	6833      	ldr	r3, [r6, #0]
 800572e:	423b      	tst	r3, r7
 8005730:	d100      	bne.n	8005734 <HAL_RCC_OscConfig+0x108>
 8005732:	e0a5      	b.n	8005880 <HAL_RCC_OscConfig+0x254>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005734:	68a3      	ldr	r3, [r4, #8]
 8005736:	2b01      	cmp	r3, #1
 8005738:	d100      	bne.n	800573c <HAL_RCC_OscConfig+0x110>
 800573a:	e115      	b.n	8005968 <HAL_RCC_OscConfig+0x33c>
 800573c:	2b00      	cmp	r3, #0
 800573e:	d100      	bne.n	8005742 <HAL_RCC_OscConfig+0x116>
 8005740:	e0d5      	b.n	80058ee <HAL_RCC_OscConfig+0x2c2>
 8005742:	2b05      	cmp	r3, #5
 8005744:	d100      	bne.n	8005748 <HAL_RCC_OscConfig+0x11c>
 8005746:	e144      	b.n	80059d2 <HAL_RCC_OscConfig+0x3a6>
 8005748:	2101      	movs	r1, #1
 800574a:	4b81      	ldr	r3, [pc, #516]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 800574c:	6a1a      	ldr	r2, [r3, #32]
 800574e:	438a      	bics	r2, r1
 8005750:	621a      	str	r2, [r3, #32]
 8005752:	6a1a      	ldr	r2, [r3, #32]
 8005754:	3103      	adds	r1, #3
 8005756:	438a      	bics	r2, r1
 8005758:	621a      	str	r2, [r3, #32]
 800575a:	e109      	b.n	8005970 <HAL_RCC_OscConfig+0x344>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800575c:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 800575e:	4d7c      	ldr	r5, [pc, #496]	; (8005950 <HAL_RCC_OscConfig+0x324>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005760:	2b00      	cmp	r3, #0
 8005762:	d060      	beq.n	8005826 <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_LSI_ENABLE();
 8005764:	2201      	movs	r2, #1
 8005766:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005768:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 800576a:	4313      	orrs	r3, r2
 800576c:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 800576e:	f7ff faff 	bl	8004d70 <HAL_GetTick>
 8005772:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005774:	e005      	b.n	8005782 <HAL_RCC_OscConfig+0x156>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005776:	f7ff fafb 	bl	8004d70 <HAL_GetTick>
 800577a:	1b80      	subs	r0, r0, r6
 800577c:	2802      	cmp	r0, #2
 800577e:	d900      	bls.n	8005782 <HAL_RCC_OscConfig+0x156>
 8005780:	e09a      	b.n	80058b8 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005782:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005784:	421f      	tst	r7, r3
 8005786:	d0f6      	beq.n	8005776 <HAL_RCC_OscConfig+0x14a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005788:	6823      	ldr	r3, [r4, #0]
 800578a:	075a      	lsls	r2, r3, #29
 800578c:	d4ba      	bmi.n	8005704 <HAL_RCC_OscConfig+0xd8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800578e:	06db      	lsls	r3, r3, #27
 8005790:	d512      	bpl.n	80057b8 <HAL_RCC_OscConfig+0x18c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005792:	6963      	ldr	r3, [r4, #20]
 8005794:	2b01      	cmp	r3, #1
 8005796:	d100      	bne.n	800579a <HAL_RCC_OscConfig+0x16e>
 8005798:	e141      	b.n	8005a1e <HAL_RCC_OscConfig+0x3f2>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800579a:	3305      	adds	r3, #5
 800579c:	d000      	beq.n	80057a0 <HAL_RCC_OscConfig+0x174>
 800579e:	e0f9      	b.n	8005994 <HAL_RCC_OscConfig+0x368>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80057a0:	2104      	movs	r1, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80057a2:	20f8      	movs	r0, #248	; 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 80057a4:	4a6a      	ldr	r2, [pc, #424]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 80057a6:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80057a8:	438b      	bics	r3, r1
 80057aa:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80057ac:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80057ae:	69a3      	ldr	r3, [r4, #24]
 80057b0:	4381      	bics	r1, r0
 80057b2:	00db      	lsls	r3, r3, #3
 80057b4:	430b      	orrs	r3, r1
 80057b6:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057b8:	6a23      	ldr	r3, [r4, #32]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d01b      	beq.n	80057f6 <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057be:	220c      	movs	r2, #12
 80057c0:	4d63      	ldr	r5, [pc, #396]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 80057c2:	6869      	ldr	r1, [r5, #4]
 80057c4:	400a      	ands	r2, r1
 80057c6:	2a08      	cmp	r2, #8
 80057c8:	d100      	bne.n	80057cc <HAL_RCC_OscConfig+0x1a0>
 80057ca:	e10c      	b.n	80059e6 <HAL_RCC_OscConfig+0x3ba>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057cc:	2b02      	cmp	r3, #2
 80057ce:	d100      	bne.n	80057d2 <HAL_RCC_OscConfig+0x1a6>
 80057d0:	e143      	b.n	8005a5a <HAL_RCC_OscConfig+0x42e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057d2:	682b      	ldr	r3, [r5, #0]
 80057d4:	4a62      	ldr	r2, [pc, #392]	; (8005960 <HAL_RCC_OscConfig+0x334>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057d6:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80057d8:	4013      	ands	r3, r2
 80057da:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80057dc:	f7ff fac8 	bl	8004d70 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057e0:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 80057e2:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057e4:	e004      	b.n	80057f0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057e6:	f7ff fac3 	bl	8004d70 <HAL_GetTick>
 80057ea:	1b00      	subs	r0, r0, r4
 80057ec:	2802      	cmp	r0, #2
 80057ee:	d863      	bhi.n	80058b8 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057f0:	682b      	ldr	r3, [r5, #0]
 80057f2:	4233      	tst	r3, r6
 80057f4:	d1f7      	bne.n	80057e6 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }

  return HAL_OK;
 80057f6:	2000      	movs	r0, #0
 80057f8:	e010      	b.n	800581c <HAL_RCC_OscConfig+0x1f0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80057fa:	684a      	ldr	r2, [r1, #4]
 80057fc:	21c0      	movs	r1, #192	; 0xc0
 80057fe:	0249      	lsls	r1, r1, #9
 8005800:	400a      	ands	r2, r1
 8005802:	2180      	movs	r1, #128	; 0x80
 8005804:	0209      	lsls	r1, r1, #8
 8005806:	428a      	cmp	r2, r1
 8005808:	d000      	beq.n	800580c <HAL_RCC_OscConfig+0x1e0>
 800580a:	e758      	b.n	80056be <HAL_RCC_OscConfig+0x92>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800580c:	4a50      	ldr	r2, [pc, #320]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 800580e:	6812      	ldr	r2, [r2, #0]
 8005810:	0792      	lsls	r2, r2, #30
 8005812:	d545      	bpl.n	80058a0 <HAL_RCC_OscConfig+0x274>
 8005814:	68e2      	ldr	r2, [r4, #12]
 8005816:	2a01      	cmp	r2, #1
 8005818:	d042      	beq.n	80058a0 <HAL_RCC_OscConfig+0x274>
        return HAL_ERROR;
 800581a:	2001      	movs	r0, #1
}
 800581c:	b003      	add	sp, #12
 800581e:	bcc0      	pop	{r6, r7}
 8005820:	46b9      	mov	r9, r7
 8005822:	46b0      	mov	r8, r6
 8005824:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 8005826:	2201      	movs	r2, #1
 8005828:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800582a:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 800582c:	4393      	bics	r3, r2
 800582e:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8005830:	f7ff fa9e 	bl	8004d70 <HAL_GetTick>
 8005834:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005836:	e004      	b.n	8005842 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005838:	f7ff fa9a 	bl	8004d70 <HAL_GetTick>
 800583c:	1b80      	subs	r0, r0, r6
 800583e:	2802      	cmp	r0, #2
 8005840:	d83a      	bhi.n	80058b8 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005842:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005844:	421f      	tst	r7, r3
 8005846:	d1f7      	bne.n	8005838 <HAL_RCC_OscConfig+0x20c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005848:	6823      	ldr	r3, [r4, #0]
 800584a:	e79e      	b.n	800578a <HAL_RCC_OscConfig+0x15e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800584c:	21c0      	movs	r1, #192	; 0xc0
 800584e:	6842      	ldr	r2, [r0, #4]
 8005850:	0249      	lsls	r1, r1, #9
 8005852:	400a      	ands	r2, r1
 8005854:	2180      	movs	r1, #128	; 0x80
 8005856:	0249      	lsls	r1, r1, #9
 8005858:	428a      	cmp	r2, r1
 800585a:	d000      	beq.n	800585e <HAL_RCC_OscConfig+0x232>
 800585c:	e6fe      	b.n	800565c <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800585e:	4a3c      	ldr	r2, [pc, #240]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 8005860:	6812      	ldr	r2, [r2, #0]
 8005862:	0392      	lsls	r2, r2, #14
 8005864:	d400      	bmi.n	8005868 <HAL_RCC_OscConfig+0x23c>
 8005866:	e71d      	b.n	80056a4 <HAL_RCC_OscConfig+0x78>
 8005868:	6862      	ldr	r2, [r4, #4]
 800586a:	2a00      	cmp	r2, #0
 800586c:	d000      	beq.n	8005870 <HAL_RCC_OscConfig+0x244>
 800586e:	e719      	b.n	80056a4 <HAL_RCC_OscConfig+0x78>
 8005870:	e7d3      	b.n	800581a <HAL_RCC_OscConfig+0x1ee>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005872:	2380      	movs	r3, #128	; 0x80
 8005874:	4a36      	ldr	r2, [pc, #216]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 8005876:	025b      	lsls	r3, r3, #9
 8005878:	6811      	ldr	r1, [r2, #0]
 800587a:	430b      	orrs	r3, r1
 800587c:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800587e:	e700      	b.n	8005682 <HAL_RCC_OscConfig+0x56>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005880:	6833      	ldr	r3, [r6, #0]
 8005882:	433b      	orrs	r3, r7
 8005884:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005886:	f7ff fa73 	bl	8004d70 <HAL_GetTick>
 800588a:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800588c:	e004      	b.n	8005898 <HAL_RCC_OscConfig+0x26c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800588e:	f7ff fa6f 	bl	8004d70 <HAL_GetTick>
 8005892:	1b40      	subs	r0, r0, r5
 8005894:	2864      	cmp	r0, #100	; 0x64
 8005896:	d80f      	bhi.n	80058b8 <HAL_RCC_OscConfig+0x28c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005898:	6833      	ldr	r3, [r6, #0]
 800589a:	423b      	tst	r3, r7
 800589c:	d0f7      	beq.n	800588e <HAL_RCC_OscConfig+0x262>
 800589e:	e749      	b.n	8005734 <HAL_RCC_OscConfig+0x108>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058a0:	25f8      	movs	r5, #248	; 0xf8
 80058a2:	482b      	ldr	r0, [pc, #172]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 80058a4:	6922      	ldr	r2, [r4, #16]
 80058a6:	6801      	ldr	r1, [r0, #0]
 80058a8:	00d2      	lsls	r2, r2, #3
 80058aa:	43a9      	bics	r1, r5
 80058ac:	430a      	orrs	r2, r1
 80058ae:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058b0:	071a      	lsls	r2, r3, #28
 80058b2:	d400      	bmi.n	80058b6 <HAL_RCC_OscConfig+0x28a>
 80058b4:	e724      	b.n	8005700 <HAL_RCC_OscConfig+0xd4>
 80058b6:	e751      	b.n	800575c <HAL_RCC_OscConfig+0x130>
            return HAL_TIMEOUT;
 80058b8:	2003      	movs	r0, #3
 80058ba:	e7af      	b.n	800581c <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058bc:	4d24      	ldr	r5, [pc, #144]	; (8005950 <HAL_RCC_OscConfig+0x324>)
 80058be:	4a25      	ldr	r2, [pc, #148]	; (8005954 <HAL_RCC_OscConfig+0x328>)
 80058c0:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058c2:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058c4:	4013      	ands	r3, r2
 80058c6:	602b      	str	r3, [r5, #0]
 80058c8:	682b      	ldr	r3, [r5, #0]
 80058ca:	4a23      	ldr	r2, [pc, #140]	; (8005958 <HAL_RCC_OscConfig+0x32c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058cc:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058ce:	4013      	ands	r3, r2
 80058d0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80058d2:	f7ff fa4d 	bl	8004d70 <HAL_GetTick>
 80058d6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058d8:	e004      	b.n	80058e4 <HAL_RCC_OscConfig+0x2b8>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058da:	f7ff fa49 	bl	8004d70 <HAL_GetTick>
 80058de:	1b80      	subs	r0, r0, r6
 80058e0:	2864      	cmp	r0, #100	; 0x64
 80058e2:	d8e9      	bhi.n	80058b8 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058e4:	682b      	ldr	r3, [r5, #0]
 80058e6:	423b      	tst	r3, r7
 80058e8:	d1f7      	bne.n	80058da <HAL_RCC_OscConfig+0x2ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058ea:	6823      	ldr	r3, [r4, #0]
 80058ec:	e6da      	b.n	80056a4 <HAL_RCC_OscConfig+0x78>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058ee:	2201      	movs	r2, #1
 80058f0:	4e17      	ldr	r6, [pc, #92]	; (8005950 <HAL_RCC_OscConfig+0x324>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058f2:	4d1c      	ldr	r5, [pc, #112]	; (8005964 <HAL_RCC_OscConfig+0x338>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058f4:	6a33      	ldr	r3, [r6, #32]
 80058f6:	4393      	bics	r3, r2
 80058f8:	6233      	str	r3, [r6, #32]
 80058fa:	6a33      	ldr	r3, [r6, #32]
 80058fc:	3203      	adds	r2, #3
 80058fe:	4393      	bics	r3, r2
 8005900:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 8005902:	f7ff fa35 	bl	8004d70 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005906:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 8005908:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800590a:	4698      	mov	r8, r3
 800590c:	e004      	b.n	8005918 <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800590e:	f7ff fa2f 	bl	8004d70 <HAL_GetTick>
 8005912:	1bc0      	subs	r0, r0, r7
 8005914:	42a8      	cmp	r0, r5
 8005916:	d8cf      	bhi.n	80058b8 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005918:	4642      	mov	r2, r8
 800591a:	6a33      	ldr	r3, [r6, #32]
 800591c:	421a      	tst	r2, r3
 800591e:	d1f6      	bne.n	800590e <HAL_RCC_OscConfig+0x2e2>
    if(pwrclkchanged == SET)
 8005920:	464b      	mov	r3, r9
 8005922:	2b01      	cmp	r3, #1
 8005924:	d04e      	beq.n	80059c4 <HAL_RCC_OscConfig+0x398>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005926:	6823      	ldr	r3, [r4, #0]
 8005928:	e731      	b.n	800578e <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 800592a:	2201      	movs	r2, #1
 800592c:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800592e:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8005930:	4393      	bics	r3, r2
 8005932:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005934:	f7ff fa1c 	bl	8004d70 <HAL_GetTick>
 8005938:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800593a:	e004      	b.n	8005946 <HAL_RCC_OscConfig+0x31a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800593c:	f7ff fa18 	bl	8004d70 <HAL_GetTick>
 8005940:	1b80      	subs	r0, r0, r6
 8005942:	2802      	cmp	r0, #2
 8005944:	d8b8      	bhi.n	80058b8 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005946:	682b      	ldr	r3, [r5, #0]
 8005948:	421f      	tst	r7, r3
 800594a:	d1f7      	bne.n	800593c <HAL_RCC_OscConfig+0x310>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800594c:	6823      	ldr	r3, [r4, #0]
 800594e:	e6d5      	b.n	80056fc <HAL_RCC_OscConfig+0xd0>
 8005950:	40021000 	.word	0x40021000
 8005954:	fffeffff 	.word	0xfffeffff
 8005958:	fffbffff 	.word	0xfffbffff
 800595c:	40007000 	.word	0x40007000
 8005960:	feffffff 	.word	0xfeffffff
 8005964:	00001388 	.word	0x00001388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005968:	495e      	ldr	r1, [pc, #376]	; (8005ae4 <HAL_RCC_OscConfig+0x4b8>)
 800596a:	6a0a      	ldr	r2, [r1, #32]
 800596c:	4313      	orrs	r3, r2
 800596e:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8005970:	f7ff f9fe 	bl	8004d70 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005974:	4b5b      	ldr	r3, [pc, #364]	; (8005ae4 <HAL_RCC_OscConfig+0x4b8>)
      tickstart = HAL_GetTick();
 8005976:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005978:	4698      	mov	r8, r3
 800597a:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800597c:	4d5a      	ldr	r5, [pc, #360]	; (8005ae8 <HAL_RCC_OscConfig+0x4bc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800597e:	e004      	b.n	800598a <HAL_RCC_OscConfig+0x35e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005980:	f7ff f9f6 	bl	8004d70 <HAL_GetTick>
 8005984:	1b80      	subs	r0, r0, r6
 8005986:	42a8      	cmp	r0, r5
 8005988:	d896      	bhi.n	80058b8 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800598a:	4643      	mov	r3, r8
 800598c:	6a1b      	ldr	r3, [r3, #32]
 800598e:	421f      	tst	r7, r3
 8005990:	d0f6      	beq.n	8005980 <HAL_RCC_OscConfig+0x354>
 8005992:	e7c5      	b.n	8005920 <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_HSI14ADC_DISABLE();
 8005994:	2204      	movs	r2, #4
 8005996:	4d53      	ldr	r5, [pc, #332]	; (8005ae4 <HAL_RCC_OscConfig+0x4b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005998:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800599a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800599c:	4313      	orrs	r3, r2
 800599e:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80059a0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80059a2:	3a03      	subs	r2, #3
 80059a4:	4393      	bics	r3, r2
 80059a6:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80059a8:	f7ff f9e2 	bl	8004d70 <HAL_GetTick>
 80059ac:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80059ae:	e005      	b.n	80059bc <HAL_RCC_OscConfig+0x390>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80059b0:	f7ff f9de 	bl	8004d70 <HAL_GetTick>
 80059b4:	1b80      	subs	r0, r0, r6
 80059b6:	2802      	cmp	r0, #2
 80059b8:	d900      	bls.n	80059bc <HAL_RCC_OscConfig+0x390>
 80059ba:	e77d      	b.n	80058b8 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80059bc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80059be:	421f      	tst	r7, r3
 80059c0:	d1f6      	bne.n	80059b0 <HAL_RCC_OscConfig+0x384>
 80059c2:	e6f9      	b.n	80057b8 <HAL_RCC_OscConfig+0x18c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80059c4:	4a47      	ldr	r2, [pc, #284]	; (8005ae4 <HAL_RCC_OscConfig+0x4b8>)
 80059c6:	4949      	ldr	r1, [pc, #292]	; (8005aec <HAL_RCC_OscConfig+0x4c0>)
 80059c8:	69d3      	ldr	r3, [r2, #28]
 80059ca:	400b      	ands	r3, r1
 80059cc:	61d3      	str	r3, [r2, #28]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80059ce:	6823      	ldr	r3, [r4, #0]
 80059d0:	e6dd      	b.n	800578e <HAL_RCC_OscConfig+0x162>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059d2:	2104      	movs	r1, #4
 80059d4:	4b43      	ldr	r3, [pc, #268]	; (8005ae4 <HAL_RCC_OscConfig+0x4b8>)
 80059d6:	6a1a      	ldr	r2, [r3, #32]
 80059d8:	430a      	orrs	r2, r1
 80059da:	621a      	str	r2, [r3, #32]
 80059dc:	6a1a      	ldr	r2, [r3, #32]
 80059de:	3903      	subs	r1, #3
 80059e0:	430a      	orrs	r2, r1
 80059e2:	621a      	str	r2, [r3, #32]
 80059e4:	e7c4      	b.n	8005970 <HAL_RCC_OscConfig+0x344>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d100      	bne.n	80059ec <HAL_RCC_OscConfig+0x3c0>
 80059ea:	e716      	b.n	800581a <HAL_RCC_OscConfig+0x1ee>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80059ec:	23c0      	movs	r3, #192	; 0xc0
        pll_config  = RCC->CFGR;
 80059ee:	686a      	ldr	r2, [r5, #4]
        pll_config2 = RCC->CFGR2;
 80059f0:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80059f2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80059f4:	025b      	lsls	r3, r3, #9
        return HAL_ERROR;
 80059f6:	2001      	movs	r0, #1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80059f8:	4013      	ands	r3, r2
 80059fa:	42ab      	cmp	r3, r5
 80059fc:	d000      	beq.n	8005a00 <HAL_RCC_OscConfig+0x3d4>
 80059fe:	e70d      	b.n	800581c <HAL_RCC_OscConfig+0x1f0>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005a00:	230f      	movs	r3, #15
 8005a02:	400b      	ands	r3, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a04:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005a06:	428b      	cmp	r3, r1
 8005a08:	d000      	beq.n	8005a0c <HAL_RCC_OscConfig+0x3e0>
 8005a0a:	e707      	b.n	800581c <HAL_RCC_OscConfig+0x1f0>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005a0c:	20f0      	movs	r0, #240	; 0xf0
 8005a0e:	0380      	lsls	r0, r0, #14
 8005a10:	4002      	ands	r2, r0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005a12:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005a14:	1a10      	subs	r0, r2, r0
 8005a16:	1e43      	subs	r3, r0, #1
 8005a18:	4198      	sbcs	r0, r3
  return HAL_OK;
 8005a1a:	b2c0      	uxtb	r0, r0
 8005a1c:	e6fe      	b.n	800581c <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSI14ADC_DISABLE();
 8005a1e:	2104      	movs	r1, #4
 8005a20:	4d30      	ldr	r5, [pc, #192]	; (8005ae4 <HAL_RCC_OscConfig+0x4b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005a22:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8005a24:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8005a26:	430a      	orrs	r2, r1
 8005a28:	636a      	str	r2, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8005a2a:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8005a30:	f7ff f99e 	bl	8004d70 <HAL_GetTick>
 8005a34:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005a36:	e005      	b.n	8005a44 <HAL_RCC_OscConfig+0x418>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005a38:	f7ff f99a 	bl	8004d70 <HAL_GetTick>
 8005a3c:	1b80      	subs	r0, r0, r6
 8005a3e:	2802      	cmp	r0, #2
 8005a40:	d900      	bls.n	8005a44 <HAL_RCC_OscConfig+0x418>
 8005a42:	e739      	b.n	80058b8 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005a44:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8005a46:	421f      	tst	r7, r3
 8005a48:	d0f6      	beq.n	8005a38 <HAL_RCC_OscConfig+0x40c>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005a4a:	21f8      	movs	r1, #248	; 0xf8
 8005a4c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8005a4e:	69a3      	ldr	r3, [r4, #24]
 8005a50:	438a      	bics	r2, r1
 8005a52:	00db      	lsls	r3, r3, #3
 8005a54:	4313      	orrs	r3, r2
 8005a56:	636b      	str	r3, [r5, #52]	; 0x34
 8005a58:	e6ae      	b.n	80057b8 <HAL_RCC_OscConfig+0x18c>
        __HAL_RCC_PLL_DISABLE();
 8005a5a:	682b      	ldr	r3, [r5, #0]
 8005a5c:	4a24      	ldr	r2, [pc, #144]	; (8005af0 <HAL_RCC_OscConfig+0x4c4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a5e:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8005a60:	4013      	ands	r3, r2
 8005a62:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005a64:	f7ff f984 	bl	8004d70 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a68:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8005a6a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a6c:	e005      	b.n	8005a7a <HAL_RCC_OscConfig+0x44e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a6e:	f7ff f97f 	bl	8004d70 <HAL_GetTick>
 8005a72:	1b80      	subs	r0, r0, r6
 8005a74:	2802      	cmp	r0, #2
 8005a76:	d900      	bls.n	8005a7a <HAL_RCC_OscConfig+0x44e>
 8005a78:	e71e      	b.n	80058b8 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a7a:	682b      	ldr	r3, [r5, #0]
 8005a7c:	423b      	tst	r3, r7
 8005a7e:	d1f6      	bne.n	8005a6e <HAL_RCC_OscConfig+0x442>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a80:	220f      	movs	r2, #15
 8005a82:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005a84:	4e17      	ldr	r6, [pc, #92]	; (8005ae4 <HAL_RCC_OscConfig+0x4b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a86:	4393      	bics	r3, r2
 8005a88:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	62eb      	str	r3, [r5, #44]	; 0x2c
 8005a8e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005a90:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005a92:	686a      	ldr	r2, [r5, #4]
 8005a94:	430b      	orrs	r3, r1
 8005a96:	4917      	ldr	r1, [pc, #92]	; (8005af4 <HAL_RCC_OscConfig+0x4c8>)
 8005a98:	400a      	ands	r2, r1
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8005a9e:	2380      	movs	r3, #128	; 0x80
 8005aa0:	682a      	ldr	r2, [r5, #0]
 8005aa2:	045b      	lsls	r3, r3, #17
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005aa8:	f7ff f962 	bl	8004d70 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005aac:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8005aae:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005ab0:	04ad      	lsls	r5, r5, #18
 8005ab2:	e005      	b.n	8005ac0 <HAL_RCC_OscConfig+0x494>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ab4:	f7ff f95c 	bl	8004d70 <HAL_GetTick>
 8005ab8:	1b00      	subs	r0, r0, r4
 8005aba:	2802      	cmp	r0, #2
 8005abc:	d900      	bls.n	8005ac0 <HAL_RCC_OscConfig+0x494>
 8005abe:	e6fb      	b.n	80058b8 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005ac0:	6833      	ldr	r3, [r6, #0]
 8005ac2:	422b      	tst	r3, r5
 8005ac4:	d0f6      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x488>
  return HAL_OK;
 8005ac6:	2000      	movs	r0, #0
 8005ac8:	e6a8      	b.n	800581c <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005aca:	2280      	movs	r2, #128	; 0x80
 8005acc:	4b05      	ldr	r3, [pc, #20]	; (8005ae4 <HAL_RCC_OscConfig+0x4b8>)
 8005ace:	02d2      	lsls	r2, r2, #11
 8005ad0:	6819      	ldr	r1, [r3, #0]
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	601a      	str	r2, [r3, #0]
 8005ad6:	2280      	movs	r2, #128	; 0x80
 8005ad8:	6819      	ldr	r1, [r3, #0]
 8005ada:	0252      	lsls	r2, r2, #9
 8005adc:	430a      	orrs	r2, r1
 8005ade:	601a      	str	r2, [r3, #0]
 8005ae0:	e5cf      	b.n	8005682 <HAL_RCC_OscConfig+0x56>
 8005ae2:	46c0      	nop			; (mov r8, r8)
 8005ae4:	40021000 	.word	0x40021000
 8005ae8:	00001388 	.word	0x00001388
 8005aec:	efffffff 	.word	0xefffffff
 8005af0:	feffffff 	.word	0xfeffffff
 8005af4:	ffc27fff 	.word	0xffc27fff

08005af8 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005af8:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8005afa:	4a0b      	ldr	r2, [pc, #44]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x30>)
{
 8005afc:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8005afe:	6854      	ldr	r4, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8005b00:	4023      	ands	r3, r4
 8005b02:	2b08      	cmp	r3, #8
 8005b04:	d001      	beq.n	8005b0a <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005b06:	4809      	ldr	r0, [pc, #36]	; (8005b2c <HAL_RCC_GetSysClockFreq+0x34>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8005b08:	bd70      	pop	{r4, r5, r6, pc}
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005b0a:	250f      	movs	r5, #15
 8005b0c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005b0e:	4a08      	ldr	r2, [pc, #32]	; (8005b30 <HAL_RCC_GetSysClockFreq+0x38>)
 8005b10:	402b      	ands	r3, r5
 8005b12:	5cd1      	ldrb	r1, [r2, r3]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b14:	4805      	ldr	r0, [pc, #20]	; (8005b2c <HAL_RCC_GetSysClockFreq+0x34>)
 8005b16:	f7fa faf7 	bl	8000108 <__udivsi3>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005b1a:	0ca4      	lsrs	r4, r4, #18
 8005b1c:	4b05      	ldr	r3, [pc, #20]	; (8005b34 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005b1e:	402c      	ands	r4, r5
 8005b20:	5d1b      	ldrb	r3, [r3, r4]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b22:	4358      	muls	r0, r3
 8005b24:	e7f0      	b.n	8005b08 <HAL_RCC_GetSysClockFreq+0x10>
 8005b26:	46c0      	nop			; (mov r8, r8)
 8005b28:	40021000 	.word	0x40021000
 8005b2c:	007a1200 	.word	0x007a1200
 8005b30:	08008240 	.word	0x08008240
 8005b34:	08008230 	.word	0x08008230

08005b38 <HAL_RCC_ClockConfig>:
{
 8005b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b3a:	46ce      	mov	lr, r9
 8005b3c:	4647      	mov	r7, r8
 8005b3e:	0004      	movs	r4, r0
 8005b40:	000d      	movs	r5, r1
 8005b42:	b580      	push	{r7, lr}
  if(RCC_ClkInitStruct == NULL)
 8005b44:	2800      	cmp	r0, #0
 8005b46:	d00d      	beq.n	8005b64 <HAL_RCC_ClockConfig+0x2c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b48:	2301      	movs	r3, #1
 8005b4a:	493b      	ldr	r1, [pc, #236]	; (8005c38 <HAL_RCC_ClockConfig+0x100>)
 8005b4c:	680a      	ldr	r2, [r1, #0]
 8005b4e:	401a      	ands	r2, r3
 8005b50:	42aa      	cmp	r2, r5
 8005b52:	d20c      	bcs.n	8005b6e <HAL_RCC_ClockConfig+0x36>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b54:	680a      	ldr	r2, [r1, #0]
 8005b56:	439a      	bics	r2, r3
 8005b58:	432a      	orrs	r2, r5
 8005b5a:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b5c:	680a      	ldr	r2, [r1, #0]
 8005b5e:	4013      	ands	r3, r2
 8005b60:	42ab      	cmp	r3, r5
 8005b62:	d004      	beq.n	8005b6e <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 8005b64:	2001      	movs	r0, #1
}
 8005b66:	bcc0      	pop	{r6, r7}
 8005b68:	46b9      	mov	r9, r7
 8005b6a:	46b0      	mov	r8, r6
 8005b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b6e:	6823      	ldr	r3, [r4, #0]
 8005b70:	079a      	lsls	r2, r3, #30
 8005b72:	d50e      	bpl.n	8005b92 <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b74:	075a      	lsls	r2, r3, #29
 8005b76:	d505      	bpl.n	8005b84 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005b78:	22e0      	movs	r2, #224	; 0xe0
 8005b7a:	4930      	ldr	r1, [pc, #192]	; (8005c3c <HAL_RCC_ClockConfig+0x104>)
 8005b7c:	00d2      	lsls	r2, r2, #3
 8005b7e:	6848      	ldr	r0, [r1, #4]
 8005b80:	4302      	orrs	r2, r0
 8005b82:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b84:	20f0      	movs	r0, #240	; 0xf0
 8005b86:	492d      	ldr	r1, [pc, #180]	; (8005c3c <HAL_RCC_ClockConfig+0x104>)
 8005b88:	684a      	ldr	r2, [r1, #4]
 8005b8a:	4382      	bics	r2, r0
 8005b8c:	68a0      	ldr	r0, [r4, #8]
 8005b8e:	4302      	orrs	r2, r0
 8005b90:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b92:	07db      	lsls	r3, r3, #31
 8005b94:	d522      	bpl.n	8005bdc <HAL_RCC_ClockConfig+0xa4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b96:	4b29      	ldr	r3, [pc, #164]	; (8005c3c <HAL_RCC_ClockConfig+0x104>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b98:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b9a:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b9c:	2a01      	cmp	r2, #1
 8005b9e:	d046      	beq.n	8005c2e <HAL_RCC_ClockConfig+0xf6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ba0:	2a02      	cmp	r2, #2
 8005ba2:	d041      	beq.n	8005c28 <HAL_RCC_ClockConfig+0xf0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ba4:	079b      	lsls	r3, r3, #30
 8005ba6:	d5dd      	bpl.n	8005b64 <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ba8:	2103      	movs	r1, #3
 8005baa:	4e24      	ldr	r6, [pc, #144]	; (8005c3c <HAL_RCC_ClockConfig+0x104>)
 8005bac:	6873      	ldr	r3, [r6, #4]
 8005bae:	438b      	bics	r3, r1
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8005bb4:	f7ff f8dc 	bl	8004d70 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bb8:	230c      	movs	r3, #12
 8005bba:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bbc:	4b20      	ldr	r3, [pc, #128]	; (8005c40 <HAL_RCC_ClockConfig+0x108>)
    tickstart = HAL_GetTick();
 8005bbe:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bc0:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bc2:	e004      	b.n	8005bce <HAL_RCC_ClockConfig+0x96>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bc4:	f7ff f8d4 	bl	8004d70 <HAL_GetTick>
 8005bc8:	1bc0      	subs	r0, r0, r7
 8005bca:	4548      	cmp	r0, r9
 8005bcc:	d832      	bhi.n	8005c34 <HAL_RCC_ClockConfig+0xfc>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bce:	4643      	mov	r3, r8
 8005bd0:	6872      	ldr	r2, [r6, #4]
 8005bd2:	401a      	ands	r2, r3
 8005bd4:	6863      	ldr	r3, [r4, #4]
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d1f3      	bne.n	8005bc4 <HAL_RCC_ClockConfig+0x8c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005bdc:	2101      	movs	r1, #1
 8005bde:	4a16      	ldr	r2, [pc, #88]	; (8005c38 <HAL_RCC_ClockConfig+0x100>)
 8005be0:	6813      	ldr	r3, [r2, #0]
 8005be2:	400b      	ands	r3, r1
 8005be4:	42ab      	cmp	r3, r5
 8005be6:	d905      	bls.n	8005bf4 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005be8:	6813      	ldr	r3, [r2, #0]
 8005bea:	438b      	bics	r3, r1
 8005bec:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bee:	6813      	ldr	r3, [r2, #0]
 8005bf0:	4219      	tst	r1, r3
 8005bf2:	d1b7      	bne.n	8005b64 <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bf4:	6823      	ldr	r3, [r4, #0]
 8005bf6:	075b      	lsls	r3, r3, #29
 8005bf8:	d506      	bpl.n	8005c08 <HAL_RCC_ClockConfig+0xd0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005bfa:	4a10      	ldr	r2, [pc, #64]	; (8005c3c <HAL_RCC_ClockConfig+0x104>)
 8005bfc:	4911      	ldr	r1, [pc, #68]	; (8005c44 <HAL_RCC_ClockConfig+0x10c>)
 8005bfe:	6853      	ldr	r3, [r2, #4]
 8005c00:	400b      	ands	r3, r1
 8005c02:	68e1      	ldr	r1, [r4, #12]
 8005c04:	430b      	orrs	r3, r1
 8005c06:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005c08:	f7ff ff76 	bl	8005af8 <HAL_RCC_GetSysClockFreq>
 8005c0c:	4b0b      	ldr	r3, [pc, #44]	; (8005c3c <HAL_RCC_ClockConfig+0x104>)
 8005c0e:	4a0e      	ldr	r2, [pc, #56]	; (8005c48 <HAL_RCC_ClockConfig+0x110>)
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	061b      	lsls	r3, r3, #24
 8005c14:	0f1b      	lsrs	r3, r3, #28
 8005c16:	5cd3      	ldrb	r3, [r2, r3]
 8005c18:	40d8      	lsrs	r0, r3
 8005c1a:	4b0c      	ldr	r3, [pc, #48]	; (8005c4c <HAL_RCC_ClockConfig+0x114>)
 8005c1c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8005c1e:	2003      	movs	r0, #3
 8005c20:	f000 fa3c 	bl	800609c <HAL_InitTick>
  return HAL_OK;
 8005c24:	2000      	movs	r0, #0
 8005c26:	e79e      	b.n	8005b66 <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c28:	019b      	lsls	r3, r3, #6
 8005c2a:	d4bd      	bmi.n	8005ba8 <HAL_RCC_ClockConfig+0x70>
 8005c2c:	e79a      	b.n	8005b64 <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c2e:	039b      	lsls	r3, r3, #14
 8005c30:	d4ba      	bmi.n	8005ba8 <HAL_RCC_ClockConfig+0x70>
 8005c32:	e797      	b.n	8005b64 <HAL_RCC_ClockConfig+0x2c>
        return HAL_TIMEOUT;
 8005c34:	2003      	movs	r0, #3
 8005c36:	e796      	b.n	8005b66 <HAL_RCC_ClockConfig+0x2e>
 8005c38:	40022000 	.word	0x40022000
 8005c3c:	40021000 	.word	0x40021000
 8005c40:	00001388 	.word	0x00001388
 8005c44:	fffff8ff 	.word	0xfffff8ff
 8005c48:	08008254 	.word	0x08008254
 8005c4c:	2000013c 	.word	0x2000013c

08005c50 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005c50:	4b04      	ldr	r3, [pc, #16]	; (8005c64 <HAL_RCC_GetPCLK1Freq+0x14>)
 8005c52:	4a05      	ldr	r2, [pc, #20]	; (8005c68 <HAL_RCC_GetPCLK1Freq+0x18>)
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	055b      	lsls	r3, r3, #21
 8005c58:	0f5b      	lsrs	r3, r3, #29
 8005c5a:	5cd3      	ldrb	r3, [r2, r3]
 8005c5c:	4a03      	ldr	r2, [pc, #12]	; (8005c6c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005c5e:	6810      	ldr	r0, [r2, #0]
 8005c60:	40d8      	lsrs	r0, r3
}    
 8005c62:	4770      	bx	lr
 8005c64:	40021000 	.word	0x40021000
 8005c68:	08008264 	.word	0x08008264
 8005c6c:	2000013c 	.word	0x2000013c

08005c70 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8005c70:	2307      	movs	r3, #7
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005c72:	2203      	movs	r2, #3
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8005c74:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005c76:	4b0a      	ldr	r3, [pc, #40]	; (8005ca0 <HAL_RCC_GetClockConfig+0x30>)
{
 8005c78:	b510      	push	{r4, lr}
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005c7a:	685c      	ldr	r4, [r3, #4]
 8005c7c:	4022      	ands	r2, r4
 8005c7e:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8005c80:	22f0      	movs	r2, #240	; 0xf0
 8005c82:	685c      	ldr	r4, [r3, #4]
 8005c84:	4022      	ands	r2, r4
 8005c86:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8005c88:	22e0      	movs	r2, #224	; 0xe0
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	00d2      	lsls	r2, r2, #3
 8005c8e:	4013      	ands	r3, r2
 8005c90:	60c3      	str	r3, [r0, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8005c92:	4b04      	ldr	r3, [pc, #16]	; (8005ca4 <HAL_RCC_GetClockConfig+0x34>)
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	2301      	movs	r3, #1
 8005c98:	4013      	ands	r3, r2
 8005c9a:	600b      	str	r3, [r1, #0]
}
 8005c9c:	bd10      	pop	{r4, pc}
 8005c9e:	46c0      	nop			; (mov r8, r8)
 8005ca0:	40021000 	.word	0x40021000
 8005ca4:	40022000 	.word	0x40022000

08005ca8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005caa:	46ce      	mov	lr, r9
 8005cac:	4647      	mov	r7, r8
 8005cae:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005cb0:	6803      	ldr	r3, [r0, #0]
{
 8005cb2:	0004      	movs	r4, r0
 8005cb4:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005cb6:	03da      	lsls	r2, r3, #15
 8005cb8:	d530      	bpl.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x74>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cba:	2280      	movs	r2, #128	; 0x80
 8005cbc:	4b43      	ldr	r3, [pc, #268]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8005cbe:	0552      	lsls	r2, r2, #21
 8005cc0:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8005cc2:	2700      	movs	r7, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cc4:	4211      	tst	r1, r2
 8005cc6:	d041      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cc8:	2680      	movs	r6, #128	; 0x80
 8005cca:	4d41      	ldr	r5, [pc, #260]	; (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8005ccc:	0076      	lsls	r6, r6, #1
 8005cce:	682b      	ldr	r3, [r5, #0]
 8005cd0:	4233      	tst	r3, r6
 8005cd2:	d049      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0xc0>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005cd4:	4d3d      	ldr	r5, [pc, #244]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8005cd6:	22c0      	movs	r2, #192	; 0xc0
 8005cd8:	6a2b      	ldr	r3, [r5, #32]
 8005cda:	0092      	lsls	r2, r2, #2
 8005cdc:	0018      	movs	r0, r3
 8005cde:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ce0:	4213      	tst	r3, r2
 8005ce2:	d063      	beq.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x104>
 8005ce4:	6861      	ldr	r1, [r4, #4]
 8005ce6:	400a      	ands	r2, r1
 8005ce8:	4282      	cmp	r2, r0
 8005cea:	d00e      	beq.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005cec:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005cee:	6a28      	ldr	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8005cf0:	6a2e      	ldr	r6, [r5, #32]
 8005cf2:	0252      	lsls	r2, r2, #9
 8005cf4:	4332      	orrs	r2, r6
 8005cf6:	622a      	str	r2, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005cf8:	6a2a      	ldr	r2, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005cfa:	4b36      	ldr	r3, [pc, #216]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005cfc:	4e36      	ldr	r6, [pc, #216]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005cfe:	4003      	ands	r3, r0
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d00:	4032      	ands	r2, r6
 8005d02:	622a      	str	r2, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005d04:	622b      	str	r3, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005d06:	07c3      	lsls	r3, r0, #31
 8005d08:	d43f      	bmi.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d0a:	4a30      	ldr	r2, [pc, #192]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8005d0c:	4831      	ldr	r0, [pc, #196]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8005d0e:	6a13      	ldr	r3, [r2, #32]
 8005d10:	4003      	ands	r3, r0
 8005d12:	430b      	orrs	r3, r1
 8005d14:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005d16:	2f01      	cmp	r7, #1
 8005d18:	d051      	beq.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x116>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d1a:	6823      	ldr	r3, [r4, #0]
 8005d1c:	07da      	lsls	r2, r3, #31
 8005d1e:	d506      	bpl.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d20:	2003      	movs	r0, #3
 8005d22:	492a      	ldr	r1, [pc, #168]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8005d24:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005d26:	4382      	bics	r2, r0
 8005d28:	68a0      	ldr	r0, [r4, #8]
 8005d2a:	4302      	orrs	r2, r0
 8005d2c:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005d2e:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d30:	069b      	lsls	r3, r3, #26
 8005d32:	d506      	bpl.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d34:	2110      	movs	r1, #16
 8005d36:	4a25      	ldr	r2, [pc, #148]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8005d38:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005d3a:	438b      	bics	r3, r1
 8005d3c:	68e1      	ldr	r1, [r4, #12]
 8005d3e:	430b      	orrs	r3, r1
 8005d40:	6313      	str	r3, [r2, #48]	; 0x30
}
 8005d42:	b003      	add	sp, #12
 8005d44:	bcc0      	pop	{r6, r7}
 8005d46:	46b9      	mov	r9, r7
 8005d48:	46b0      	mov	r8, r6
 8005d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d4c:	2680      	movs	r6, #128	; 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d4e:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d50:	4d1f      	ldr	r5, [pc, #124]	; (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d52:	4311      	orrs	r1, r2
 8005d54:	61d9      	str	r1, [r3, #28]
 8005d56:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d58:	0076      	lsls	r6, r6, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d5a:	401a      	ands	r2, r3
 8005d5c:	9201      	str	r2, [sp, #4]
 8005d5e:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d60:	682b      	ldr	r3, [r5, #0]
      pwrclkchanged = SET;
 8005d62:	3701      	adds	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d64:	4233      	tst	r3, r6
 8005d66:	d1b5      	bne.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d68:	682b      	ldr	r3, [r5, #0]
 8005d6a:	4333      	orrs	r3, r6
 8005d6c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8005d6e:	f7fe ffff 	bl	8004d70 <HAL_GetTick>
 8005d72:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d74:	682b      	ldr	r3, [r5, #0]
 8005d76:	4233      	tst	r3, r6
 8005d78:	d1ac      	bne.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d7a:	f7fe fff9 	bl	8004d70 <HAL_GetTick>
 8005d7e:	4643      	mov	r3, r8
 8005d80:	1ac0      	subs	r0, r0, r3
 8005d82:	2864      	cmp	r0, #100	; 0x64
 8005d84:	d9f6      	bls.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0xcc>
          return HAL_TIMEOUT;
 8005d86:	2003      	movs	r0, #3
 8005d88:	e7db      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        tickstart = HAL_GetTick();
 8005d8a:	f7fe fff1 	bl	8004d70 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d8e:	2302      	movs	r3, #2
 8005d90:	4698      	mov	r8, r3
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d92:	4b12      	ldr	r3, [pc, #72]	; (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x134>)
        tickstart = HAL_GetTick();
 8005d94:	0006      	movs	r6, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d96:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d98:	e004      	b.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d9a:	f7fe ffe9 	bl	8004d70 <HAL_GetTick>
 8005d9e:	1b80      	subs	r0, r0, r6
 8005da0:	4548      	cmp	r0, r9
 8005da2:	d8f0      	bhi.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0xde>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005da4:	4642      	mov	r2, r8
 8005da6:	6a2b      	ldr	r3, [r5, #32]
 8005da8:	421a      	tst	r2, r3
 8005daa:	d0f6      	beq.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005dac:	4a07      	ldr	r2, [pc, #28]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8005dae:	4809      	ldr	r0, [pc, #36]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8005db0:	6a13      	ldr	r3, [r2, #32]
 8005db2:	6861      	ldr	r1, [r4, #4]
 8005db4:	4003      	ands	r3, r0
 8005db6:	430b      	orrs	r3, r1
 8005db8:	6213      	str	r3, [r2, #32]
    if(pwrclkchanged == SET)
 8005dba:	2f01      	cmp	r7, #1
 8005dbc:	d1ad      	bne.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x72>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dbe:	69d3      	ldr	r3, [r2, #28]
 8005dc0:	4907      	ldr	r1, [pc, #28]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8005dc2:	400b      	ands	r3, r1
 8005dc4:	61d3      	str	r3, [r2, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005dc6:	6823      	ldr	r3, [r4, #0]
 8005dc8:	e7a8      	b.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005dca:	46c0      	nop			; (mov r8, r8)
 8005dcc:	40021000 	.word	0x40021000
 8005dd0:	40007000 	.word	0x40007000
 8005dd4:	fffffcff 	.word	0xfffffcff
 8005dd8:	fffeffff 	.word	0xfffeffff
 8005ddc:	00001388 	.word	0x00001388
 8005de0:	efffffff 	.word	0xefffffff

08005de4 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005de4:	4770      	bx	lr
 8005de6:	46c0      	nop			; (mov r8, r8)

08005de8 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005de8:	223d      	movs	r2, #61	; 0x3d
 8005dea:	5c81      	ldrb	r1, [r0, r2]
{
 8005dec:	0003      	movs	r3, r0
  {
    return HAL_ERROR;
 8005dee:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8005df0:	2901      	cmp	r1, #1
 8005df2:	d112      	bne.n	8005e1a <HAL_TIM_Base_Start_IT+0x32>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005df4:	3101      	adds	r1, #1
 8005df6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68da      	ldr	r2, [r3, #12]
 8005dfc:	4302      	orrs	r2, r0
 8005dfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e00:	4a0d      	ldr	r2, [pc, #52]	; (8005e38 <HAL_TIM_Base_Start_IT+0x50>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d00a      	beq.n	8005e1c <HAL_TIM_Base_Start_IT+0x34>
 8005e06:	4a0d      	ldr	r2, [pc, #52]	; (8005e3c <HAL_TIM_Base_Start_IT+0x54>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d007      	beq.n	8005e1c <HAL_TIM_Base_Start_IT+0x34>
 8005e0c:	4a0c      	ldr	r2, [pc, #48]	; (8005e40 <HAL_TIM_Base_Start_IT+0x58>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d004      	beq.n	8005e1c <HAL_TIM_Base_Start_IT+0x34>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	4310      	orrs	r0, r2
 8005e16:	6018      	str	r0, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e18:	2000      	movs	r0, #0
}
 8005e1a:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e1c:	2207      	movs	r2, #7
 8005e1e:	6899      	ldr	r1, [r3, #8]
 8005e20:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e22:	2a06      	cmp	r2, #6
 8005e24:	d005      	beq.n	8005e32 <HAL_TIM_Base_Start_IT+0x4a>
      __HAL_TIM_ENABLE(htim);
 8005e26:	2101      	movs	r1, #1
 8005e28:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8005e2a:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8005e2c:	430a      	orrs	r2, r1
 8005e2e:	601a      	str	r2, [r3, #0]
 8005e30:	e7f3      	b.n	8005e1a <HAL_TIM_Base_Start_IT+0x32>
  return HAL_OK;
 8005e32:	2000      	movs	r0, #0
 8005e34:	e7f1      	b.n	8005e1a <HAL_TIM_Base_Start_IT+0x32>
 8005e36:	46c0      	nop			; (mov r8, r8)
 8005e38:	40012c00 	.word	0x40012c00
 8005e3c:	40000400 	.word	0x40000400
 8005e40:	40014000 	.word	0x40014000

08005e44 <HAL_TIM_OC_DelayElapsedCallback>:
 8005e44:	4770      	bx	lr
 8005e46:	46c0      	nop			; (mov r8, r8)

08005e48 <HAL_TIM_IC_CaptureCallback>:
 8005e48:	4770      	bx	lr
 8005e4a:	46c0      	nop			; (mov r8, r8)

08005e4c <HAL_TIM_PWM_PulseFinishedCallback>:
 8005e4c:	4770      	bx	lr
 8005e4e:	46c0      	nop			; (mov r8, r8)

08005e50 <HAL_TIM_TriggerCallback>:
 8005e50:	4770      	bx	lr
 8005e52:	46c0      	nop			; (mov r8, r8)

08005e54 <HAL_TIM_IRQHandler>:
{
  uint32_t itsource = htim->Instance->DIER;
  uint32_t itflag   = htim->Instance->SR;

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e54:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 8005e56:	6803      	ldr	r3, [r0, #0]
{
 8005e58:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8005e5a:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e5c:	691d      	ldr	r5, [r3, #16]
{
 8005e5e:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e60:	422a      	tst	r2, r5
 8005e62:	d001      	beq.n	8005e68 <HAL_TIM_IRQHandler+0x14>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e64:	4232      	tst	r2, r6
 8005e66:	d15a      	bne.n	8005f1e <HAL_TIM_IRQHandler+0xca>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e68:	2304      	movs	r3, #4
 8005e6a:	422b      	tst	r3, r5
 8005e6c:	d001      	beq.n	8005e72 <HAL_TIM_IRQHandler+0x1e>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e6e:	4233      	tst	r3, r6
 8005e70:	d141      	bne.n	8005ef6 <HAL_TIM_IRQHandler+0xa2>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e72:	2308      	movs	r3, #8
 8005e74:	422b      	tst	r3, r5
 8005e76:	d001      	beq.n	8005e7c <HAL_TIM_IRQHandler+0x28>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e78:	4233      	tst	r3, r6
 8005e7a:	d12a      	bne.n	8005ed2 <HAL_TIM_IRQHandler+0x7e>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e7c:	2310      	movs	r3, #16
 8005e7e:	422b      	tst	r3, r5
 8005e80:	d001      	beq.n	8005e86 <HAL_TIM_IRQHandler+0x32>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e82:	4233      	tst	r3, r6
 8005e84:	d114      	bne.n	8005eb0 <HAL_TIM_IRQHandler+0x5c>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e86:	2301      	movs	r3, #1
 8005e88:	422b      	tst	r3, r5
 8005e8a:	d001      	beq.n	8005e90 <HAL_TIM_IRQHandler+0x3c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e8c:	4233      	tst	r3, r6
 8005e8e:	d15a      	bne.n	8005f46 <HAL_TIM_IRQHandler+0xf2>
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005e90:	2380      	movs	r3, #128	; 0x80
 8005e92:	422b      	tst	r3, r5
 8005e94:	d001      	beq.n	8005e9a <HAL_TIM_IRQHandler+0x46>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e96:	4233      	tst	r3, r6
 8005e98:	d15d      	bne.n	8005f56 <HAL_TIM_IRQHandler+0x102>
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e9a:	2340      	movs	r3, #64	; 0x40
 8005e9c:	422b      	tst	r3, r5
 8005e9e:	d001      	beq.n	8005ea4 <HAL_TIM_IRQHandler+0x50>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ea0:	4233      	tst	r3, r6
 8005ea2:	d160      	bne.n	8005f66 <HAL_TIM_IRQHandler+0x112>
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ea4:	2320      	movs	r3, #32
 8005ea6:	422b      	tst	r3, r5
 8005ea8:	d001      	beq.n	8005eae <HAL_TIM_IRQHandler+0x5a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005eaa:	4233      	tst	r3, r6
 8005eac:	d143      	bne.n	8005f36 <HAL_TIM_IRQHandler+0xe2>
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005eae:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005eb0:	2211      	movs	r2, #17
 8005eb2:	6823      	ldr	r3, [r4, #0]
 8005eb4:	4252      	negs	r2, r2
 8005eb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005eb8:	3219      	adds	r2, #25
 8005eba:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ebc:	69da      	ldr	r2, [r3, #28]
 8005ebe:	23c0      	movs	r3, #192	; 0xc0
 8005ec0:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8005ec2:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ec4:	421a      	tst	r2, r3
 8005ec6:	d062      	beq.n	8005f8e <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8005ec8:	f7ff ffbe 	bl	8005e48 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	7723      	strb	r3, [r4, #28]
 8005ed0:	e7d9      	b.n	8005e86 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005ed2:	2209      	movs	r2, #9
 8005ed4:	6823      	ldr	r3, [r4, #0]
 8005ed6:	4252      	negs	r2, r2
 8005ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005eda:	320d      	adds	r2, #13
 8005edc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ede:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8005ee0:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ee2:	079b      	lsls	r3, r3, #30
 8005ee4:	d150      	bne.n	8005f88 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ee6:	f7ff ffad 	bl	8005e44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eea:	0020      	movs	r0, r4
 8005eec:	f7ff ffae 	bl	8005e4c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	7723      	strb	r3, [r4, #28]
 8005ef4:	e7c2      	b.n	8005e7c <HAL_TIM_IRQHandler+0x28>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ef6:	2205      	movs	r2, #5
 8005ef8:	6823      	ldr	r3, [r4, #0]
 8005efa:	4252      	negs	r2, r2
 8005efc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005efe:	3207      	adds	r2, #7
 8005f00:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f02:	699a      	ldr	r2, [r3, #24]
 8005f04:	23c0      	movs	r3, #192	; 0xc0
 8005f06:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8005f08:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f0a:	421a      	tst	r2, r3
 8005f0c:	d139      	bne.n	8005f82 <HAL_TIM_IRQHandler+0x12e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f0e:	f7ff ff99 	bl	8005e44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f12:	0020      	movs	r0, r4
 8005f14:	f7ff ff9a 	bl	8005e4c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	7723      	strb	r3, [r4, #28]
 8005f1c:	e7a9      	b.n	8005e72 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005f1e:	3a05      	subs	r2, #5
 8005f20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f22:	3204      	adds	r2, #4
 8005f24:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f26:	699b      	ldr	r3, [r3, #24]
 8005f28:	079b      	lsls	r3, r3, #30
 8005f2a:	d024      	beq.n	8005f76 <HAL_TIM_IRQHandler+0x122>
          HAL_TIM_IC_CaptureCallback(htim);
 8005f2c:	f7ff ff8c 	bl	8005e48 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f30:	2300      	movs	r3, #0
 8005f32:	7723      	strb	r3, [r4, #28]
 8005f34:	e798      	b.n	8005e68 <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f36:	2221      	movs	r2, #33	; 0x21
 8005f38:	6823      	ldr	r3, [r4, #0]
 8005f3a:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8005f3c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f3e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8005f40:	f000 f8a8 	bl	8006094 <HAL_TIMEx_CommutCallback>
}
 8005f44:	e7b3      	b.n	8005eae <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f46:	2202      	movs	r2, #2
 8005f48:	6823      	ldr	r3, [r4, #0]
 8005f4a:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f4c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f4e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f50:	f7ff f910 	bl	8005174 <HAL_TIM_PeriodElapsedCallback>
 8005f54:	e79c      	b.n	8005e90 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005f56:	2281      	movs	r2, #129	; 0x81
 8005f58:	6823      	ldr	r3, [r4, #0]
 8005f5a:	4252      	negs	r2, r2
      HAL_TIMEx_BreakCallback(htim);
 8005f5c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005f5e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005f60:	f000 f89a 	bl	8006098 <HAL_TIMEx_BreakCallback>
 8005f64:	e799      	b.n	8005e9a <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f66:	2241      	movs	r2, #65	; 0x41
 8005f68:	6823      	ldr	r3, [r4, #0]
 8005f6a:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8005f6c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f6e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005f70:	f7ff ff6e 	bl	8005e50 <HAL_TIM_TriggerCallback>
 8005f74:	e796      	b.n	8005ea4 <HAL_TIM_IRQHandler+0x50>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f76:	f7ff ff65 	bl	8005e44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f7a:	0020      	movs	r0, r4
 8005f7c:	f7ff ff66 	bl	8005e4c <HAL_TIM_PWM_PulseFinishedCallback>
 8005f80:	e7d6      	b.n	8005f30 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8005f82:	f7ff ff61 	bl	8005e48 <HAL_TIM_IC_CaptureCallback>
 8005f86:	e7c7      	b.n	8005f18 <HAL_TIM_IRQHandler+0xc4>
        HAL_TIM_IC_CaptureCallback(htim);
 8005f88:	f7ff ff5e 	bl	8005e48 <HAL_TIM_IC_CaptureCallback>
 8005f8c:	e7b0      	b.n	8005ef0 <HAL_TIM_IRQHandler+0x9c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f8e:	f7ff ff59 	bl	8005e44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f92:	0020      	movs	r0, r4
 8005f94:	f7ff ff5a 	bl	8005e4c <HAL_TIM_PWM_PulseFinishedCallback>
 8005f98:	e798      	b.n	8005ecc <HAL_TIM_IRQHandler+0x78>
 8005f9a:	46c0      	nop			; (mov r8, r8)

08005f9c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f9c:	4a20      	ldr	r2, [pc, #128]	; (8006020 <TIM_Base_SetConfig+0x84>)
  tmpcr1 = TIMx->CR1;
 8005f9e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fa0:	4290      	cmp	r0, r2
 8005fa2:	d029      	beq.n	8005ff8 <TIM_Base_SetConfig+0x5c>
 8005fa4:	4a1f      	ldr	r2, [pc, #124]	; (8006024 <TIM_Base_SetConfig+0x88>)
 8005fa6:	4290      	cmp	r0, r2
 8005fa8:	d01d      	beq.n	8005fe6 <TIM_Base_SetConfig+0x4a>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005faa:	4a1f      	ldr	r2, [pc, #124]	; (8006028 <TIM_Base_SetConfig+0x8c>)
 8005fac:	4290      	cmp	r0, r2
 8005fae:	d01e      	beq.n	8005fee <TIM_Base_SetConfig+0x52>
 8005fb0:	4a1e      	ldr	r2, [pc, #120]	; (800602c <TIM_Base_SetConfig+0x90>)
 8005fb2:	4290      	cmp	r0, r2
 8005fb4:	d024      	beq.n	8006000 <TIM_Base_SetConfig+0x64>
 8005fb6:	4a1e      	ldr	r2, [pc, #120]	; (8006030 <TIM_Base_SetConfig+0x94>)
 8005fb8:	4290      	cmp	r0, r2
 8005fba:	d021      	beq.n	8006000 <TIM_Base_SetConfig+0x64>
 8005fbc:	4a1d      	ldr	r2, [pc, #116]	; (8006034 <TIM_Base_SetConfig+0x98>)
 8005fbe:	4290      	cmp	r0, r2
 8005fc0:	d01e      	beq.n	8006000 <TIM_Base_SetConfig+0x64>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fc2:	2280      	movs	r2, #128	; 0x80
 8005fc4:	4393      	bics	r3, r2
 8005fc6:	694a      	ldr	r2, [r1, #20]
 8005fc8:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8005fca:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fcc:	688b      	ldr	r3, [r1, #8]
 8005fce:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fd0:	680b      	ldr	r3, [r1, #0]
 8005fd2:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005fd8:	6902      	ldr	r2, [r0, #16]
 8005fda:	4213      	tst	r3, r2
 8005fdc:	d002      	beq.n	8005fe4 <TIM_Base_SetConfig+0x48>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005fde:	6902      	ldr	r2, [r0, #16]
 8005fe0:	439a      	bics	r2, r3
 8005fe2:	6102      	str	r2, [r0, #16]
  }
}
 8005fe4:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fe6:	2270      	movs	r2, #112	; 0x70
 8005fe8:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8005fea:	684a      	ldr	r2, [r1, #4]
 8005fec:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fee:	4a12      	ldr	r2, [pc, #72]	; (8006038 <TIM_Base_SetConfig+0x9c>)
 8005ff0:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ff2:	68ca      	ldr	r2, [r1, #12]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	e7e4      	b.n	8005fc2 <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ff8:	2270      	movs	r2, #112	; 0x70
 8005ffa:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8005ffc:	684a      	ldr	r2, [r1, #4]
 8005ffe:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8006000:	4a0d      	ldr	r2, [pc, #52]	; (8006038 <TIM_Base_SetConfig+0x9c>)
 8006002:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006004:	68ca      	ldr	r2, [r1, #12]
 8006006:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006008:	2280      	movs	r2, #128	; 0x80
 800600a:	4393      	bics	r3, r2
 800600c:	694a      	ldr	r2, [r1, #20]
 800600e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006010:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006012:	688b      	ldr	r3, [r1, #8]
 8006014:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006016:	680b      	ldr	r3, [r1, #0]
 8006018:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800601a:	690b      	ldr	r3, [r1, #16]
 800601c:	6303      	str	r3, [r0, #48]	; 0x30
 800601e:	e7d9      	b.n	8005fd4 <TIM_Base_SetConfig+0x38>
 8006020:	40012c00 	.word	0x40012c00
 8006024:	40000400 	.word	0x40000400
 8006028:	40002000 	.word	0x40002000
 800602c:	40014000 	.word	0x40014000
 8006030:	40014400 	.word	0x40014400
 8006034:	40014800 	.word	0x40014800
 8006038:	fffffcff 	.word	0xfffffcff

0800603c <HAL_TIM_Base_Init>:
{
 800603c:	b570      	push	{r4, r5, r6, lr}
 800603e:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8006040:	d026      	beq.n	8006090 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006042:	233d      	movs	r3, #61	; 0x3d
 8006044:	5cc3      	ldrb	r3, [r0, r3]
 8006046:	b2da      	uxtb	r2, r3
 8006048:	2b00      	cmp	r3, #0
 800604a:	d01c      	beq.n	8006086 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800604c:	2302      	movs	r3, #2
 800604e:	253d      	movs	r5, #61	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006050:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8006052:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006054:	c901      	ldmia	r1!, {r0}
 8006056:	f7ff ffa1 	bl	8005f9c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800605a:	2301      	movs	r3, #1
 800605c:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 800605e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006060:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006062:	3a08      	subs	r2, #8
 8006064:	54a3      	strb	r3, [r4, r2]
 8006066:	3201      	adds	r2, #1
 8006068:	54a3      	strb	r3, [r4, r2]
 800606a:	3201      	adds	r2, #1
 800606c:	54a3      	strb	r3, [r4, r2]
 800606e:	3201      	adds	r2, #1
 8006070:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006072:	3201      	adds	r2, #1
 8006074:	54a3      	strb	r3, [r4, r2]
 8006076:	3201      	adds	r2, #1
 8006078:	54a3      	strb	r3, [r4, r2]
 800607a:	3201      	adds	r2, #1
 800607c:	54a3      	strb	r3, [r4, r2]
 800607e:	3201      	adds	r2, #1
 8006080:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8006082:	5563      	strb	r3, [r4, r5]
}
 8006084:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8006086:	333c      	adds	r3, #60	; 0x3c
 8006088:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 800608a:	f7ff feab 	bl	8005de4 <HAL_TIM_Base_MspInit>
 800608e:	e7dd      	b.n	800604c <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8006090:	2001      	movs	r0, #1
 8006092:	e7f7      	b.n	8006084 <HAL_TIM_Base_Init+0x48>

08006094 <HAL_TIMEx_CommutCallback>:
 8006094:	4770      	bx	lr
 8006096:	46c0      	nop			; (mov r8, r8)

08006098 <HAL_TIMEx_BreakCallback>:
 8006098:	4770      	bx	lr
 800609a:	46c0      	nop			; (mov r8, r8)

0800609c <HAL_InitTick>:
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800609c:	2320      	movs	r3, #32
 800609e:	4a21      	ldr	r2, [pc, #132]	; (8006124 <HAL_InitTick+0x88>)
{
 80060a0:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM7_CLK_ENABLE();
 80060a2:	69d1      	ldr	r1, [r2, #28]
{
 80060a4:	b086      	sub	sp, #24
  __HAL_RCC_TIM7_CLK_ENABLE();
 80060a6:	4319      	orrs	r1, r3
 80060a8:	61d1      	str	r1, [r2, #28]
 80060aa:	69d2      	ldr	r2, [r2, #28]
{
 80060ac:	0006      	movs	r6, r0
  __HAL_RCC_TIM7_CLK_ENABLE();
 80060ae:	4013      	ands	r3, r2
 80060b0:	9301      	str	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80060b2:	4669      	mov	r1, sp
 80060b4:	a802      	add	r0, sp, #8
  __HAL_RCC_TIM7_CLK_ENABLE();
 80060b6:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80060b8:	f7ff fdda 	bl	8005c70 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80060bc:	9b05      	ldr	r3, [sp, #20]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d117      	bne.n	80060f2 <HAL_InitTick+0x56>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80060c2:	f7ff fdc5 	bl	8005c50 <HAL_RCC_GetPCLK1Freq>

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80060c6:	4c18      	ldr	r4, [pc, #96]	; (8006128 <HAL_InitTick+0x8c>)
 80060c8:	4b18      	ldr	r3, [pc, #96]	; (800612c <HAL_InitTick+0x90>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80060ca:	4919      	ldr	r1, [pc, #100]	; (8006130 <HAL_InitTick+0x94>)
  htim7.Instance = TIM7;
 80060cc:	6023      	str	r3, [r4, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80060ce:	4b19      	ldr	r3, [pc, #100]	; (8006134 <HAL_InitTick+0x98>)
 80060d0:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80060d2:	f7fa f819 	bl	8000108 <__udivsi3>
  htim7.Init.Prescaler = uwPrescalerValue;
  htim7.Init.ClockDivision = 0;
 80060d6:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80060d8:	3801      	subs	r0, #1
  htim7.Init.Prescaler = uwPrescalerValue;
 80060da:	6060      	str	r0, [r4, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim7);
 80060dc:	0020      	movs	r0, r4
  htim7.Init.ClockDivision = 0;
 80060de:	6123      	str	r3, [r4, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80060e0:	60a3      	str	r3, [r4, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80060e2:	61a3      	str	r3, [r4, #24]
  status = HAL_TIM_Base_Init(&htim7);
 80060e4:	f7ff ffaa 	bl	800603c <HAL_TIM_Base_Init>
 80060e8:	1e05      	subs	r5, r0, #0
  if (status == HAL_OK)
 80060ea:	d006      	beq.n	80060fa <HAL_InitTick+0x5e>
    }
  }

 /* Return function status */
  return status;
}
 80060ec:	0028      	movs	r0, r5
 80060ee:	b006      	add	sp, #24
 80060f0:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80060f2:	f7ff fdad 	bl	8005c50 <HAL_RCC_GetPCLK1Freq>
 80060f6:	0040      	lsls	r0, r0, #1
 80060f8:	e7e5      	b.n	80060c6 <HAL_InitTick+0x2a>
    status = HAL_TIM_Base_Start_IT(&htim7);
 80060fa:	0020      	movs	r0, r4
 80060fc:	f7ff fe74 	bl	8005de8 <HAL_TIM_Base_Start_IT>
 8006100:	1e05      	subs	r5, r0, #0
    if (status == HAL_OK)
 8006102:	d1f3      	bne.n	80060ec <HAL_InitTick+0x50>
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006104:	2012      	movs	r0, #18
 8006106:	f7ff f807 	bl	8005118 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800610a:	2e03      	cmp	r6, #3
 800610c:	d901      	bls.n	8006112 <HAL_InitTick+0x76>
        status = HAL_ERROR;
 800610e:	2501      	movs	r5, #1
 8006110:	e7ec      	b.n	80060ec <HAL_InitTick+0x50>
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8006112:	2200      	movs	r2, #0
 8006114:	0031      	movs	r1, r6
 8006116:	2012      	movs	r0, #18
 8006118:	f7fe ffcc 	bl	80050b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800611c:	4b06      	ldr	r3, [pc, #24]	; (8006138 <HAL_InitTick+0x9c>)
 800611e:	601e      	str	r6, [r3, #0]
 8006120:	e7e4      	b.n	80060ec <HAL_InitTick+0x50>
 8006122:	46c0      	nop			; (mov r8, r8)
 8006124:	40021000 	.word	0x40021000
 8006128:	200056fc 	.word	0x200056fc
 800612c:	40001400 	.word	0x40001400
 8006130:	000f4240 	.word	0x000f4240
 8006134:	000003e7 	.word	0x000003e7
 8006138:	20000138 	.word	0x20000138

0800613c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800613c:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800613e:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006142:	2201      	movs	r2, #1
 8006144:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006148:	6801      	ldr	r1, [r0, #0]
 800614a:	4c13      	ldr	r4, [pc, #76]	; (8006198 <UART_EndRxTransfer+0x5c>)
 800614c:	680b      	ldr	r3, [r1, #0]
 800614e:	4023      	ands	r3, r4
 8006150:	600b      	str	r3, [r1, #0]
 8006152:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006156:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800615a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800615e:	6801      	ldr	r1, [r0, #0]
 8006160:	688b      	ldr	r3, [r1, #8]
 8006162:	4393      	bics	r3, r2
 8006164:	608b      	str	r3, [r1, #8]
 8006166:	f38c 8810 	msr	PRIMASK, ip

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800616a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800616c:	2b01      	cmp	r3, #1
 800616e:	d10b      	bne.n	8006188 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006170:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006174:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006178:	6802      	ldr	r2, [r0, #0]
 800617a:	3432      	adds	r4, #50	; 0x32
 800617c:	6813      	ldr	r3, [r2, #0]
 800617e:	34ff      	adds	r4, #255	; 0xff
 8006180:	43a3      	bics	r3, r4
 8006182:	6013      	str	r3, [r2, #0]
 8006184:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006188:	2380      	movs	r3, #128	; 0x80
 800618a:	2220      	movs	r2, #32
 800618c:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800618e:	2300      	movs	r3, #0
 8006190:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006192:	6683      	str	r3, [r0, #104]	; 0x68
}
 8006194:	bd10      	pop	{r4, pc}
 8006196:	46c0      	nop			; (mov r8, r8)
 8006198:	fffffedf 	.word	0xfffffedf

0800619c <HAL_UART_DeInit>:
{
 800619c:	b570      	push	{r4, r5, r6, lr}
 800619e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80061a0:	d017      	beq.n	80061d2 <HAL_UART_DeInit+0x36>
  huart->gState = HAL_UART_STATE_BUSY;
 80061a2:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80061a4:	2101      	movs	r1, #1
  huart->Instance->CR1 = 0x0U;
 80061a6:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_BUSY;
 80061a8:	67c3      	str	r3, [r0, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 80061aa:	6803      	ldr	r3, [r0, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	438a      	bics	r2, r1
 80061b0:	601a      	str	r2, [r3, #0]
  huart->Instance->CR1 = 0x0U;
 80061b2:	601d      	str	r5, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80061b4:	605d      	str	r5, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80061b6:	609d      	str	r5, [r3, #8]
  HAL_UART_MspDeInit(huart);
 80061b8:	f7fc fa9e 	bl	80026f8 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061bc:	2384      	movs	r3, #132	; 0x84
  return HAL_OK;
 80061be:	2000      	movs	r0, #0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061c0:	50e5      	str	r5, [r4, r3]
  huart->RxState = HAL_UART_STATE_RESET;
 80061c2:	3b04      	subs	r3, #4
  huart->gState = HAL_UART_STATE_RESET;
 80061c4:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 80061c6:	50e5      	str	r5, [r4, r3]
  __HAL_UNLOCK(huart);
 80061c8:	3b08      	subs	r3, #8
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061ca:	6625      	str	r5, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061cc:	6665      	str	r5, [r4, #100]	; 0x64
  __HAL_UNLOCK(huart);
 80061ce:	54e5      	strb	r5, [r4, r3]
}
 80061d0:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80061d2:	2001      	movs	r0, #1
 80061d4:	e7fc      	b.n	80061d0 <HAL_UART_DeInit+0x34>
 80061d6:	46c0      	nop			; (mov r8, r8)

080061d8 <HAL_UART_Transmit_DMA>:
{
 80061d8:	0013      	movs	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80061da:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
{
 80061dc:	b570      	push	{r4, r5, r6, lr}
 80061de:	0004      	movs	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80061e0:	2a20      	cmp	r2, #32
 80061e2:	d140      	bne.n	8006266 <HAL_UART_Transmit_DMA+0x8e>
    if ((pData == NULL) || (Size == 0U))
 80061e4:	2900      	cmp	r1, #0
 80061e6:	d02b      	beq.n	8006240 <HAL_UART_Transmit_DMA+0x68>
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d029      	beq.n	8006240 <HAL_UART_Transmit_DMA+0x68>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061ec:	2280      	movs	r2, #128	; 0x80
 80061ee:	6880      	ldr	r0, [r0, #8]
 80061f0:	0152      	lsls	r2, r2, #5
 80061f2:	4290      	cmp	r0, r2
 80061f4:	d01f      	beq.n	8006236 <HAL_UART_Transmit_DMA+0x5e>
    huart->TxXferSize  = Size;
 80061f6:	2250      	movs	r2, #80	; 0x50
    huart->pTxBuffPtr  = pData;
 80061f8:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80061fa:	52a3      	strh	r3, [r4, r2]
    huart->TxXferCount = Size;
 80061fc:	3202      	adds	r2, #2
 80061fe:	52a3      	strh	r3, [r4, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006200:	2021      	movs	r0, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006202:	2584      	movs	r5, #132	; 0x84
 8006204:	2200      	movs	r2, #0
 8006206:	5162      	str	r2, [r4, r5]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006208:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (huart->hdmatx != NULL)
 800620a:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800620c:	2800      	cmp	r0, #0
 800620e:	d019      	beq.n	8006244 <HAL_UART_Transmit_DMA+0x6c>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006210:	4e16      	ldr	r6, [pc, #88]	; (800626c <HAL_UART_Transmit_DMA+0x94>)
      huart->hdmatx->XferAbortCallback = NULL;
 8006212:	6342      	str	r2, [r0, #52]	; 0x34
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006214:	6286      	str	r6, [r0, #40]	; 0x28
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006216:	4e16      	ldr	r6, [pc, #88]	; (8006270 <HAL_UART_Transmit_DMA+0x98>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006218:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800621a:	62c6      	str	r6, [r0, #44]	; 0x2c
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800621c:	4e15      	ldr	r6, [pc, #84]	; (8006274 <HAL_UART_Transmit_DMA+0x9c>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800621e:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006220:	6306      	str	r6, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006222:	f7fe ffb3 	bl	800518c <HAL_DMA_Start_IT>
 8006226:	2800      	cmp	r0, #0
 8006228:	d00c      	beq.n	8006244 <HAL_UART_Transmit_DMA+0x6c>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800622a:	2310      	movs	r3, #16
 800622c:	5163      	str	r3, [r4, r5]
        huart->gState = HAL_UART_STATE_READY;
 800622e:	3310      	adds	r3, #16
        return HAL_ERROR;
 8006230:	2001      	movs	r0, #1
        huart->gState = HAL_UART_STATE_READY;
 8006232:	67e3      	str	r3, [r4, #124]	; 0x7c
        return HAL_ERROR;
 8006234:	e005      	b.n	8006242 <HAL_UART_Transmit_DMA+0x6a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006236:	6922      	ldr	r2, [r4, #16]
 8006238:	2a00      	cmp	r2, #0
 800623a:	d1dc      	bne.n	80061f6 <HAL_UART_Transmit_DMA+0x1e>
      if ((((uint32_t)pData) & 1U) != 0U)
 800623c:	07ca      	lsls	r2, r1, #31
 800623e:	d5da      	bpl.n	80061f6 <HAL_UART_Transmit_DMA+0x1e>
      return HAL_ERROR;
 8006240:	2001      	movs	r0, #1
}
 8006242:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006244:	2240      	movs	r2, #64	; 0x40
 8006246:	6823      	ldr	r3, [r4, #0]
 8006248:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800624a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800624e:	2301      	movs	r3, #1
 8006250:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006254:	2080      	movs	r0, #128	; 0x80
 8006256:	6822      	ldr	r2, [r4, #0]
 8006258:	6893      	ldr	r3, [r2, #8]
 800625a:	4303      	orrs	r3, r0
 800625c:	6093      	str	r3, [r2, #8]
 800625e:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 8006262:	2000      	movs	r0, #0
 8006264:	e7ed      	b.n	8006242 <HAL_UART_Transmit_DMA+0x6a>
    return HAL_BUSY;
 8006266:	2002      	movs	r0, #2
 8006268:	e7eb      	b.n	8006242 <HAL_UART_Transmit_DMA+0x6a>
 800626a:	46c0      	nop			; (mov r8, r8)
 800626c:	08006279 	.word	0x08006279
 8006270:	080062c5 	.word	0x080062c5
 8006274:	080062d5 	.word	0x080062d5

08006278 <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006278:	6982      	ldr	r2, [r0, #24]
{
 800627a:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800627c:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800627e:	2a20      	cmp	r2, #32
 8006280:	d01a      	beq.n	80062b8 <UART_DMATransmitCplt+0x40>
  {
    huart->TxXferCount = 0U;
 8006282:	2252      	movs	r2, #82	; 0x52
 8006284:	2100      	movs	r1, #0
 8006286:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006288:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800628c:	3101      	adds	r1, #1
 800628e:	f381 8810 	msr	PRIMASK, r1

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006292:	2480      	movs	r4, #128	; 0x80
 8006294:	6818      	ldr	r0, [r3, #0]
 8006296:	6882      	ldr	r2, [r0, #8]
 8006298:	43a2      	bics	r2, r4
 800629a:	6082      	str	r2, [r0, #8]
 800629c:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062a0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062a4:	f381 8810 	msr	PRIMASK, r1

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	313f      	adds	r1, #63	; 0x3f
 80062ac:	6813      	ldr	r3, [r2, #0]
 80062ae:	430b      	orrs	r3, r1
 80062b0:	6013      	str	r3, [r2, #0]
 80062b2:	f380 8810 	msr	PRIMASK, r0
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80062b6:	bd10      	pop	{r4, pc}
    HAL_UART_TxCpltCallback(huart);
 80062b8:	0018      	movs	r0, r3
 80062ba:	f7fe fca1 	bl	8004c00 <HAL_UART_TxCpltCallback>
}
 80062be:	e7fa      	b.n	80062b6 <UART_DMATransmitCplt+0x3e>

080062c0 <HAL_UART_TxHalfCpltCallback>:
 80062c0:	4770      	bx	lr
 80062c2:	46c0      	nop			; (mov r8, r8)

080062c4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80062c4:	b510      	push	{r4, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80062c6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80062c8:	f7ff fffa 	bl	80062c0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062cc:	bd10      	pop	{r4, pc}
 80062ce:	46c0      	nop			; (mov r8, r8)

080062d0 <HAL_UART_RxHalfCpltCallback>:
 80062d0:	4770      	bx	lr
 80062d2:	46c0      	nop			; (mov r8, r8)

080062d4 <UART_DMAError>:
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80062d4:	2280      	movs	r2, #128	; 0x80
{
 80062d6:	b570      	push	{r4, r5, r6, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062d8:	6a44      	ldr	r4, [r0, #36]	; 0x24

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80062da:	6823      	ldr	r3, [r4, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80062dc:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80062de:	58a0      	ldr	r0, [r4, r2]
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80062e0:	6899      	ldr	r1, [r3, #8]
 80062e2:	420a      	tst	r2, r1
 80062e4:	d001      	beq.n	80062ea <UART_DMAError+0x16>
 80062e6:	2d21      	cmp	r5, #33	; 0x21
 80062e8:	d00d      	beq.n	8006306 <UART_DMAError+0x32>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	065b      	lsls	r3, r3, #25
 80062ee:	d501      	bpl.n	80062f4 <UART_DMAError+0x20>
 80062f0:	2822      	cmp	r0, #34	; 0x22
 80062f2:	d01b      	beq.n	800632c <UART_DMAError+0x58>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80062f4:	2284      	movs	r2, #132	; 0x84
 80062f6:	2110      	movs	r1, #16
 80062f8:	58a3      	ldr	r3, [r4, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80062fa:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80062fc:	430b      	orrs	r3, r1
 80062fe:	50a3      	str	r3, [r4, r2]
  HAL_UART_ErrorCallback(huart);
 8006300:	f7fe fcb6 	bl	8004c70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006304:	bd70      	pop	{r4, r5, r6, pc}
    huart->TxXferCount = 0U;
 8006306:	2352      	movs	r3, #82	; 0x52
 8006308:	2200      	movs	r2, #0
 800630a:	52e2      	strh	r2, [r4, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800630c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006310:	3b51      	subs	r3, #81	; 0x51
 8006312:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006316:	6822      	ldr	r2, [r4, #0]
 8006318:	359f      	adds	r5, #159	; 0x9f
 800631a:	6813      	ldr	r3, [r2, #0]
 800631c:	43ab      	bics	r3, r5
 800631e:	6013      	str	r3, [r2, #0]
 8006320:	f381 8810 	msr	PRIMASK, r1
  huart->gState = HAL_UART_STATE_READY;
 8006324:	2320      	movs	r3, #32
 8006326:	67e3      	str	r3, [r4, #124]	; 0x7c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006328:	6823      	ldr	r3, [r4, #0]
}
 800632a:	e7de      	b.n	80062ea <UART_DMAError+0x16>
    huart->RxXferCount = 0U;
 800632c:	235a      	movs	r3, #90	; 0x5a
 800632e:	2200      	movs	r2, #0
    UART_EndRxTransfer(huart);
 8006330:	0020      	movs	r0, r4
    huart->RxXferCount = 0U;
 8006332:	52e2      	strh	r2, [r4, r3]
    UART_EndRxTransfer(huart);
 8006334:	f7ff ff02 	bl	800613c <UART_EndRxTransfer>
 8006338:	e7dc      	b.n	80062f4 <UART_DMAError+0x20>
 800633a:	46c0      	nop			; (mov r8, r8)

0800633c <UART_DMAAbortOnError>:
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 800633c:	2300      	movs	r3, #0
 800633e:	225a      	movs	r2, #90	; 0x5a
{
 8006340:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006342:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8006344:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8006346:	3a08      	subs	r2, #8
 8006348:	5283      	strh	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800634a:	f7fe fc91 	bl	8004c70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800634e:	bd10      	pop	{r4, pc}

08006350 <HAL_UART_IRQHandler>:
{
 8006350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006352:	46ce      	mov	lr, r9
 8006354:	4647      	mov	r7, r8
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006356:	6802      	ldr	r2, [r0, #0]
{
 8006358:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800635a:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800635c:	48ab      	ldr	r0, [pc, #684]	; (800660c <HAL_UART_IRQHandler+0x2bc>)
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800635e:	6811      	ldr	r1, [r2, #0]
{
 8006360:	b580      	push	{r7, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006362:	6895      	ldr	r5, [r2, #8]
  if (errorflags == 0U)
 8006364:	4203      	tst	r3, r0
 8006366:	d000      	beq.n	800636a <HAL_UART_IRQHandler+0x1a>
 8006368:	e077      	b.n	800645a <HAL_UART_IRQHandler+0x10a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800636a:	2020      	movs	r0, #32
 800636c:	4218      	tst	r0, r3
 800636e:	d002      	beq.n	8006376 <HAL_UART_IRQHandler+0x26>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006370:	4208      	tst	r0, r1
 8006372:	d000      	beq.n	8006376 <HAL_UART_IRQHandler+0x26>
 8006374:	e0e6      	b.n	8006544 <HAL_UART_IRQHandler+0x1f4>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006376:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8006378:	2801      	cmp	r0, #1
 800637a:	d014      	beq.n	80063a6 <HAL_UART_IRQHandler+0x56>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800637c:	2280      	movs	r2, #128	; 0x80
 800637e:	421a      	tst	r2, r3
 8006380:	d109      	bne.n	8006396 <HAL_UART_IRQHandler+0x46>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006382:	2240      	movs	r2, #64	; 0x40
 8006384:	421a      	tst	r2, r3
 8006386:	d002      	beq.n	800638e <HAL_UART_IRQHandler+0x3e>
 8006388:	420a      	tst	r2, r1
 800638a:	d000      	beq.n	800638e <HAL_UART_IRQHandler+0x3e>
 800638c:	e0df      	b.n	800654e <HAL_UART_IRQHandler+0x1fe>
}
 800638e:	bcc0      	pop	{r6, r7}
 8006390:	46b9      	mov	r9, r7
 8006392:	46b0      	mov	r8, r6
 8006394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006396:	420a      	tst	r2, r1
 8006398:	d0f3      	beq.n	8006382 <HAL_UART_IRQHandler+0x32>
    if (huart->TxISR != NULL)
 800639a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800639c:	2b00      	cmp	r3, #0
 800639e:	d0f6      	beq.n	800638e <HAL_UART_IRQHandler+0x3e>
      huart->TxISR(huart);
 80063a0:	0020      	movs	r0, r4
 80063a2:	4798      	blx	r3
 80063a4:	e7f3      	b.n	800638e <HAL_UART_IRQHandler+0x3e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80063a6:	2510      	movs	r5, #16
 80063a8:	421d      	tst	r5, r3
 80063aa:	d0e7      	beq.n	800637c <HAL_UART_IRQHandler+0x2c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80063ac:	420d      	tst	r5, r1
 80063ae:	d0e5      	beq.n	800637c <HAL_UART_IRQHandler+0x2c>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063b0:	2340      	movs	r3, #64	; 0x40
 80063b2:	001e      	movs	r6, r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80063b4:	6215      	str	r5, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063b6:	6892      	ldr	r2, [r2, #8]
 80063b8:	4016      	ands	r6, r2
 80063ba:	4213      	tst	r3, r2
 80063bc:	d100      	bne.n	80063c0 <HAL_UART_IRQHandler+0x70>
 80063be:	e0e4      	b.n	800658a <HAL_UART_IRQHandler+0x23a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80063c0:	6f66      	ldr	r6, [r4, #116]	; 0x74
 80063c2:	6832      	ldr	r2, [r6, #0]
 80063c4:	6852      	ldr	r2, [r2, #4]
 80063c6:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80063c8:	2a00      	cmp	r2, #0
 80063ca:	d0e0      	beq.n	800638e <HAL_UART_IRQHandler+0x3e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80063cc:	2158      	movs	r1, #88	; 0x58
 80063ce:	4688      	mov	r8, r1
 80063d0:	5a61      	ldrh	r1, [r4, r1]
 80063d2:	4291      	cmp	r1, r2
 80063d4:	d9db      	bls.n	800638e <HAL_UART_IRQHandler+0x3e>
        huart->RxXferCount = nb_remaining_rx_data;
 80063d6:	275a      	movs	r7, #90	; 0x5a
 80063d8:	53e2      	strh	r2, [r4, r7]
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80063da:	69b2      	ldr	r2, [r6, #24]
 80063dc:	2a20      	cmp	r2, #32
 80063de:	d032      	beq.n	8006446 <HAL_UART_IRQHandler+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063e0:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063e4:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063e8:	6821      	ldr	r1, [r4, #0]
 80063ea:	4f89      	ldr	r7, [pc, #548]	; (8006610 <HAL_UART_IRQHandler+0x2c0>)
 80063ec:	680a      	ldr	r2, [r1, #0]
 80063ee:	403a      	ands	r2, r7
 80063f0:	600a      	str	r2, [r1, #0]
 80063f2:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063f6:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063fa:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063fe:	6821      	ldr	r1, [r4, #0]
 8006400:	688a      	ldr	r2, [r1, #8]
 8006402:	4382      	bics	r2, r0
 8006404:	608a      	str	r2, [r1, #8]
 8006406:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800640a:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800640e:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006412:	6821      	ldr	r1, [r4, #0]
 8006414:	688a      	ldr	r2, [r1, #8]
 8006416:	439a      	bics	r2, r3
 8006418:	608a      	str	r2, [r1, #8]
 800641a:	f386 8810 	msr	PRIMASK, r6
          huart->RxState = HAL_UART_STATE_READY;
 800641e:	2220      	movs	r2, #32
 8006420:	3340      	adds	r3, #64	; 0x40
 8006422:	50e2      	str	r2, [r4, r3]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006424:	2300      	movs	r3, #0
 8006426:	6623      	str	r3, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006428:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800642c:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006430:	6822      	ldr	r2, [r4, #0]
 8006432:	6813      	ldr	r3, [r2, #0]
 8006434:	43ab      	bics	r3, r5
 8006436:	6013      	str	r3, [r2, #0]
 8006438:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 800643c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800643e:	f7fe fee5 	bl	800520c <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006442:	4643      	mov	r3, r8
 8006444:	5ae1      	ldrh	r1, [r4, r3]
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006446:	2302      	movs	r3, #2
 8006448:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800644a:	3358      	adds	r3, #88	; 0x58
 800644c:	5ae3      	ldrh	r3, [r4, r3]
 800644e:	0020      	movs	r0, r4
 8006450:	1ac9      	subs	r1, r1, r3
 8006452:	b289      	uxth	r1, r1
 8006454:	f7fe fc26 	bl	8004ca4 <HAL_UARTEx_RxEventCallback>
 8006458:	e799      	b.n	800638e <HAL_UART_IRQHandler+0x3e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800645a:	2601      	movs	r6, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800645c:	486d      	ldr	r0, [pc, #436]	; (8006614 <HAL_UART_IRQHandler+0x2c4>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 800645e:	4035      	ands	r5, r6
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006460:	4008      	ands	r0, r1
 8006462:	4328      	orrs	r0, r5
 8006464:	d100      	bne.n	8006468 <HAL_UART_IRQHandler+0x118>
 8006466:	e786      	b.n	8006376 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006468:	421e      	tst	r6, r3
 800646a:	d006      	beq.n	800647a <HAL_UART_IRQHandler+0x12a>
 800646c:	05c8      	lsls	r0, r1, #23
 800646e:	d504      	bpl.n	800647a <HAL_UART_IRQHandler+0x12a>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006470:	2784      	movs	r7, #132	; 0x84
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006472:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006474:	59e0      	ldr	r0, [r4, r7]
 8006476:	4306      	orrs	r6, r0
 8006478:	51e6      	str	r6, [r4, r7]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800647a:	2002      	movs	r0, #2
 800647c:	4218      	tst	r0, r3
 800647e:	d05c      	beq.n	800653a <HAL_UART_IRQHandler+0x1ea>
 8006480:	2d00      	cmp	r5, #0
 8006482:	d00e      	beq.n	80064a2 <HAL_UART_IRQHandler+0x152>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006484:	2784      	movs	r7, #132	; 0x84
 8006486:	2604      	movs	r6, #4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006488:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800648a:	59e0      	ldr	r0, [r4, r7]
 800648c:	4330      	orrs	r0, r6
 800648e:	51e0      	str	r0, [r4, r7]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006490:	421e      	tst	r6, r3
 8006492:	d006      	beq.n	80064a2 <HAL_UART_IRQHandler+0x152>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006494:	2004      	movs	r0, #4
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006496:	2684      	movs	r6, #132	; 0x84
 8006498:	2702      	movs	r7, #2
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800649a:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800649c:	59a0      	ldr	r0, [r4, r6]
 800649e:	4338      	orrs	r0, r7
 80064a0:	51a0      	str	r0, [r4, r6]
    if (((isrflags & USART_ISR_ORE) != 0U)
 80064a2:	2608      	movs	r6, #8
 80064a4:	421e      	tst	r6, r3
 80064a6:	d008      	beq.n	80064ba <HAL_UART_IRQHandler+0x16a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80064a8:	2020      	movs	r0, #32
 80064aa:	4008      	ands	r0, r1
 80064ac:	4305      	orrs	r5, r0
 80064ae:	d004      	beq.n	80064ba <HAL_UART_IRQHandler+0x16a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80064b0:	2584      	movs	r5, #132	; 0x84
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064b2:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80064b4:	5960      	ldr	r0, [r4, r5]
 80064b6:	4306      	orrs	r6, r0
 80064b8:	5166      	str	r6, [r4, r5]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80064ba:	2080      	movs	r0, #128	; 0x80
 80064bc:	0100      	lsls	r0, r0, #4
 80064be:	4203      	tst	r3, r0
 80064c0:	d007      	beq.n	80064d2 <HAL_UART_IRQHandler+0x182>
 80064c2:	014d      	lsls	r5, r1, #5
 80064c4:	d505      	bpl.n	80064d2 <HAL_UART_IRQHandler+0x182>
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80064c6:	2584      	movs	r5, #132	; 0x84
 80064c8:	2620      	movs	r6, #32
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064ca:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80064cc:	5960      	ldr	r0, [r4, r5]
 80064ce:	4330      	orrs	r0, r6
 80064d0:	5160      	str	r0, [r4, r5]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80064d2:	2084      	movs	r0, #132	; 0x84
 80064d4:	5820      	ldr	r0, [r4, r0]
 80064d6:	2800      	cmp	r0, #0
 80064d8:	d100      	bne.n	80064dc <HAL_UART_IRQHandler+0x18c>
 80064da:	e758      	b.n	800638e <HAL_UART_IRQHandler+0x3e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80064dc:	2020      	movs	r0, #32
 80064de:	4218      	tst	r0, r3
 80064e0:	d001      	beq.n	80064e6 <HAL_UART_IRQHandler+0x196>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80064e2:	4208      	tst	r0, r1
 80064e4:	d14a      	bne.n	800657c <HAL_UART_IRQHandler+0x22c>
      errorcode = huart->ErrorCode;
 80064e6:	2684      	movs	r6, #132	; 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064e8:	2740      	movs	r7, #64	; 0x40
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80064ea:	2328      	movs	r3, #40	; 0x28
      errorcode = huart->ErrorCode;
 80064ec:	59a1      	ldr	r1, [r4, r6]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064ee:	6895      	ldr	r5, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80064f0:	400b      	ands	r3, r1
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064f2:	403d      	ands	r5, r7
        UART_EndRxTransfer(huart);
 80064f4:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064f6:	431d      	orrs	r5, r3
 80064f8:	d100      	bne.n	80064fc <HAL_UART_IRQHandler+0x1ac>
 80064fa:	e083      	b.n	8006604 <HAL_UART_IRQHandler+0x2b4>
        UART_EndRxTransfer(huart);
 80064fc:	f7ff fe1e 	bl	800613c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006500:	6823      	ldr	r3, [r4, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	421f      	tst	r7, r3
 8006506:	d035      	beq.n	8006574 <HAL_UART_IRQHandler+0x224>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006508:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800650c:	2301      	movs	r3, #1
 800650e:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006512:	6822      	ldr	r2, [r4, #0]
 8006514:	6893      	ldr	r3, [r2, #8]
 8006516:	43bb      	bics	r3, r7
 8006518:	6093      	str	r3, [r2, #8]
 800651a:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 800651e:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8006520:	2800      	cmp	r0, #0
 8006522:	d027      	beq.n	8006574 <HAL_UART_IRQHandler+0x224>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006524:	4b3c      	ldr	r3, [pc, #240]	; (8006618 <HAL_UART_IRQHandler+0x2c8>)
 8006526:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006528:	f7fe fe90 	bl	800524c <HAL_DMA_Abort_IT>
 800652c:	2800      	cmp	r0, #0
 800652e:	d100      	bne.n	8006532 <HAL_UART_IRQHandler+0x1e2>
 8006530:	e72d      	b.n	800638e <HAL_UART_IRQHandler+0x3e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006532:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8006534:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006536:	4798      	blx	r3
 8006538:	e729      	b.n	800638e <HAL_UART_IRQHandler+0x3e>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800653a:	0758      	lsls	r0, r3, #29
 800653c:	d5b1      	bpl.n	80064a2 <HAL_UART_IRQHandler+0x152>
 800653e:	2d00      	cmp	r5, #0
 8006540:	d1a8      	bne.n	8006494 <HAL_UART_IRQHandler+0x144>
 8006542:	e7ae      	b.n	80064a2 <HAL_UART_IRQHandler+0x152>
      if (huart->RxISR != NULL)
 8006544:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8006546:	2b00      	cmp	r3, #0
 8006548:	d000      	beq.n	800654c <HAL_UART_IRQHandler+0x1fc>
 800654a:	e729      	b.n	80063a0 <HAL_UART_IRQHandler+0x50>
 800654c:	e71f      	b.n	800638e <HAL_UART_IRQHandler+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800654e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006552:	2301      	movs	r3, #1
 8006554:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006558:	6821      	ldr	r1, [r4, #0]
 800655a:	680b      	ldr	r3, [r1, #0]
 800655c:	4393      	bics	r3, r2
 800655e:	600b      	str	r3, [r1, #0]
 8006560:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006564:	2320      	movs	r3, #32
 8006566:	67e3      	str	r3, [r4, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006568:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800656a:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 800656c:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_TxCpltCallback(huart);
 800656e:	f7fe fb47 	bl	8004c00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006572:	e70c      	b.n	800638e <HAL_UART_IRQHandler+0x3e>
            HAL_UART_ErrorCallback(huart);
 8006574:	0020      	movs	r0, r4
 8006576:	f7fe fb7b 	bl	8004c70 <HAL_UART_ErrorCallback>
 800657a:	e708      	b.n	800638e <HAL_UART_IRQHandler+0x3e>
        if (huart->RxISR != NULL)
 800657c:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800657e:	2b00      	cmp	r3, #0
 8006580:	d0b1      	beq.n	80064e6 <HAL_UART_IRQHandler+0x196>
          huart->RxISR(huart);
 8006582:	0020      	movs	r0, r4
 8006584:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006586:	6822      	ldr	r2, [r4, #0]
 8006588:	e7ad      	b.n	80064e6 <HAL_UART_IRQHandler+0x196>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800658a:	225a      	movs	r2, #90	; 0x5a
 800658c:	5aa3      	ldrh	r3, [r4, r2]
      if ((huart->RxXferCount > 0U)
 800658e:	5aa2      	ldrh	r2, [r4, r2]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006590:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 8006592:	2a00      	cmp	r2, #0
 8006594:	d100      	bne.n	8006598 <HAL_UART_IRQHandler+0x248>
 8006596:	e6fa      	b.n	800638e <HAL_UART_IRQHandler+0x3e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006598:	2258      	movs	r2, #88	; 0x58
 800659a:	5aa1      	ldrh	r1, [r4, r2]
 800659c:	1ac9      	subs	r1, r1, r3
 800659e:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80065a0:	2900      	cmp	r1, #0
 80065a2:	d100      	bne.n	80065a6 <HAL_UART_IRQHandler+0x256>
 80065a4:	e6f3      	b.n	800638e <HAL_UART_IRQHandler+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065a6:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065aa:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065ae:	6823      	ldr	r3, [r4, #0]
 80065b0:	4699      	mov	r9, r3
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4698      	mov	r8, r3
 80065b6:	4642      	mov	r2, r8
 80065b8:	4b18      	ldr	r3, [pc, #96]	; (800661c <HAL_UART_IRQHandler+0x2cc>)
 80065ba:	401a      	ands	r2, r3
 80065bc:	0013      	movs	r3, r2
 80065be:	464a      	mov	r2, r9
 80065c0:	6013      	str	r3, [r2, #0]
 80065c2:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065c6:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065ca:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ce:	6822      	ldr	r2, [r4, #0]
 80065d0:	6893      	ldr	r3, [r2, #8]
 80065d2:	4383      	bics	r3, r0
 80065d4:	6093      	str	r3, [r2, #8]
 80065d6:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 80065da:	2380      	movs	r3, #128	; 0x80
 80065dc:	2220      	movs	r2, #32
 80065de:	50e2      	str	r2, [r4, r3]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065e0:	6626      	str	r6, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 80065e2:	66a6      	str	r6, [r4, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065e4:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065e8:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065ec:	6822      	ldr	r2, [r4, #0]
 80065ee:	6813      	ldr	r3, [r2, #0]
 80065f0:	43ab      	bics	r3, r5
 80065f2:	6013      	str	r3, [r2, #0]
 80065f4:	f386 8810 	msr	PRIMASK, r6
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065f8:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065fa:	0020      	movs	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065fc:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065fe:	f7fe fb51 	bl	8004ca4 <HAL_UARTEx_RxEventCallback>
 8006602:	e6c4      	b.n	800638e <HAL_UART_IRQHandler+0x3e>
        HAL_UART_ErrorCallback(huart);
 8006604:	f7fe fb34 	bl	8004c70 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006608:	51a5      	str	r5, [r4, r6]
 800660a:	e6c0      	b.n	800638e <HAL_UART_IRQHandler+0x3e>
 800660c:	0000080f 	.word	0x0000080f
 8006610:	fffffeff 	.word	0xfffffeff
 8006614:	04000120 	.word	0x04000120
 8006618:	0800633d 	.word	0x0800633d
 800661c:	fffffedf 	.word	0xfffffedf

08006620 <UART_DMARxHalfCplt>:
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006620:	2301      	movs	r3, #1
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006622:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8006624:	b510      	push	{r4, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006626:	6643      	str	r3, [r0, #100]	; 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006628:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800662a:	2b01      	cmp	r3, #1
 800662c:	d002      	beq.n	8006634 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 800662e:	f7ff fe4f 	bl	80062d0 <HAL_UART_RxHalfCpltCallback>
}
 8006632:	bd10      	pop	{r4, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006634:	3357      	adds	r3, #87	; 0x57
 8006636:	5ac1      	ldrh	r1, [r0, r3]
 8006638:	0849      	lsrs	r1, r1, #1
 800663a:	f7fe fb33 	bl	8004ca4 <HAL_UARTEx_RxEventCallback>
 800663e:	e7f8      	b.n	8006632 <UART_DMARxHalfCplt+0x12>

08006640 <UART_DMAReceiveCplt>:
{
 8006640:	0003      	movs	r3, r0
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006642:	699b      	ldr	r3, [r3, #24]
{
 8006644:	b570      	push	{r4, r5, r6, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006646:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006648:	2b20      	cmp	r3, #32
 800664a:	d029      	beq.n	80066a0 <UART_DMAReceiveCplt+0x60>
    huart->RxXferCount = 0U;
 800664c:	235a      	movs	r3, #90	; 0x5a
 800664e:	2200      	movs	r2, #0
 8006650:	52c2      	strh	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006652:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006656:	3b59      	subs	r3, #89	; 0x59
 8006658:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800665c:	6801      	ldr	r1, [r0, #0]
 800665e:	4d1f      	ldr	r5, [pc, #124]	; (80066dc <UART_DMAReceiveCplt+0x9c>)
 8006660:	680a      	ldr	r2, [r1, #0]
 8006662:	402a      	ands	r2, r5
 8006664:	600a      	str	r2, [r1, #0]
 8006666:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800666a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800666e:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006672:	6801      	ldr	r1, [r0, #0]
 8006674:	688a      	ldr	r2, [r1, #8]
 8006676:	439a      	bics	r2, r3
 8006678:	608a      	str	r2, [r1, #8]
 800667a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800667e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006682:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006686:	2440      	movs	r4, #64	; 0x40
 8006688:	6802      	ldr	r2, [r0, #0]
 800668a:	6893      	ldr	r3, [r2, #8]
 800668c:	43a3      	bics	r3, r4
 800668e:	6093      	str	r3, [r2, #8]
 8006690:	f381 8810 	msr	PRIMASK, r1
    huart->RxState = HAL_UART_STATE_READY;
 8006694:	2380      	movs	r3, #128	; 0x80
 8006696:	2220      	movs	r2, #32
 8006698:	50c2      	str	r2, [r0, r3]
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800669a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800669c:	2b01      	cmp	r3, #1
 800669e:	d007      	beq.n	80066b0 <UART_DMAReceiveCplt+0x70>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066a0:	2300      	movs	r3, #0
 80066a2:	6643      	str	r3, [r0, #100]	; 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066a4:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	d012      	beq.n	80066d0 <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 80066aa:	f7fe fabf 	bl	8004c2c <HAL_UART_RxCpltCallback>
}
 80066ae:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066b0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066b4:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066b8:	6802      	ldr	r2, [r0, #0]
 80066ba:	3c30      	subs	r4, #48	; 0x30
 80066bc:	6813      	ldr	r3, [r2, #0]
 80066be:	43a3      	bics	r3, r4
 80066c0:	6013      	str	r3, [r2, #0]
 80066c2:	f381 8810 	msr	PRIMASK, r1
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066c6:	2300      	movs	r3, #0
 80066c8:	6643      	str	r3, [r0, #100]	; 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066ca:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d1ec      	bne.n	80066aa <UART_DMAReceiveCplt+0x6a>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066d0:	3357      	adds	r3, #87	; 0x57
 80066d2:	5ac1      	ldrh	r1, [r0, r3]
 80066d4:	f7fe fae6 	bl	8004ca4 <HAL_UARTEx_RxEventCallback>
 80066d8:	e7e9      	b.n	80066ae <UART_DMAReceiveCplt+0x6e>
 80066da:	46c0      	nop			; (mov r8, r8)
 80066dc:	fffffeff 	.word	0xfffffeff

080066e0 <UART_SetConfig>:
{
 80066e0:	b570      	push	{r4, r5, r6, lr}
 80066e2:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066e4:	6925      	ldr	r5, [r4, #16]
 80066e6:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066e8:	6822      	ldr	r2, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066ea:	432b      	orrs	r3, r5
 80066ec:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066ee:	6811      	ldr	r1, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066f0:	69c0      	ldr	r0, [r0, #28]
 80066f2:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066f4:	4d44      	ldr	r5, [pc, #272]	; (8006808 <UART_SetConfig+0x128>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066f6:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066f8:	4029      	ands	r1, r5
 80066fa:	430b      	orrs	r3, r1
 80066fc:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066fe:	6853      	ldr	r3, [r2, #4]
 8006700:	4942      	ldr	r1, [pc, #264]	; (800680c <UART_SetConfig+0x12c>)
  tmpreg |= huart->Init.OneBitSampling;
 8006702:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006704:	400b      	ands	r3, r1
 8006706:	68e1      	ldr	r1, [r4, #12]
 8006708:	430b      	orrs	r3, r1
 800670a:	6053      	str	r3, [r2, #4]
  tmpreg |= huart->Init.OneBitSampling;
 800670c:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800670e:	6891      	ldr	r1, [r2, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8006710:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006712:	4d3f      	ldr	r5, [pc, #252]	; (8006810 <UART_SetConfig+0x130>)
 8006714:	4029      	ands	r1, r5
 8006716:	430b      	orrs	r3, r1
 8006718:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800671a:	4b3e      	ldr	r3, [pc, #248]	; (8006814 <UART_SetConfig+0x134>)
 800671c:	429a      	cmp	r2, r3
 800671e:	d010      	beq.n	8006742 <UART_SetConfig+0x62>
 8006720:	4b3d      	ldr	r3, [pc, #244]	; (8006818 <UART_SetConfig+0x138>)
 8006722:	429a      	cmp	r2, r3
 8006724:	d014      	beq.n	8006750 <UART_SetConfig+0x70>
 8006726:	4b3d      	ldr	r3, [pc, #244]	; (800681c <UART_SetConfig+0x13c>)
 8006728:	429a      	cmp	r2, r3
 800672a:	d011      	beq.n	8006750 <UART_SetConfig+0x70>
 800672c:	4b3c      	ldr	r3, [pc, #240]	; (8006820 <UART_SetConfig+0x140>)
 800672e:	429a      	cmp	r2, r3
 8006730:	d00e      	beq.n	8006750 <UART_SetConfig+0x70>
 8006732:	4b3c      	ldr	r3, [pc, #240]	; (8006824 <UART_SetConfig+0x144>)
 8006734:	429a      	cmp	r2, r3
 8006736:	d00b      	beq.n	8006750 <UART_SetConfig+0x70>
 8006738:	4b3b      	ldr	r3, [pc, #236]	; (8006828 <UART_SetConfig+0x148>)
 800673a:	429a      	cmp	r2, r3
 800673c:	d008      	beq.n	8006750 <UART_SetConfig+0x70>
    switch (clocksource)
 800673e:	2001      	movs	r0, #1
 8006740:	e035      	b.n	80067ae <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006742:	4b3a      	ldr	r3, [pc, #232]	; (800682c <UART_SetConfig+0x14c>)
 8006744:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006746:	2303      	movs	r3, #3
 8006748:	4013      	ands	r3, r2
 800674a:	3b01      	subs	r3, #1
 800674c:	2b02      	cmp	r3, #2
 800674e:	d932      	bls.n	80067b6 <UART_SetConfig+0xd6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006750:	2380      	movs	r3, #128	; 0x80
 8006752:	021b      	lsls	r3, r3, #8
 8006754:	4298      	cmp	r0, r3
 8006756:	d012      	beq.n	800677e <UART_SetConfig+0x9e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006758:	f7ff fa7a 	bl	8005c50 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800675c:	2800      	cmp	r0, #0
 800675e:	d00c      	beq.n	800677a <UART_SetConfig+0x9a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006760:	6863      	ldr	r3, [r4, #4]
 8006762:	6861      	ldr	r1, [r4, #4]
 8006764:	085b      	lsrs	r3, r3, #1
 8006766:	1818      	adds	r0, r3, r0
 8006768:	f7f9 fcce 	bl	8000108 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800676c:	0002      	movs	r2, r0
 800676e:	4b30      	ldr	r3, [pc, #192]	; (8006830 <UART_SetConfig+0x150>)
 8006770:	3a10      	subs	r2, #16
 8006772:	429a      	cmp	r2, r3
 8006774:	d8e3      	bhi.n	800673e <UART_SetConfig+0x5e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006776:	6823      	ldr	r3, [r4, #0]
 8006778:	60d8      	str	r0, [r3, #12]
 800677a:	2000      	movs	r0, #0
 800677c:	e017      	b.n	80067ae <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetPCLK1Freq();
 800677e:	f7ff fa67 	bl	8005c50 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006782:	2800      	cmp	r0, #0
 8006784:	d0f9      	beq.n	800677a <UART_SetConfig+0x9a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006786:	0040      	lsls	r0, r0, #1
 8006788:	6863      	ldr	r3, [r4, #4]
 800678a:	6861      	ldr	r1, [r4, #4]
 800678c:	085b      	lsrs	r3, r3, #1
 800678e:	1818      	adds	r0, r3, r0
 8006790:	f7f9 fcba 	bl	8000108 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006794:	0002      	movs	r2, r0
 8006796:	4b26      	ldr	r3, [pc, #152]	; (8006830 <UART_SetConfig+0x150>)
 8006798:	3a10      	subs	r2, #16
 800679a:	429a      	cmp	r2, r3
 800679c:	d8cf      	bhi.n	800673e <UART_SetConfig+0x5e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800679e:	4b25      	ldr	r3, [pc, #148]	; (8006834 <UART_SetConfig+0x154>)
        huart->Instance->BRR = brrtemp;
 80067a0:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80067a2:	4003      	ands	r3, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80067a4:	0700      	lsls	r0, r0, #28
 80067a6:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80067a8:	4318      	orrs	r0, r3
 80067aa:	60d0      	str	r0, [r2, #12]
 80067ac:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 80067ae:	2300      	movs	r3, #0
 80067b0:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 80067b2:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 80067b4:	bd70      	pop	{r4, r5, r6, pc}
 80067b6:	4a20      	ldr	r2, [pc, #128]	; (8006838 <UART_SetConfig+0x158>)
 80067b8:	5cd2      	ldrb	r2, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067ba:	2380      	movs	r3, #128	; 0x80
 80067bc:	021b      	lsls	r3, r3, #8
 80067be:	4298      	cmp	r0, r3
 80067c0:	d010      	beq.n	80067e4 <UART_SetConfig+0x104>
    switch (clocksource)
 80067c2:	2a04      	cmp	r2, #4
 80067c4:	d00b      	beq.n	80067de <UART_SetConfig+0xfe>
 80067c6:	d805      	bhi.n	80067d4 <UART_SetConfig+0xf4>
 80067c8:	2a00      	cmp	r2, #0
 80067ca:	d0c5      	beq.n	8006758 <UART_SetConfig+0x78>
 80067cc:	2a02      	cmp	r2, #2
 80067ce:	d1b6      	bne.n	800673e <UART_SetConfig+0x5e>
        pclk = (uint32_t) HSI_VALUE;
 80067d0:	481a      	ldr	r0, [pc, #104]	; (800683c <UART_SetConfig+0x15c>)
 80067d2:	e7c5      	b.n	8006760 <UART_SetConfig+0x80>
    switch (clocksource)
 80067d4:	0018      	movs	r0, r3
 80067d6:	2a08      	cmp	r2, #8
 80067d8:	d0c2      	beq.n	8006760 <UART_SetConfig+0x80>
 80067da:	2001      	movs	r0, #1
 80067dc:	e7e7      	b.n	80067ae <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 80067de:	f7ff f98b 	bl	8005af8 <HAL_RCC_GetSysClockFreq>
        break;
 80067e2:	e7bb      	b.n	800675c <UART_SetConfig+0x7c>
    switch (clocksource)
 80067e4:	2a04      	cmp	r2, #4
 80067e6:	d00b      	beq.n	8006800 <UART_SetConfig+0x120>
 80067e8:	d805      	bhi.n	80067f6 <UART_SetConfig+0x116>
 80067ea:	2a00      	cmp	r2, #0
 80067ec:	d0c7      	beq.n	800677e <UART_SetConfig+0x9e>
 80067ee:	2a02      	cmp	r2, #2
 80067f0:	d1a5      	bne.n	800673e <UART_SetConfig+0x5e>
 80067f2:	4813      	ldr	r0, [pc, #76]	; (8006840 <UART_SetConfig+0x160>)
 80067f4:	e7c8      	b.n	8006788 <UART_SetConfig+0xa8>
 80067f6:	2a08      	cmp	r2, #8
 80067f8:	d1a1      	bne.n	800673e <UART_SetConfig+0x5e>
 80067fa:	2080      	movs	r0, #128	; 0x80
 80067fc:	0240      	lsls	r0, r0, #9
 80067fe:	e7c3      	b.n	8006788 <UART_SetConfig+0xa8>
        pclk = HAL_RCC_GetSysClockFreq();
 8006800:	f7ff f97a 	bl	8005af8 <HAL_RCC_GetSysClockFreq>
        break;
 8006804:	e7bd      	b.n	8006782 <UART_SetConfig+0xa2>
 8006806:	46c0      	nop			; (mov r8, r8)
 8006808:	efff69f3 	.word	0xefff69f3
 800680c:	ffffcfff 	.word	0xffffcfff
 8006810:	fffff4ff 	.word	0xfffff4ff
 8006814:	40013800 	.word	0x40013800
 8006818:	40004400 	.word	0x40004400
 800681c:	40004800 	.word	0x40004800
 8006820:	40004c00 	.word	0x40004c00
 8006824:	40005000 	.word	0x40005000
 8006828:	40011400 	.word	0x40011400
 800682c:	40021000 	.word	0x40021000
 8006830:	0000ffef 	.word	0x0000ffef
 8006834:	0000fff0 	.word	0x0000fff0
 8006838:	08008250 	.word	0x08008250
 800683c:	007a1200 	.word	0x007a1200
 8006840:	00f42400 	.word	0x00f42400

08006844 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006844:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8006846:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006848:	071a      	lsls	r2, r3, #28
 800684a:	d506      	bpl.n	800685a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800684c:	6801      	ldr	r1, [r0, #0]
 800684e:	4c28      	ldr	r4, [pc, #160]	; (80068f0 <UART_AdvFeatureConfig+0xac>)
 8006850:	684a      	ldr	r2, [r1, #4]
 8006852:	4022      	ands	r2, r4
 8006854:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8006856:	4322      	orrs	r2, r4
 8006858:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800685a:	07da      	lsls	r2, r3, #31
 800685c:	d506      	bpl.n	800686c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800685e:	6801      	ldr	r1, [r0, #0]
 8006860:	4c24      	ldr	r4, [pc, #144]	; (80068f4 <UART_AdvFeatureConfig+0xb0>)
 8006862:	684a      	ldr	r2, [r1, #4]
 8006864:	4022      	ands	r2, r4
 8006866:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8006868:	4322      	orrs	r2, r4
 800686a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800686c:	079a      	lsls	r2, r3, #30
 800686e:	d506      	bpl.n	800687e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006870:	6801      	ldr	r1, [r0, #0]
 8006872:	4c21      	ldr	r4, [pc, #132]	; (80068f8 <UART_AdvFeatureConfig+0xb4>)
 8006874:	684a      	ldr	r2, [r1, #4]
 8006876:	4022      	ands	r2, r4
 8006878:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800687a:	4322      	orrs	r2, r4
 800687c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800687e:	075a      	lsls	r2, r3, #29
 8006880:	d506      	bpl.n	8006890 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006882:	6801      	ldr	r1, [r0, #0]
 8006884:	4c1d      	ldr	r4, [pc, #116]	; (80068fc <UART_AdvFeatureConfig+0xb8>)
 8006886:	684a      	ldr	r2, [r1, #4]
 8006888:	4022      	ands	r2, r4
 800688a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800688c:	4322      	orrs	r2, r4
 800688e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006890:	06da      	lsls	r2, r3, #27
 8006892:	d506      	bpl.n	80068a2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006894:	6801      	ldr	r1, [r0, #0]
 8006896:	4c1a      	ldr	r4, [pc, #104]	; (8006900 <UART_AdvFeatureConfig+0xbc>)
 8006898:	688a      	ldr	r2, [r1, #8]
 800689a:	4022      	ands	r2, r4
 800689c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800689e:	4322      	orrs	r2, r4
 80068a0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80068a2:	069a      	lsls	r2, r3, #26
 80068a4:	d506      	bpl.n	80068b4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80068a6:	6801      	ldr	r1, [r0, #0]
 80068a8:	4c16      	ldr	r4, [pc, #88]	; (8006904 <UART_AdvFeatureConfig+0xc0>)
 80068aa:	688a      	ldr	r2, [r1, #8]
 80068ac:	4022      	ands	r2, r4
 80068ae:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80068b0:	4322      	orrs	r2, r4
 80068b2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068b4:	065a      	lsls	r2, r3, #25
 80068b6:	d50a      	bpl.n	80068ce <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068b8:	6801      	ldr	r1, [r0, #0]
 80068ba:	4d13      	ldr	r5, [pc, #76]	; (8006908 <UART_AdvFeatureConfig+0xc4>)
 80068bc:	684a      	ldr	r2, [r1, #4]
 80068be:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80068c0:	402a      	ands	r2, r5
 80068c2:	4322      	orrs	r2, r4
 80068c4:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068c6:	2280      	movs	r2, #128	; 0x80
 80068c8:	0352      	lsls	r2, r2, #13
 80068ca:	4294      	cmp	r4, r2
 80068cc:	d009      	beq.n	80068e2 <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80068ce:	061b      	lsls	r3, r3, #24
 80068d0:	d506      	bpl.n	80068e0 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80068d2:	6802      	ldr	r2, [r0, #0]
 80068d4:	490d      	ldr	r1, [pc, #52]	; (800690c <UART_AdvFeatureConfig+0xc8>)
 80068d6:	6853      	ldr	r3, [r2, #4]
 80068d8:	400b      	ands	r3, r1
 80068da:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80068dc:	430b      	orrs	r3, r1
 80068de:	6053      	str	r3, [r2, #4]
}
 80068e0:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068e2:	684a      	ldr	r2, [r1, #4]
 80068e4:	4c0a      	ldr	r4, [pc, #40]	; (8006910 <UART_AdvFeatureConfig+0xcc>)
 80068e6:	4022      	ands	r2, r4
 80068e8:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80068ea:	4322      	orrs	r2, r4
 80068ec:	604a      	str	r2, [r1, #4]
 80068ee:	e7ee      	b.n	80068ce <UART_AdvFeatureConfig+0x8a>
 80068f0:	ffff7fff 	.word	0xffff7fff
 80068f4:	fffdffff 	.word	0xfffdffff
 80068f8:	fffeffff 	.word	0xfffeffff
 80068fc:	fffbffff 	.word	0xfffbffff
 8006900:	ffffefff 	.word	0xffffefff
 8006904:	ffffdfff 	.word	0xffffdfff
 8006908:	ffefffff 	.word	0xffefffff
 800690c:	fff7ffff 	.word	0xfff7ffff
 8006910:	ff9fffff 	.word	0xff9fffff

08006914 <UART_WaitOnFlagUntilTimeout>:
{
 8006914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006916:	4657      	mov	r7, sl
 8006918:	464e      	mov	r6, r9
 800691a:	4645      	mov	r5, r8
 800691c:	46de      	mov	lr, fp
 800691e:	b5e0      	push	{r5, r6, r7, lr}
 8006920:	0016      	movs	r6, r2
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006922:	000a      	movs	r2, r1
{
 8006924:	000d      	movs	r5, r1
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006926:	2140      	movs	r1, #64	; 0x40
 8006928:	3a40      	subs	r2, #64	; 0x40
 800692a:	438a      	bics	r2, r1
{
 800692c:	4699      	mov	r9, r3
 800692e:	4680      	mov	r8, r0
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006930:	4692      	mov	sl, r2
{
 8006932:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006934:	6803      	ldr	r3, [r0, #0]
 8006936:	e001      	b.n	800693c <UART_WaitOnFlagUntilTimeout+0x28>
    if (Timeout != HAL_MAX_DELAY)
 8006938:	1c7a      	adds	r2, r7, #1
 800693a:	d10d      	bne.n	8006958 <UART_WaitOnFlagUntilTimeout+0x44>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800693c:	69dc      	ldr	r4, [r3, #28]
 800693e:	402c      	ands	r4, r5
 8006940:	1b64      	subs	r4, r4, r5
 8006942:	4262      	negs	r2, r4
 8006944:	4154      	adcs	r4, r2
 8006946:	42b4      	cmp	r4, r6
 8006948:	d0f6      	beq.n	8006938 <UART_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 800694a:	2000      	movs	r0, #0
}
 800694c:	bcf0      	pop	{r4, r5, r6, r7}
 800694e:	46bb      	mov	fp, r7
 8006950:	46b2      	mov	sl, r6
 8006952:	46a9      	mov	r9, r5
 8006954:	46a0      	mov	r8, r4
 8006956:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006958:	f7fe fa0a 	bl	8004d70 <HAL_GetTick>
 800695c:	464b      	mov	r3, r9
 800695e:	1ac0      	subs	r0, r0, r3
 8006960:	42b8      	cmp	r0, r7
 8006962:	d823      	bhi.n	80069ac <UART_WaitOnFlagUntilTimeout+0x98>
 8006964:	2f00      	cmp	r7, #0
 8006966:	d021      	beq.n	80069ac <UART_WaitOnFlagUntilTimeout+0x98>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006968:	4643      	mov	r3, r8
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	0752      	lsls	r2, r2, #29
 8006970:	d5e4      	bpl.n	800693c <UART_WaitOnFlagUntilTimeout+0x28>
 8006972:	4652      	mov	r2, sl
 8006974:	2a00      	cmp	r2, #0
 8006976:	d0e1      	beq.n	800693c <UART_WaitOnFlagUntilTimeout+0x28>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006978:	2408      	movs	r4, #8
 800697a:	0021      	movs	r1, r4
 800697c:	69da      	ldr	r2, [r3, #28]
 800697e:	4011      	ands	r1, r2
 8006980:	468b      	mov	fp, r1
 8006982:	4214      	tst	r4, r2
 8006984:	d114      	bne.n	80069b0 <UART_WaitOnFlagUntilTimeout+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006986:	2280      	movs	r2, #128	; 0x80
 8006988:	69d9      	ldr	r1, [r3, #28]
 800698a:	0112      	lsls	r2, r2, #4
 800698c:	4211      	tst	r1, r2
 800698e:	d0d5      	beq.n	800693c <UART_WaitOnFlagUntilTimeout+0x28>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006990:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8006992:	4640      	mov	r0, r8
 8006994:	f7ff fbd2 	bl	800613c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006998:	2384      	movs	r3, #132	; 0x84
 800699a:	2220      	movs	r2, #32
 800699c:	4641      	mov	r1, r8
 800699e:	50ca      	str	r2, [r1, r3]
          __HAL_UNLOCK(huart);
 80069a0:	4642      	mov	r2, r8
 80069a2:	4659      	mov	r1, fp
 80069a4:	3b0c      	subs	r3, #12
          return HAL_TIMEOUT;
 80069a6:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 80069a8:	54d1      	strb	r1, [r2, r3]
          return HAL_TIMEOUT;
 80069aa:	e7cf      	b.n	800694c <UART_WaitOnFlagUntilTimeout+0x38>
        return HAL_TIMEOUT;
 80069ac:	2003      	movs	r0, #3
 80069ae:	e7cd      	b.n	800694c <UART_WaitOnFlagUntilTimeout+0x38>
          UART_EndRxTransfer(huart);
 80069b0:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069b2:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 80069b4:	f7ff fbc2 	bl	800613c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80069b8:	2384      	movs	r3, #132	; 0x84
 80069ba:	4642      	mov	r2, r8
          __HAL_UNLOCK(huart);
 80069bc:	4641      	mov	r1, r8
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80069be:	50d4      	str	r4, [r2, r3]
          __HAL_UNLOCK(huart);
 80069c0:	2200      	movs	r2, #0
 80069c2:	3b0c      	subs	r3, #12
          return HAL_ERROR;
 80069c4:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 80069c6:	54ca      	strb	r2, [r1, r3]
          return HAL_ERROR;
 80069c8:	e7c0      	b.n	800694c <UART_WaitOnFlagUntilTimeout+0x38>
 80069ca:	46c0      	nop			; (mov r8, r8)

080069cc <UART_CheckIdleState>:
{
 80069cc:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ce:	2384      	movs	r3, #132	; 0x84
 80069d0:	2600      	movs	r6, #0
{
 80069d2:	0004      	movs	r4, r0
 80069d4:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069d6:	50c6      	str	r6, [r0, r3]
  tickstart = HAL_GetTick();
 80069d8:	f7fe f9ca 	bl	8004d70 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80069dc:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 80069de:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80069e0:	6811      	ldr	r1, [r2, #0]
 80069e2:	070b      	lsls	r3, r1, #28
 80069e4:	d40e      	bmi.n	8006a04 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069e6:	6813      	ldr	r3, [r2, #0]
 80069e8:	075b      	lsls	r3, r3, #29
 80069ea:	d41a      	bmi.n	8006a22 <UART_CheckIdleState+0x56>
  huart->gState = HAL_UART_STATE_READY;
 80069ec:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;
 80069ee:	2280      	movs	r2, #128	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 80069f0:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80069f2:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069f4:	2300      	movs	r3, #0
  return HAL_OK;
 80069f6:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 80069f8:	3a08      	subs	r2, #8
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069fa:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069fc:	6663      	str	r3, [r4, #100]	; 0x64
  __HAL_UNLOCK(huart);
 80069fe:	54a3      	strb	r3, [r4, r2]
}
 8006a00:	b002      	add	sp, #8
 8006a02:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a04:	2180      	movs	r1, #128	; 0x80
 8006a06:	4b24      	ldr	r3, [pc, #144]	; (8006a98 <UART_CheckIdleState+0xcc>)
 8006a08:	2200      	movs	r2, #0
 8006a0a:	9300      	str	r3, [sp, #0]
 8006a0c:	0389      	lsls	r1, r1, #14
 8006a0e:	0003      	movs	r3, r0
 8006a10:	0020      	movs	r0, r4
 8006a12:	f7ff ff7f 	bl	8006914 <UART_WaitOnFlagUntilTimeout>
 8006a16:	2800      	cmp	r0, #0
 8006a18:	d12c      	bne.n	8006a74 <UART_CheckIdleState+0xa8>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006a1a:	6822      	ldr	r2, [r4, #0]
 8006a1c:	6813      	ldr	r3, [r2, #0]
 8006a1e:	075b      	lsls	r3, r3, #29
 8006a20:	d5e4      	bpl.n	80069ec <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a22:	2180      	movs	r1, #128	; 0x80
 8006a24:	4b1c      	ldr	r3, [pc, #112]	; (8006a98 <UART_CheckIdleState+0xcc>)
 8006a26:	2200      	movs	r2, #0
 8006a28:	9300      	str	r3, [sp, #0]
 8006a2a:	0020      	movs	r0, r4
 8006a2c:	002b      	movs	r3, r5
 8006a2e:	03c9      	lsls	r1, r1, #15
 8006a30:	f7ff ff70 	bl	8006914 <UART_WaitOnFlagUntilTimeout>
 8006a34:	2800      	cmp	r0, #0
 8006a36:	d0d9      	beq.n	80069ec <UART_CheckIdleState+0x20>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a38:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a3c:	2201      	movs	r2, #1
 8006a3e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a42:	6821      	ldr	r1, [r4, #0]
 8006a44:	4d15      	ldr	r5, [pc, #84]	; (8006a9c <UART_CheckIdleState+0xd0>)
 8006a46:	680b      	ldr	r3, [r1, #0]
 8006a48:	402b      	ands	r3, r5
 8006a4a:	600b      	str	r3, [r1, #0]
 8006a4c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a50:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a54:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a58:	6821      	ldr	r1, [r4, #0]
 8006a5a:	688b      	ldr	r3, [r1, #8]
 8006a5c:	4393      	bics	r3, r2
 8006a5e:	608b      	str	r3, [r1, #8]
 8006a60:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8006a64:	2380      	movs	r3, #128	; 0x80
 8006a66:	321f      	adds	r2, #31
 8006a68:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	3b08      	subs	r3, #8
      return HAL_TIMEOUT;
 8006a6e:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8006a70:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8006a72:	e7c5      	b.n	8006a00 <UART_CheckIdleState+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a74:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a78:	2301      	movs	r3, #1
 8006a7a:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006a7e:	2080      	movs	r0, #128	; 0x80
 8006a80:	6822      	ldr	r2, [r4, #0]
 8006a82:	6813      	ldr	r3, [r2, #0]
 8006a84:	4383      	bics	r3, r0
 8006a86:	6013      	str	r3, [r2, #0]
 8006a88:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8006a8c:	2320      	movs	r3, #32
 8006a8e:	67e3      	str	r3, [r4, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 8006a90:	3358      	adds	r3, #88	; 0x58
 8006a92:	54e6      	strb	r6, [r4, r3]
      return HAL_TIMEOUT;
 8006a94:	387d      	subs	r0, #125	; 0x7d
 8006a96:	e7b3      	b.n	8006a00 <UART_CheckIdleState+0x34>
 8006a98:	01ffffff 	.word	0x01ffffff
 8006a9c:	fffffedf 	.word	0xfffffedf

08006aa0 <HAL_UART_Init>:
{
 8006aa0:	b510      	push	{r4, lr}
 8006aa2:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8006aa4:	d022      	beq.n	8006aec <HAL_UART_Init+0x4c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8006aa6:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d025      	beq.n	8006af8 <HAL_UART_Init+0x58>
  huart->gState = HAL_UART_STATE_BUSY;
 8006aac:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8006aae:	2101      	movs	r1, #1
 8006ab0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006ab2:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8006ab4:	6813      	ldr	r3, [r2, #0]
 8006ab6:	438b      	bics	r3, r1
 8006ab8:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006aba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d117      	bne.n	8006af0 <HAL_UART_Init+0x50>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ac0:	0020      	movs	r0, r4
 8006ac2:	f7ff fe0d 	bl	80066e0 <UART_SetConfig>
 8006ac6:	2801      	cmp	r0, #1
 8006ac8:	d010      	beq.n	8006aec <HAL_UART_Init+0x4c>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8006aca:	6823      	ldr	r3, [r4, #0]
 8006acc:	490d      	ldr	r1, [pc, #52]	; (8006b04 <HAL_UART_Init+0x64>)
 8006ace:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8006ad0:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8006ad2:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006ad4:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8006ad6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006ad8:	689a      	ldr	r2, [r3, #8]
 8006ada:	438a      	bics	r2, r1
 8006adc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	3907      	subs	r1, #7
 8006ae2:	430a      	orrs	r2, r1
 8006ae4:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8006ae6:	f7ff ff71 	bl	80069cc <UART_CheckIdleState>
}
 8006aea:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006aec:	2001      	movs	r0, #1
 8006aee:	e7fc      	b.n	8006aea <HAL_UART_Init+0x4a>
    UART_AdvFeatureConfig(huart);
 8006af0:	0020      	movs	r0, r4
 8006af2:	f7ff fea7 	bl	8006844 <UART_AdvFeatureConfig>
 8006af6:	e7e3      	b.n	8006ac0 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8006af8:	2278      	movs	r2, #120	; 0x78
 8006afa:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8006afc:	f7fb fdc0 	bl	8002680 <HAL_UART_MspInit>
 8006b00:	e7d4      	b.n	8006aac <HAL_UART_Init+0xc>
 8006b02:	46c0      	nop			; (mov r8, r8)
 8006b04:	fffff7ff 	.word	0xfffff7ff

08006b08 <UART_Start_Receive_DMA>:
{
 8006b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b0a:	0013      	movs	r3, r2
  huart->RxXferSize = Size;
 8006b0c:	2258      	movs	r2, #88	; 0x58
  huart->pRxBuffPtr = pData;
 8006b0e:	6541      	str	r1, [r0, #84]	; 0x54
{
 8006b10:	000d      	movs	r5, r1
  huart->RxXferSize = Size;
 8006b12:	5283      	strh	r3, [r0, r2]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b14:	2784      	movs	r7, #132	; 0x84
 8006b16:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b18:	2680      	movs	r6, #128	; 0x80
 8006b1a:	2122      	movs	r1, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b1c:	51c2      	str	r2, [r0, r7]
{
 8006b1e:	0004      	movs	r4, r0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b20:	5181      	str	r1, [r0, r6]
  if (huart->hdmarx != NULL)
 8006b22:	6f40      	ldr	r0, [r0, #116]	; 0x74
 8006b24:	2800      	cmp	r0, #0
 8006b26:	d00d      	beq.n	8006b44 <UART_Start_Receive_DMA+0x3c>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006b28:	491d      	ldr	r1, [pc, #116]	; (8006ba0 <UART_Start_Receive_DMA+0x98>)
    huart->hdmarx->XferAbortCallback = NULL;
 8006b2a:	6342      	str	r2, [r0, #52]	; 0x34
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006b2c:	6281      	str	r1, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006b2e:	491d      	ldr	r1, [pc, #116]	; (8006ba4 <UART_Start_Receive_DMA+0x9c>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006b30:	002a      	movs	r2, r5
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006b32:	62c1      	str	r1, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006b34:	491c      	ldr	r1, [pc, #112]	; (8006ba8 <UART_Start_Receive_DMA+0xa0>)
 8006b36:	6301      	str	r1, [r0, #48]	; 0x30
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006b38:	6821      	ldr	r1, [r4, #0]
 8006b3a:	3124      	adds	r1, #36	; 0x24
 8006b3c:	f7fe fb26 	bl	800518c <HAL_DMA_Start_IT>
 8006b40:	2800      	cmp	r0, #0
 8006b42:	d127      	bne.n	8006b94 <UART_Start_Receive_DMA+0x8c>
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006b44:	6923      	ldr	r3, [r4, #16]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d117      	bne.n	8006b7a <UART_Start_Receive_DMA+0x72>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b4a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b4e:	2301      	movs	r3, #1
 8006b50:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b54:	6821      	ldr	r1, [r4, #0]
 8006b56:	688a      	ldr	r2, [r1, #8]
 8006b58:	431a      	orrs	r2, r3
 8006b5a:	608a      	str	r2, [r1, #8]
 8006b5c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b60:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b64:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b68:	2040      	movs	r0, #64	; 0x40
 8006b6a:	6822      	ldr	r2, [r4, #0]
 8006b6c:	6893      	ldr	r3, [r2, #8]
 8006b6e:	4303      	orrs	r3, r0
 8006b70:	6093      	str	r3, [r2, #8]
 8006b72:	f381 8810 	msr	PRIMASK, r1
  return HAL_OK;
 8006b76:	2000      	movs	r0, #0
}
 8006b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b7a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b7e:	2301      	movs	r3, #1
 8006b80:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b84:	6822      	ldr	r2, [r4, #0]
 8006b86:	33ff      	adds	r3, #255	; 0xff
 8006b88:	6810      	ldr	r0, [r2, #0]
 8006b8a:	4303      	orrs	r3, r0
 8006b8c:	6013      	str	r3, [r2, #0]
 8006b8e:	f381 8810 	msr	PRIMASK, r1
}
 8006b92:	e7da      	b.n	8006b4a <UART_Start_Receive_DMA+0x42>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006b94:	2310      	movs	r3, #16
 8006b96:	51e3      	str	r3, [r4, r7]
      huart->RxState = HAL_UART_STATE_READY;
 8006b98:	3310      	adds	r3, #16
      return HAL_ERROR;
 8006b9a:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 8006b9c:	51a3      	str	r3, [r4, r6]
      return HAL_ERROR;
 8006b9e:	e7eb      	b.n	8006b78 <UART_Start_Receive_DMA+0x70>
 8006ba0:	08006641 	.word	0x08006641
 8006ba4:	08006621 	.word	0x08006621
 8006ba8:	080062d5 	.word	0x080062d5

08006bac <HAL_UARTEx_ReceiveToIdle_DMA>:
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006bac:	2380      	movs	r3, #128	; 0x80
 8006bae:	58c3      	ldr	r3, [r0, r3]
{
 8006bb0:	b510      	push	{r4, lr}
 8006bb2:	0004      	movs	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8006bb4:	2b20      	cmp	r3, #32
 8006bb6:	d129      	bne.n	8006c0c <HAL_UARTEx_ReceiveToIdle_DMA+0x60>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bb8:	2900      	cmp	r1, #0
 8006bba:	d00b      	beq.n	8006bd4 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
 8006bbc:	2a00      	cmp	r2, #0
 8006bbe:	d009      	beq.n	8006bd4 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bc0:	2380      	movs	r3, #128	; 0x80
 8006bc2:	6880      	ldr	r0, [r0, #8]
 8006bc4:	015b      	lsls	r3, r3, #5
 8006bc6:	4298      	cmp	r0, r3
 8006bc8:	d106      	bne.n	8006bd8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2c>
 8006bca:	6923      	ldr	r3, [r4, #16]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d103      	bne.n	8006bd8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006bd0:	07cb      	lsls	r3, r1, #31
 8006bd2:	d501      	bpl.n	8006bd8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2c>
      return HAL_ERROR;
 8006bd4:	2001      	movs	r0, #1
  }
  else
  {
    return HAL_BUSY;
  }
}
 8006bd6:	bd10      	pop	{r4, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	6623      	str	r3, [r4, #96]	; 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bdc:	2300      	movs	r3, #0
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006bde:	0020      	movs	r0, r4
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006be0:	6663      	str	r3, [r4, #100]	; 0x64
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006be2:	f7ff ff91 	bl	8006b08 <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 8006be6:	2800      	cmp	r0, #0
 8006be8:	d1f5      	bne.n	8006bd6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bea:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d1f1      	bne.n	8006bd4 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006bf0:	2110      	movs	r1, #16
 8006bf2:	6822      	ldr	r2, [r4, #0]
 8006bf4:	6211      	str	r1, [r2, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bf6:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bfa:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bfe:	6822      	ldr	r2, [r4, #0]
 8006c00:	6813      	ldr	r3, [r2, #0]
 8006c02:	430b      	orrs	r3, r1
 8006c04:	6013      	str	r3, [r2, #0]
 8006c06:	f38c 8810 	msr	PRIMASK, ip
}
 8006c0a:	e7e4      	b.n	8006bd6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    return HAL_BUSY;
 8006c0c:	2002      	movs	r0, #2
 8006c0e:	e7e2      	b.n	8006bd6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>

08006c10 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8006c10:	4770      	bx	lr
 8006c12:	46c0      	nop			; (mov r8, r8)

08006c14 <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8006c14:	e7fe      	b.n	8006c14 <HardFault_Handler>
 8006c16:	46c0      	nop			; (mov r8, r8)

08006c18 <ADC1_IRQHandler>:
#endif
/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 8006c18:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8006c1a:	4802      	ldr	r0, [pc, #8]	; (8006c24 <ADC1_IRQHandler+0xc>)
 8006c1c:	f7fe f95e 	bl	8004edc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8006c20:	bd10      	pop	{r4, pc}
 8006c22:	46c0      	nop			; (mov r8, r8)
 8006c24:	20000590 	.word	0x20000590

08006c28 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8006c28:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006c2a:	4802      	ldr	r0, [pc, #8]	; (8006c34 <TIM7_IRQHandler+0xc>)
 8006c2c:	f7ff f912 	bl	8005e54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8006c30:	bd10      	pop	{r4, pc}
 8006c32:	46c0      	nop			; (mov r8, r8)
 8006c34:	200056fc 	.word	0x200056fc

08006c38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006c38:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006c3a:	4802      	ldr	r0, [pc, #8]	; (8006c44 <USART1_IRQHandler+0xc>)
 8006c3c:	f7ff fb88 	bl	8006350 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006c40:	bd10      	pop	{r4, pc}
 8006c42:	46c0      	nop			; (mov r8, r8)
 8006c44:	200005d0 	.word	0x200005d0

08006c48 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8006c48:	4770      	bx	lr
 8006c4a:	46c0      	nop			; (mov r8, r8)

08006c4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8006c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c4e:	46ce      	mov	lr, r9
 8006c50:	4647      	mov	r7, r8
 8006c52:	b580      	push	{r7, lr}
 8006c54:	0004      	movs	r4, r0
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8006c56:	f7fb ff75 	bl	8002b44 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8006c5a:	4a39      	ldr	r2, [pc, #228]	; (8006d40 <prvAddNewTaskToReadyList+0xf4>)
 8006c5c:	6813      	ldr	r3, [r2, #0]
 8006c5e:	3301      	adds	r3, #1
 8006c60:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8006c62:	4b38      	ldr	r3, [pc, #224]	; (8006d44 <prvAddNewTaskToReadyList+0xf8>)
 8006c64:	4699      	mov	r9, r3
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d038      	beq.n	8006cde <prvAddNewTaskToReadyList+0x92>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8006c6c:	4f36      	ldr	r7, [pc, #216]	; (8006d48 <prvAddNewTaskToReadyList+0xfc>)
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d02a      	beq.n	8006cca <prvAddNewTaskToReadyList+0x7e>
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8006c74:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006c76:	4d35      	ldr	r5, [pc, #212]	; (8006d4c <prvAddNewTaskToReadyList+0x100>)
            uxTaskNumber++;
 8006c78:	4b35      	ldr	r3, [pc, #212]	; (8006d50 <prvAddNewTaskToReadyList+0x104>)
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	3201      	adds	r2, #1
 8006c7e:	601a      	str	r2, [r3, #0]
            prvAddTaskToReadyList( pxNewTCB );
 8006c80:	4b34      	ldr	r3, [pc, #208]	; (8006d54 <prvAddNewTaskToReadyList+0x108>)
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006c82:	6462      	str	r2, [r4, #68]	; 0x44
            prvAddTaskToReadyList( pxNewTCB );
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	428a      	cmp	r2, r1
 8006c88:	d200      	bcs.n	8006c8c <prvAddNewTaskToReadyList+0x40>
 8006c8a:	6019      	str	r1, [r3, #0]
 8006c8c:	008b      	lsls	r3, r1, #2
 8006c8e:	185b      	adds	r3, r3, r1
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	18e8      	adds	r0, r5, r3
 8006c94:	6842      	ldr	r2, [r0, #4]
 8006c96:	6891      	ldr	r1, [r2, #8]
 8006c98:	60a2      	str	r2, [r4, #8]
 8006c9a:	60e1      	str	r1, [r4, #12]
 8006c9c:	6896      	ldr	r6, [r2, #8]
 8006c9e:	1d21      	adds	r1, r4, #4
 8006ca0:	6071      	str	r1, [r6, #4]
 8006ca2:	6091      	str	r1, [r2, #8]
 8006ca4:	58ea      	ldr	r2, [r5, r3]
 8006ca6:	6160      	str	r0, [r4, #20]
 8006ca8:	3201      	adds	r2, #1
 8006caa:	50ea      	str	r2, [r5, r3]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8006cac:	f7fb ff56 	bl	8002b5c <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d005      	beq.n	8006cc2 <prvAddNewTaskToReadyList+0x76>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8006cb6:	464b      	mov	r3, r9
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cbc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d316      	bcc.n	8006cf0 <prvAddNewTaskToReadyList+0xa4>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8006cc2:	bcc0      	pop	{r6, r7}
 8006cc4:	46b9      	mov	r9, r7
 8006cc6:	46b0      	mov	r8, r6
 8006cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006cca:	464b      	mov	r3, r9
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cd2:	428b      	cmp	r3, r1
 8006cd4:	d801      	bhi.n	8006cda <prvAddNewTaskToReadyList+0x8e>
                        pxCurrentTCB = pxNewTCB;
 8006cd6:	464b      	mov	r3, r9
 8006cd8:	601c      	str	r4, [r3, #0]
 8006cda:	4d1c      	ldr	r5, [pc, #112]	; (8006d4c <prvAddNewTaskToReadyList+0x100>)
 8006cdc:	e7cc      	b.n	8006c78 <prvAddNewTaskToReadyList+0x2c>
                pxCurrentTCB = pxNewTCB;
 8006cde:	464b      	mov	r3, r9
 8006ce0:	601c      	str	r4, [r3, #0]
                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006ce2:	6813      	ldr	r3, [r2, #0]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d006      	beq.n	8006cf6 <prvAddNewTaskToReadyList+0xaa>
            prvAddTaskToReadyList( pxNewTCB );
 8006ce8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006cea:	4d18      	ldr	r5, [pc, #96]	; (8006d4c <prvAddNewTaskToReadyList+0x100>)
 8006cec:	4f16      	ldr	r7, [pc, #88]	; (8006d48 <prvAddNewTaskToReadyList+0xfc>)
 8006cee:	e7c3      	b.n	8006c78 <prvAddNewTaskToReadyList+0x2c>
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8006cf0:	f7fb ff1c 	bl	8002b2c <vPortYield>
    }
 8006cf4:	e7e5      	b.n	8006cc2 <prvAddNewTaskToReadyList+0x76>
 8006cf6:	23c8      	movs	r3, #200	; 0xc8
 8006cf8:	4d14      	ldr	r5, [pc, #80]	; (8006d4c <prvAddNewTaskToReadyList+0x100>)
 8006cfa:	4698      	mov	r8, r3
 8006cfc:	002f      	movs	r7, r5
 8006cfe:	44a8      	add	r8, r5
{
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006d00:	0038      	movs	r0, r7
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d02:	3714      	adds	r7, #20
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006d04:	f7fb fe56 	bl	80029b4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d08:	45b8      	cmp	r8, r7
 8006d0a:	d1f9      	bne.n	8006d00 <prvAddNewTaskToReadyList+0xb4>
    }

    vListInitialise( &xDelayedTaskList1 );
 8006d0c:	4b12      	ldr	r3, [pc, #72]	; (8006d58 <prvAddNewTaskToReadyList+0x10c>)
 8006d0e:	4698      	mov	r8, r3
 8006d10:	0018      	movs	r0, r3
 8006d12:	f7fb fe4f 	bl	80029b4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8006d16:	4f11      	ldr	r7, [pc, #68]	; (8006d5c <prvAddNewTaskToReadyList+0x110>)
 8006d18:	0038      	movs	r0, r7
 8006d1a:	f7fb fe4b 	bl	80029b4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8006d1e:	4810      	ldr	r0, [pc, #64]	; (8006d60 <prvAddNewTaskToReadyList+0x114>)
 8006d20:	f7fb fe48 	bl	80029b4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8006d24:	480f      	ldr	r0, [pc, #60]	; (8006d64 <prvAddNewTaskToReadyList+0x118>)
 8006d26:	f7fb fe45 	bl	80029b4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8006d2a:	480f      	ldr	r0, [pc, #60]	; (8006d68 <prvAddNewTaskToReadyList+0x11c>)
 8006d2c:	f7fb fe42 	bl	80029b4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8006d30:	4642      	mov	r2, r8
 8006d32:	4b0e      	ldr	r3, [pc, #56]	; (8006d6c <prvAddNewTaskToReadyList+0x120>)
            prvAddTaskToReadyList( pxNewTCB );
 8006d34:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    pxDelayedTaskList = &xDelayedTaskList1;
 8006d36:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006d38:	4b0d      	ldr	r3, [pc, #52]	; (8006d70 <prvAddNewTaskToReadyList+0x124>)
 8006d3a:	601f      	str	r7, [r3, #0]
 8006d3c:	4f02      	ldr	r7, [pc, #8]	; (8006d48 <prvAddNewTaskToReadyList+0xfc>)
}
 8006d3e:	e79b      	b.n	8006c78 <prvAddNewTaskToReadyList+0x2c>
 8006d40:	20005818 	.word	0x20005818
 8006d44:	20005744 	.word	0x20005744
 8006d48:	20005cd4 	.word	0x20005cd4
 8006d4c:	20005750 	.word	0x20005750
 8006d50:	20005a24 	.word	0x20005a24
 8006d54:	20005c28 	.word	0x20005c28
 8006d58:	20005c2c 	.word	0x20005c2c
 8006d5c:	20005c40 	.word	0x20005c40
 8006d60:	20005cc0 	.word	0x20005cc0
 8006d64:	20005cec 	.word	0x20005cec
 8006d68:	20005cd8 	.word	0x20005cd8
 8006d6c:	20005748 	.word	0x20005748
 8006d70:	2000574c 	.word	0x2000574c

08006d74 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8006d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d76:	4647      	mov	r7, r8
 8006d78:	46ce      	mov	lr, r9
 8006d7a:	0004      	movs	r4, r0
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8006d7c:	4b1e      	ldr	r3, [pc, #120]	; (8006df8 <prvAddCurrentTaskToDelayedList+0x84>)
{
 8006d7e:	b580      	push	{r7, lr}
    const TickType_t xConstTickCount = xTickCount;
 8006d80:	681e      	ldr	r6, [r3, #0]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8006d82:	4b1e      	ldr	r3, [pc, #120]	; (8006dfc <prvAddCurrentTaskToDelayedList+0x88>)
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d84:	4d1e      	ldr	r5, [pc, #120]	; (8006e00 <prvAddCurrentTaskToDelayedList+0x8c>)
    List_t * const pxDelayedList = pxDelayedTaskList;
 8006d86:	681f      	ldr	r7, [r3, #0]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8006d88:	4b1e      	ldr	r3, [pc, #120]	; (8006e04 <prvAddCurrentTaskToDelayedList+0x90>)
{
 8006d8a:	4689      	mov	r9, r1
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8006d8c:	681b      	ldr	r3, [r3, #0]
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d8e:	6828      	ldr	r0, [r5, #0]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8006d90:	4698      	mov	r8, r3
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d92:	3004      	adds	r0, #4
 8006d94:	f7fb fe36 	bl	8002a04 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006d98:	1c63      	adds	r3, r4, #1
 8006d9a:	d016      	beq.n	8006dca <prvAddCurrentTaskToDelayedList+0x56>
             * does not occur.  This may overflow but this doesn't matter, the
             * kernel will manage it correctly. */
            xTimeToWake = xConstTickCount + xTicksToWait;

            /* The list item will be inserted in wake time order. */
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006d9c:	682b      	ldr	r3, [r5, #0]
            if( xTimeToWake < xConstTickCount )
            {
                /* Wake time has overflowed.  Place this item in the overflow
                 * list. */
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8006d9e:	6829      	ldr	r1, [r5, #0]
            xTimeToWake = xConstTickCount + xTicksToWait;
 8006da0:	1934      	adds	r4, r6, r4
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006da2:	605c      	str	r4, [r3, #4]
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8006da4:	3104      	adds	r1, #4
            if( xTimeToWake < xConstTickCount )
 8006da6:	42a6      	cmp	r6, r4
 8006da8:	d80b      	bhi.n	8006dc2 <prvAddCurrentTaskToDelayedList+0x4e>
            else
            {
                /* The wake time has not overflowed, so the current block list
                 * is used. */
                traceMOVED_TASK_TO_DELAYED_LIST();
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8006daa:	0038      	movs	r0, r7
 8006dac:	f7fb fe12 	bl	80029d4 <vListInsert>

                /* If the task entering the blocked state was placed at the
                 * head of the list of blocked tasks then xNextTaskUnblockTime
                 * needs to be updated too. */
                if( xTimeToWake < xNextTaskUnblockTime )
 8006db0:	4b15      	ldr	r3, [pc, #84]	; (8006e08 <prvAddCurrentTaskToDelayedList+0x94>)
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	42a2      	cmp	r2, r4
 8006db6:	d900      	bls.n	8006dba <prvAddCurrentTaskToDelayedList+0x46>
                {
                    xNextTaskUnblockTime = xTimeToWake;
 8006db8:	601c      	str	r4, [r3, #0]

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8006dba:	bcc0      	pop	{r6, r7}
 8006dbc:	46b9      	mov	r9, r7
 8006dbe:	46b0      	mov	r8, r6
 8006dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8006dc2:	4640      	mov	r0, r8
 8006dc4:	f7fb fe06 	bl	80029d4 <vListInsert>
 8006dc8:	e7f7      	b.n	8006dba <prvAddCurrentTaskToDelayedList+0x46>
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006dca:	464b      	mov	r3, r9
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d0e5      	beq.n	8006d9c <prvAddCurrentTaskToDelayedList+0x28>
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006dd0:	4b0e      	ldr	r3, [pc, #56]	; (8006e0c <prvAddCurrentTaskToDelayedList+0x98>)
 8006dd2:	6829      	ldr	r1, [r5, #0]
 8006dd4:	685a      	ldr	r2, [r3, #4]
 8006dd6:	6890      	ldr	r0, [r2, #8]
 8006dd8:	608a      	str	r2, [r1, #8]
 8006dda:	6829      	ldr	r1, [r5, #0]
 8006ddc:	60c8      	str	r0, [r1, #12]
 8006dde:	6829      	ldr	r1, [r5, #0]
 8006de0:	6890      	ldr	r0, [r2, #8]
 8006de2:	3104      	adds	r1, #4
 8006de4:	6041      	str	r1, [r0, #4]
 8006de6:	6829      	ldr	r1, [r5, #0]
 8006de8:	3104      	adds	r1, #4
 8006dea:	6091      	str	r1, [r2, #8]
 8006dec:	682a      	ldr	r2, [r5, #0]
 8006dee:	6153      	str	r3, [r2, #20]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	3201      	adds	r2, #1
 8006df4:	601a      	str	r2, [r3, #0]
 8006df6:	e7e0      	b.n	8006dba <prvAddCurrentTaskToDelayedList+0x46>
 8006df8:	20005d00 	.word	0x20005d00
 8006dfc:	20005748 	.word	0x20005748
 8006e00:	20005744 	.word	0x20005744
 8006e04:	2000574c 	.word	0x2000574c
 8006e08:	20005cb4 	.word	0x20005cb4
 8006e0c:	20005cd8 	.word	0x20005cd8

08006e10 <vTaskSwitchContext.part.0>:
            xYieldPendings[ 0 ] = pdFALSE;
 8006e10:	2200      	movs	r2, #0
 8006e12:	4b21      	ldr	r3, [pc, #132]	; (8006e98 <vTaskSwitchContext.part.0+0x88>)
    void vTaskSwitchContext( void )
 8006e14:	b570      	push	{r4, r5, r6, lr}
            taskCHECK_FOR_STACK_OVERFLOW();
 8006e16:	4c21      	ldr	r4, [pc, #132]	; (8006e9c <vTaskSwitchContext.part.0+0x8c>)
            xYieldPendings[ 0 ] = pdFALSE;
 8006e18:	601a      	str	r2, [r3, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 8006e1a:	6823      	ldr	r3, [r4, #0]
 8006e1c:	4920      	ldr	r1, [pc, #128]	; (8006ea0 <vTaskSwitchContext.part.0+0x90>)
 8006e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	428a      	cmp	r2, r1
 8006e24:	d102      	bne.n	8006e2c <vTaskSwitchContext.part.0+0x1c>
 8006e26:	6859      	ldr	r1, [r3, #4]
 8006e28:	4291      	cmp	r1, r2
 8006e2a:	d02b      	beq.n	8006e84 <vTaskSwitchContext.part.0+0x74>
 8006e2c:	6821      	ldr	r1, [r4, #0]
 8006e2e:	6820      	ldr	r0, [r4, #0]
 8006e30:	3134      	adds	r1, #52	; 0x34
 8006e32:	f7fb fadf 	bl	80023f4 <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8006e36:	4d1b      	ldr	r5, [pc, #108]	; (8006ea4 <vTaskSwitchContext.part.0+0x94>)
 8006e38:	481b      	ldr	r0, [pc, #108]	; (8006ea8 <vTaskSwitchContext.part.0+0x98>)
 8006e3a:	682a      	ldr	r2, [r5, #0]
 8006e3c:	0091      	lsls	r1, r2, #2
 8006e3e:	188b      	adds	r3, r1, r2
 8006e40:	009b      	lsls	r3, r3, #2
 8006e42:	58c6      	ldr	r6, [r0, r3]
 8006e44:	2e00      	cmp	r6, #0
 8006e46:	d10c      	bne.n	8006e62 <vTaskSwitchContext.part.0+0x52>
 8006e48:	3b14      	subs	r3, #20
 8006e4a:	18c3      	adds	r3, r0, r3
 8006e4c:	2a00      	cmp	r2, #0
 8006e4e:	d103      	bne.n	8006e58 <vTaskSwitchContext.part.0+0x48>
 8006e50:	e016      	b.n	8006e80 <vTaskSwitchContext.part.0+0x70>
 8006e52:	3b14      	subs	r3, #20
 8006e54:	2a00      	cmp	r2, #0
 8006e56:	d013      	beq.n	8006e80 <vTaskSwitchContext.part.0+0x70>
 8006e58:	6819      	ldr	r1, [r3, #0]
 8006e5a:	3a01      	subs	r2, #1
 8006e5c:	2900      	cmp	r1, #0
 8006e5e:	d0f8      	beq.n	8006e52 <vTaskSwitchContext.part.0+0x42>
 8006e60:	0091      	lsls	r1, r2, #2
 8006e62:	1889      	adds	r1, r1, r2
 8006e64:	0089      	lsls	r1, r1, #2
 8006e66:	1846      	adds	r6, r0, r1
 8006e68:	6873      	ldr	r3, [r6, #4]
 8006e6a:	3108      	adds	r1, #8
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	1841      	adds	r1, r0, r1
 8006e70:	6073      	str	r3, [r6, #4]
 8006e72:	428b      	cmp	r3, r1
 8006e74:	d00d      	beq.n	8006e92 <vTaskSwitchContext.part.0+0x82>
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	6023      	str	r3, [r4, #0]
 8006e7a:	602a      	str	r2, [r5, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8006e7c:	6823      	ldr	r3, [r4, #0]
    }
 8006e7e:	bd70      	pop	{r4, r5, r6, pc}
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8006e80:	b672      	cpsid	i
 8006e82:	e7fe      	b.n	8006e82 <vTaskSwitchContext.part.0+0x72>
            taskCHECK_FOR_STACK_OVERFLOW();
 8006e84:	689a      	ldr	r2, [r3, #8]
 8006e86:	428a      	cmp	r2, r1
 8006e88:	d1d0      	bne.n	8006e2c <vTaskSwitchContext.part.0+0x1c>
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d1cd      	bne.n	8006e2c <vTaskSwitchContext.part.0+0x1c>
 8006e90:	e7d1      	b.n	8006e36 <vTaskSwitchContext.part.0+0x26>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8006e92:	68f3      	ldr	r3, [r6, #12]
 8006e94:	6073      	str	r3, [r6, #4]
 8006e96:	e7ee      	b.n	8006e76 <vTaskSwitchContext.part.0+0x66>
 8006e98:	20005d60 	.word	0x20005d60
 8006e9c:	20005744 	.word	0x20005744
 8006ea0:	a5a5a5a5 	.word	0xa5a5a5a5
 8006ea4:	20005c28 	.word	0x20005c28
 8006ea8:	20005750 	.word	0x20005750

08006eac <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
 8006eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eae:	46ce      	mov	lr, r9
 8006eb0:	4647      	mov	r7, r8
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8006eb6:	0096      	lsls	r6, r2, #2
static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
 8006eb8:	0007      	movs	r7, r0
 8006eba:	000c      	movs	r4, r1
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8006ebc:	0032      	movs	r2, r6
 8006ebe:	21a5      	movs	r1, #165	; 0xa5
 8006ec0:	6b28      	ldr	r0, [r5, #48]	; 0x30
static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
 8006ec2:	4698      	mov	r8, r3
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8006ec4:	f000 ff2c 	bl	8007d20 <memset>
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8006ec8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8006eca:	4699      	mov	r9, r3
    if( pcName != NULL )
 8006ecc:	2c00      	cmp	r4, #0
 8006ece:	d00c      	beq.n	8006eea <prvInitialiseNewTask.constprop.0+0x3e>
 8006ed0:	0029      	movs	r1, r5
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	3134      	adds	r1, #52	; 0x34
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ed6:	5ca3      	ldrb	r3, [r4, r2]
 8006ed8:	548b      	strb	r3, [r1, r2]
            if( pcName[ x ] == ( char ) 0x00 )
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d002      	beq.n	8006ee4 <prvInitialiseNewTask.constprop.0+0x38>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ede:	3201      	adds	r2, #1
 8006ee0:	2a10      	cmp	r2, #16
 8006ee2:	d1f8      	bne.n	8006ed6 <prvInitialiseNewTask.constprop.0+0x2a>
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8006ee4:	2343      	movs	r3, #67	; 0x43
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	54ea      	strb	r2, [r5, r3]
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8006eea:	9b08      	ldr	r3, [sp, #32]
 8006eec:	2b09      	cmp	r3, #9
 8006eee:	d901      	bls.n	8006ef4 <prvInitialiseNewTask.constprop.0+0x48>
 8006ef0:	b672      	cpsid	i
 8006ef2:	e7fe      	b.n	8006ef2 <prvInitialiseNewTask.constprop.0+0x46>
    pxNewTCB->uxPriority = uxPriority;
 8006ef4:	9b08      	ldr	r3, [sp, #32]
    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006ef6:	1d28      	adds	r0, r5, #4
    pxNewTCB->uxPriority = uxPriority;
 8006ef8:	62eb      	str	r3, [r5, #44]	; 0x2c
        pxNewTCB->uxBasePriority = uxPriority;
 8006efa:	64eb      	str	r3, [r5, #76]	; 0x4c
    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006efc:	f7fb fd66 	bl	80029cc <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006f00:	0028      	movs	r0, r5
 8006f02:	3018      	adds	r0, #24
 8006f04:	f7fb fd62 	bl	80029cc <vListInitialiseItem>
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8006f08:	230a      	movs	r3, #10
 8006f0a:	9a08      	ldr	r2, [sp, #32]
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8006f0c:	3e04      	subs	r6, #4
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8006f0e:	1a9b      	subs	r3, r3, r2
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8006f10:	444e      	add	r6, r9
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8006f12:	61ab      	str	r3, [r5, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8006f14:	0030      	movs	r0, r6
 8006f16:	2307      	movs	r3, #7
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f18:	4642      	mov	r2, r8
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8006f1a:	4398      	bics	r0, r3
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f1c:	0039      	movs	r1, r7
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006f1e:	612d      	str	r5, [r5, #16]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006f20:	626d      	str	r5, [r5, #36]	; 0x24
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f22:	f7fb fe49 	bl	8002bb8 <pxPortInitialiseStack>
    if( pxCreatedTask != NULL )
 8006f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f28:	6028      	str	r0, [r5, #0]
    if( pxCreatedTask != NULL )
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d000      	beq.n	8006f30 <prvInitialiseNewTask.constprop.0+0x84>
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006f2e:	601d      	str	r5, [r3, #0]
}
 8006f30:	bcc0      	pop	{r6, r7}
 8006f32:	46b9      	mov	r9, r7
 8006f34:	46b0      	mov	r8, r6
 8006f36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006f38 <prvCheckTasksWaitingTermination>:
{
 8006f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f3a:	46c6      	mov	lr, r8
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006f3c:	4d1a      	ldr	r5, [pc, #104]	; (8006fa8 <prvCheckTasksWaitingTermination+0x70>)
{
 8006f3e:	b500      	push	{lr}
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006f40:	682b      	ldr	r3, [r5, #0]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d025      	beq.n	8006f92 <prvCheckTasksWaitingTermination+0x5a>
 8006f46:	4b19      	ldr	r3, [pc, #100]	; (8006fac <prvCheckTasksWaitingTermination+0x74>)
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006f48:	2759      	movs	r7, #89	; 0x59
 8006f4a:	4698      	mov	r8, r3
 8006f4c:	4e18      	ldr	r6, [pc, #96]	; (8006fb0 <prvCheckTasksWaitingTermination+0x78>)
                taskENTER_CRITICAL();
 8006f4e:	f7fb fdf9 	bl	8002b44 <vPortEnterCritical>
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006f52:	4643      	mov	r3, r8
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	68dc      	ldr	r4, [r3, #12]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f58:	1d20      	adds	r0, r4, #4
 8006f5a:	f7fb fd53 	bl	8002a04 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8006f5e:	6833      	ldr	r3, [r6, #0]
 8006f60:	3b01      	subs	r3, #1
 8006f62:	6033      	str	r3, [r6, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8006f64:	682b      	ldr	r3, [r5, #0]
 8006f66:	3b01      	subs	r3, #1
 8006f68:	602b      	str	r3, [r5, #0]
                taskEXIT_CRITICAL();
 8006f6a:	f7fb fdf7 	bl	8002b5c <vPortExitCritical>
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006f6e:	5de3      	ldrb	r3, [r4, r7]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d005      	beq.n	8006f80 <prvCheckTasksWaitingTermination+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d00f      	beq.n	8006f98 <prvCheckTasksWaitingTermination+0x60>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8006f78:	2b02      	cmp	r3, #2
 8006f7a:	d007      	beq.n	8006f8c <prvCheckTasksWaitingTermination+0x54>
 8006f7c:	b672      	cpsid	i
 8006f7e:	e7fe      	b.n	8006f7e <prvCheckTasksWaitingTermination+0x46>
                vPortFreeStack( pxTCB->pxStack );
 8006f80:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006f82:	f7fb fc8d 	bl	80028a0 <vPortFree>
                vPortFree( pxTCB );
 8006f86:	0020      	movs	r0, r4
 8006f88:	f7fb fc8a 	bl	80028a0 <vPortFree>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006f8c:	682b      	ldr	r3, [r5, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1dd      	bne.n	8006f4e <prvCheckTasksWaitingTermination+0x16>
}
 8006f92:	bc80      	pop	{r7}
 8006f94:	46b8      	mov	r8, r7
 8006f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
                vPortFree( pxTCB );
 8006f98:	0020      	movs	r0, r4
 8006f9a:	f7fb fc81 	bl	80028a0 <vPortFree>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006f9e:	682b      	ldr	r3, [r5, #0]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d1d4      	bne.n	8006f4e <prvCheckTasksWaitingTermination+0x16>
 8006fa4:	e7f5      	b.n	8006f92 <prvCheckTasksWaitingTermination+0x5a>
 8006fa6:	46c0      	nop			; (mov r8, r8)
 8006fa8:	2000581c 	.word	0x2000581c
 8006fac:	20005cec 	.word	0x20005cec
 8006fb0:	20005818 	.word	0x20005818

08006fb4 <prvIdleTask>:
{
 8006fb4:	b510      	push	{r4, lr}
 8006fb6:	4c04      	ldr	r4, [pc, #16]	; (8006fc8 <prvIdleTask+0x14>)
        prvCheckTasksWaitingTermination();
 8006fb8:	f7ff ffbe 	bl	8006f38 <prvCheckTasksWaitingTermination>
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8006fbc:	6823      	ldr	r3, [r4, #0]
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d9fa      	bls.n	8006fb8 <prvIdleTask+0x4>
                taskYIELD();
 8006fc2:	f7fb fdb3 	bl	8002b2c <vPortYield>
 8006fc6:	e7f7      	b.n	8006fb8 <prvIdleTask+0x4>
 8006fc8:	20005750 	.word	0x20005750

08006fcc <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 8006fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fce:	464e      	mov	r6, r9
 8006fd0:	46de      	mov	lr, fp
 8006fd2:	4657      	mov	r7, sl
 8006fd4:	4645      	mov	r5, r8
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006fd6:	4b5e      	ldr	r3, [pc, #376]	; (8007150 <xTaskIncrementTick.part.0+0x184>)
BaseType_t xTaskIncrementTick( void )
 8006fd8:	b5e0      	push	{r5, r6, r7, lr}
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006fda:	681e      	ldr	r6, [r3, #0]
BaseType_t xTaskIncrementTick( void )
 8006fdc:	b083      	sub	sp, #12
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006fde:	3601      	adds	r6, #1
        xTickCount = xConstTickCount;
 8006fe0:	601e      	str	r6, [r3, #0]
        if( xConstTickCount == ( TickType_t ) 0U )
 8006fe2:	2e00      	cmp	r6, #0
 8006fe4:	d100      	bne.n	8006fe8 <xTaskIncrementTick.part.0+0x1c>
 8006fe6:	e083      	b.n	80070f0 <xTaskIncrementTick.part.0+0x124>
 8006fe8:	4b5a      	ldr	r3, [pc, #360]	; (8007154 <xTaskIncrementTick.part.0+0x188>)
 8006fea:	9301      	str	r3, [sp, #4]
        if( xConstTickCount >= xNextTaskUnblockTime )
 8006fec:	9b01      	ldr	r3, [sp, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	429e      	cmp	r6, r3
 8006ff2:	d35d      	bcc.n	80070b0 <xTaskIncrementTick.part.0+0xe4>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ff4:	4b58      	ldr	r3, [pc, #352]	; (8007158 <xTaskIncrementTick.part.0+0x18c>)
 8006ff6:	469c      	mov	ip, r3
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d100      	bne.n	8007002 <xTaskIncrementTick.part.0+0x36>
 8007000:	e07d      	b.n	80070fe <xTaskIncrementTick.part.0+0x132>
    BaseType_t xSwitchRequired = pdFALSE;
 8007002:	2300      	movs	r3, #0
 8007004:	469b      	mov	fp, r3
 8007006:	4b55      	ldr	r3, [pc, #340]	; (800715c <xTaskIncrementTick.part.0+0x190>)
 8007008:	4d55      	ldr	r5, [pc, #340]	; (8007160 <xTaskIncrementTick.part.0+0x194>)
 800700a:	469a      	mov	sl, r3
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800700c:	2300      	movs	r3, #0
 800700e:	4698      	mov	r8, r3
                    prvAddTaskToReadyList( pxTCB );
 8007010:	4b54      	ldr	r3, [pc, #336]	; (8007164 <xTaskIncrementTick.part.0+0x198>)
 8007012:	9600      	str	r6, [sp, #0]
 8007014:	4699      	mov	r9, r3
 8007016:	e038      	b.n	800708a <xTaskIncrementTick.part.0+0xbe>
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007018:	4641      	mov	r1, r8
 800701a:	6159      	str	r1, [r3, #20]
 800701c:	6811      	ldr	r1, [r2, #0]
 800701e:	3901      	subs	r1, #1
 8007020:	6011      	str	r1, [r2, #0]
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007022:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007024:	2a00      	cmp	r2, #0
 8007026:	d00e      	beq.n	8007046 <xTaskIncrementTick.part.0+0x7a>
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8007028:	69d9      	ldr	r1, [r3, #28]
 800702a:	6a18      	ldr	r0, [r3, #32]
 800702c:	6856      	ldr	r6, [r2, #4]
 800702e:	6088      	str	r0, [r1, #8]
 8007030:	6a18      	ldr	r0, [r3, #32]
 8007032:	6041      	str	r1, [r0, #4]
 8007034:	0019      	movs	r1, r3
 8007036:	3118      	adds	r1, #24
 8007038:	428e      	cmp	r6, r1
 800703a:	d057      	beq.n	80070ec <xTaskIncrementTick.part.0+0x120>
 800703c:	4641      	mov	r1, r8
 800703e:	6299      	str	r1, [r3, #40]	; 0x28
 8007040:	6811      	ldr	r1, [r2, #0]
 8007042:	3901      	subs	r1, #1
 8007044:	6011      	str	r1, [r2, #0]
                    prvAddTaskToReadyList( pxTCB );
 8007046:	464a      	mov	r2, r9
 8007048:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800704a:	6812      	ldr	r2, [r2, #0]
 800704c:	4291      	cmp	r1, r2
 800704e:	d901      	bls.n	8007054 <xTaskIncrementTick.part.0+0x88>
 8007050:	464a      	mov	r2, r9
 8007052:	6011      	str	r1, [r2, #0]
 8007054:	008a      	lsls	r2, r1, #2
 8007056:	1852      	adds	r2, r2, r1
 8007058:	0092      	lsls	r2, r2, #2
 800705a:	18af      	adds	r7, r5, r2
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	6886      	ldr	r6, [r0, #8]
 8007060:	6098      	str	r0, [r3, #8]
 8007062:	60de      	str	r6, [r3, #12]
 8007064:	6886      	ldr	r6, [r0, #8]
 8007066:	6074      	str	r4, [r6, #4]
 8007068:	6084      	str	r4, [r0, #8]
 800706a:	615f      	str	r7, [r3, #20]
 800706c:	58ab      	ldr	r3, [r5, r2]
 800706e:	3301      	adds	r3, #1
 8007070:	50ab      	str	r3, [r5, r2]
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007072:	4653      	mov	r3, sl
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007078:	4299      	cmp	r1, r3
 800707a:	d901      	bls.n	8007080 <xTaskIncrementTick.part.0+0xb4>
                                xSwitchRequired = pdTRUE;
 800707c:	2301      	movs	r3, #1
 800707e:	469b      	mov	fp, r3
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007080:	4663      	mov	r3, ip
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d03e      	beq.n	8007108 <xTaskIncrementTick.part.0+0x13c>
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800708a:	4663      	mov	r3, ip
 800708c:	681b      	ldr	r3, [r3, #0]
                    if( xConstTickCount < xItemValue )
 800708e:	9900      	ldr	r1, [sp, #0]
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007090:	68db      	ldr	r3, [r3, #12]
 8007092:	68db      	ldr	r3, [r3, #12]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007094:	685a      	ldr	r2, [r3, #4]
                    if( xConstTickCount < xItemValue )
 8007096:	4291      	cmp	r1, r2
 8007098:	d34f      	bcc.n	800713a <xTaskIncrementTick.part.0+0x16e>
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800709a:	695a      	ldr	r2, [r3, #20]
 800709c:	6898      	ldr	r0, [r3, #8]
 800709e:	68d9      	ldr	r1, [r3, #12]
 80070a0:	1d1c      	adds	r4, r3, #4
 80070a2:	6081      	str	r1, [r0, #8]
 80070a4:	6048      	str	r0, [r1, #4]
 80070a6:	6850      	ldr	r0, [r2, #4]
 80070a8:	42a0      	cmp	r0, r4
 80070aa:	d1b5      	bne.n	8007018 <xTaskIncrementTick.part.0+0x4c>
 80070ac:	6051      	str	r1, [r2, #4]
 80070ae:	e7b3      	b.n	8007018 <xTaskIncrementTick.part.0+0x4c>
    BaseType_t xSwitchRequired = pdFALSE;
 80070b0:	2300      	movs	r3, #0
 80070b2:	469b      	mov	fp, r3
 80070b4:	4b29      	ldr	r3, [pc, #164]	; (800715c <xTaskIncrementTick.part.0+0x190>)
 80070b6:	4d2a      	ldr	r5, [pc, #168]	; (8007160 <xTaskIncrementTick.part.0+0x194>)
 80070b8:	469a      	mov	sl, r3
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 80070ba:	4653      	mov	r3, sl
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070c0:	0093      	lsls	r3, r2, #2
 80070c2:	189b      	adds	r3, r3, r2
 80070c4:	009b      	lsls	r3, r3, #2
 80070c6:	58eb      	ldr	r3, [r5, r3]
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d901      	bls.n	80070d0 <xTaskIncrementTick.part.0+0x104>
                    xSwitchRequired = pdTRUE;
 80070cc:	2301      	movs	r3, #1
 80070ce:	469b      	mov	fp, r3
                if( xYieldPendings[ 0 ] != pdFALSE )
 80070d0:	4b25      	ldr	r3, [pc, #148]	; (8007168 <xTaskIncrementTick.part.0+0x19c>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d001      	beq.n	80070dc <xTaskIncrementTick.part.0+0x110>
                    xSwitchRequired = pdTRUE;
 80070d8:	2301      	movs	r3, #1
 80070da:	469b      	mov	fp, r3
}
 80070dc:	4658      	mov	r0, fp
 80070de:	b003      	add	sp, #12
 80070e0:	bcf0      	pop	{r4, r5, r6, r7}
 80070e2:	46bb      	mov	fp, r7
 80070e4:	46b2      	mov	sl, r6
 80070e6:	46a9      	mov	r9, r5
 80070e8:	46a0      	mov	r8, r4
 80070ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80070ec:	6050      	str	r0, [r2, #4]
 80070ee:	e7a5      	b.n	800703c <xTaskIncrementTick.part.0+0x70>
            taskSWITCH_DELAYED_LISTS();
 80070f0:	4b19      	ldr	r3, [pc, #100]	; (8007158 <xTaskIncrementTick.part.0+0x18c>)
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	6812      	ldr	r2, [r2, #0]
 80070f6:	2a00      	cmp	r2, #0
 80070f8:	d00b      	beq.n	8007112 <xTaskIncrementTick.part.0+0x146>
 80070fa:	b672      	cpsid	i
 80070fc:	e7fe      	b.n	80070fc <xTaskIncrementTick.part.0+0x130>
    BaseType_t xSwitchRequired = pdFALSE;
 80070fe:	2300      	movs	r3, #0
 8007100:	469b      	mov	fp, r3
 8007102:	4b16      	ldr	r3, [pc, #88]	; (800715c <xTaskIncrementTick.part.0+0x190>)
 8007104:	4d16      	ldr	r5, [pc, #88]	; (8007160 <xTaskIncrementTick.part.0+0x194>)
 8007106:	469a      	mov	sl, r3
                    xNextTaskUnblockTime = portMAX_DELAY;
 8007108:	2301      	movs	r3, #1
 800710a:	9a01      	ldr	r2, [sp, #4]
 800710c:	425b      	negs	r3, r3
 800710e:	6013      	str	r3, [r2, #0]
                    break;
 8007110:	e7d3      	b.n	80070ba <xTaskIncrementTick.part.0+0xee>
            taskSWITCH_DELAYED_LISTS();
 8007112:	4a16      	ldr	r2, [pc, #88]	; (800716c <xTaskIncrementTick.part.0+0x1a0>)
 8007114:	6819      	ldr	r1, [r3, #0]
 8007116:	6810      	ldr	r0, [r2, #0]
 8007118:	6018      	str	r0, [r3, #0]
 800711a:	6011      	str	r1, [r2, #0]
 800711c:	4914      	ldr	r1, [pc, #80]	; (8007170 <xTaskIncrementTick.part.0+0x1a4>)
 800711e:	680a      	ldr	r2, [r1, #0]
 8007120:	3201      	adds	r2, #1
 8007122:	600a      	str	r2, [r1, #0]
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	6812      	ldr	r2, [r2, #0]
 8007128:	2a00      	cmp	r2, #0
 800712a:	d109      	bne.n	8007140 <xTaskIncrementTick.part.0+0x174>
        xNextTaskUnblockTime = portMAX_DELAY;
 800712c:	4b09      	ldr	r3, [pc, #36]	; (8007154 <xTaskIncrementTick.part.0+0x188>)
 800712e:	001a      	movs	r2, r3
 8007130:	9301      	str	r3, [sp, #4]
 8007132:	2301      	movs	r3, #1
 8007134:	425b      	negs	r3, r3
 8007136:	6013      	str	r3, [r2, #0]
 8007138:	e758      	b.n	8006fec <xTaskIncrementTick.part.0+0x20>
                        xNextTaskUnblockTime = xItemValue;
 800713a:	9b01      	ldr	r3, [sp, #4]
 800713c:	601a      	str	r2, [r3, #0]
                        break;
 800713e:	e7bc      	b.n	80070ba <xTaskIncrementTick.part.0+0xee>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a04      	ldr	r2, [pc, #16]	; (8007154 <xTaskIncrementTick.part.0+0x188>)
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	9201      	str	r2, [sp, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	6013      	str	r3, [r2, #0]
}
 800714c:	e74e      	b.n	8006fec <xTaskIncrementTick.part.0+0x20>
 800714e:	46c0      	nop			; (mov r8, r8)
 8007150:	20005d00 	.word	0x20005d00
 8007154:	20005cb4 	.word	0x20005cb4
 8007158:	20005748 	.word	0x20005748
 800715c:	20005744 	.word	0x20005744
 8007160:	20005750 	.word	0x20005750
 8007164:	20005c28 	.word	0x20005c28
 8007168:	20005d60 	.word	0x20005d60
 800716c:	2000574c 	.word	0x2000574c
 8007170:	20005cb8 	.word	0x20005cb8

08007174 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8007174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007176:	46de      	mov	lr, fp
 8007178:	4657      	mov	r7, sl
 800717a:	464e      	mov	r6, r9
 800717c:	4645      	mov	r5, r8
            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800717e:	4b53      	ldr	r3, [pc, #332]	; (80072cc <xTaskResumeAll.part.0+0x158>)
BaseType_t xTaskResumeAll( void )
 8007180:	b5e0      	push	{r5, r6, r7, lr}
            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a51      	ldr	r2, [pc, #324]	; (80072cc <xTaskResumeAll.part.0+0x158>)
 8007186:	3b01      	subs	r3, #1
 8007188:	6013      	str	r3, [r2, #0]
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800718a:	6813      	ldr	r3, [r2, #0]
BaseType_t xTaskResumeAll( void )
 800718c:	b083      	sub	sp, #12
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800718e:	2b00      	cmp	r3, #0
 8007190:	d157      	bne.n	8007242 <xTaskResumeAll.part.0+0xce>
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007192:	4b4f      	ldr	r3, [pc, #316]	; (80072d0 <xTaskResumeAll.part.0+0x15c>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d053      	beq.n	8007242 <xTaskResumeAll.part.0+0xce>
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800719a:	4b4e      	ldr	r3, [pc, #312]	; (80072d4 <xTaskResumeAll.part.0+0x160>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d100      	bne.n	80071a4 <xTaskResumeAll.part.0+0x30>
 80071a2:	e08f      	b.n	80072c4 <xTaskResumeAll.part.0+0x150>
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80071a4:	2200      	movs	r2, #0
 80071a6:	4b4c      	ldr	r3, [pc, #304]	; (80072d8 <xTaskResumeAll.part.0+0x164>)
 80071a8:	4693      	mov	fp, r2
 80071aa:	4699      	mov	r9, r3
 80071ac:	4b4b      	ldr	r3, [pc, #300]	; (80072dc <xTaskResumeAll.part.0+0x168>)
 80071ae:	4f4c      	ldr	r7, [pc, #304]	; (80072e0 <xTaskResumeAll.part.0+0x16c>)
 80071b0:	469a      	mov	sl, r3
 80071b2:	4b4c      	ldr	r3, [pc, #304]	; (80072e4 <xTaskResumeAll.part.0+0x170>)
                                xYieldPendings[ xCoreID ] = pdTRUE;
 80071b4:	4698      	mov	r8, r3
 80071b6:	9301      	str	r3, [sp, #4]
 80071b8:	e034      	b.n	8007224 <xTaskResumeAll.part.0+0xb0>
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80071ba:	4659      	mov	r1, fp
 80071bc:	6299      	str	r1, [r3, #40]	; 0x28
 80071be:	6811      	ldr	r1, [r2, #0]
 80071c0:	3901      	subs	r1, #1
 80071c2:	6011      	str	r1, [r2, #0]
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80071c4:	6898      	ldr	r0, [r3, #8]
 80071c6:	68d9      	ldr	r1, [r3, #12]
 80071c8:	695a      	ldr	r2, [r3, #20]
 80071ca:	6081      	str	r1, [r0, #8]
 80071cc:	6048      	str	r0, [r1, #4]
 80071ce:	1d18      	adds	r0, r3, #4
 80071d0:	4684      	mov	ip, r0
 80071d2:	6850      	ldr	r0, [r2, #4]
 80071d4:	4560      	cmp	r0, ip
 80071d6:	d03f      	beq.n	8007258 <xTaskResumeAll.part.0+0xe4>
 80071d8:	6811      	ldr	r1, [r2, #0]
 80071da:	3901      	subs	r1, #1
 80071dc:	6011      	str	r1, [r2, #0]
                        prvAddTaskToReadyList( pxTCB );
 80071de:	464a      	mov	r2, r9
 80071e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80071e2:	6812      	ldr	r2, [r2, #0]
 80071e4:	4291      	cmp	r1, r2
 80071e6:	d901      	bls.n	80071ec <xTaskResumeAll.part.0+0x78>
 80071e8:	464a      	mov	r2, r9
 80071ea:	6011      	str	r1, [r2, #0]
 80071ec:	4666      	mov	r6, ip
 80071ee:	008a      	lsls	r2, r1, #2
 80071f0:	1852      	adds	r2, r2, r1
 80071f2:	0092      	lsls	r2, r2, #2
 80071f4:	18bc      	adds	r4, r7, r2
 80071f6:	6860      	ldr	r0, [r4, #4]
 80071f8:	6885      	ldr	r5, [r0, #8]
 80071fa:	6098      	str	r0, [r3, #8]
 80071fc:	60dd      	str	r5, [r3, #12]
 80071fe:	6885      	ldr	r5, [r0, #8]
 8007200:	606e      	str	r6, [r5, #4]
 8007202:	6086      	str	r6, [r0, #8]
 8007204:	615c      	str	r4, [r3, #20]
 8007206:	58bb      	ldr	r3, [r7, r2]
 8007208:	3301      	adds	r3, #1
 800720a:	50bb      	str	r3, [r7, r2]
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800720c:	4653      	mov	r3, sl
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007212:	4299      	cmp	r1, r3
 8007214:	d902      	bls.n	800721c <xTaskResumeAll.part.0+0xa8>
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8007216:	4643      	mov	r3, r8
 8007218:	2201      	movs	r2, #1
 800721a:	601a      	str	r2, [r3, #0]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800721c:	4b2d      	ldr	r3, [pc, #180]	; (80072d4 <xTaskResumeAll.part.0+0x160>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d01b      	beq.n	800725c <xTaskResumeAll.part.0+0xe8>
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007224:	4b2b      	ldr	r3, [pc, #172]	; (80072d4 <xTaskResumeAll.part.0+0x160>)
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	68db      	ldr	r3, [r3, #12]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800722a:	69d8      	ldr	r0, [r3, #28]
 800722c:	6a19      	ldr	r1, [r3, #32]
 800722e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007230:	6081      	str	r1, [r0, #8]
 8007232:	6048      	str	r0, [r1, #4]
 8007234:	0018      	movs	r0, r3
 8007236:	6854      	ldr	r4, [r2, #4]
 8007238:	3018      	adds	r0, #24
 800723a:	4284      	cmp	r4, r0
 800723c:	d1bd      	bne.n	80071ba <xTaskResumeAll.part.0+0x46>
 800723e:	6051      	str	r1, [r2, #4]
 8007240:	e7bb      	b.n	80071ba <xTaskResumeAll.part.0+0x46>
    BaseType_t xAlreadyYielded = pdFALSE;
 8007242:	2400      	movs	r4, #0
        taskEXIT_CRITICAL();
 8007244:	f7fb fc8a 	bl	8002b5c <vPortExitCritical>
}
 8007248:	0020      	movs	r0, r4
 800724a:	b003      	add	sp, #12
 800724c:	bcf0      	pop	{r4, r5, r6, r7}
 800724e:	46bb      	mov	fp, r7
 8007250:	46b2      	mov	sl, r6
 8007252:	46a9      	mov	r9, r5
 8007254:	46a0      	mov	r8, r4
 8007256:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007258:	6051      	str	r1, [r2, #4]
 800725a:	e7bd      	b.n	80071d8 <xTaskResumeAll.part.0+0x64>
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800725c:	4b22      	ldr	r3, [pc, #136]	; (80072e8 <xTaskResumeAll.part.0+0x174>)
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	6812      	ldr	r2, [r2, #0]
 8007262:	2a00      	cmp	r2, #0
 8007264:	d02a      	beq.n	80072bc <xTaskResumeAll.part.0+0x148>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	4b1f      	ldr	r3, [pc, #124]	; (80072ec <xTaskResumeAll.part.0+0x178>)
 800726e:	601a      	str	r2, [r3, #0]
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007270:	4f1f      	ldr	r7, [pc, #124]	; (80072f0 <xTaskResumeAll.part.0+0x17c>)
 8007272:	683c      	ldr	r4, [r7, #0]
                        if( xPendedCounts > ( TickType_t ) 0U )
 8007274:	2c00      	cmp	r4, #0
 8007276:	d017      	beq.n	80072a8 <xTaskResumeAll.part.0+0x134>
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8007278:	2301      	movs	r3, #1
 800727a:	9e01      	ldr	r6, [sp, #4]
 800727c:	4698      	mov	r8, r3
 800727e:	e008      	b.n	8007292 <xTaskResumeAll.part.0+0x11e>
 8007280:	f7ff fea4 	bl	8006fcc <xTaskIncrementTick.part.0>
                                if( xTaskIncrementTick() != pdFALSE )
 8007284:	2800      	cmp	r0, #0
 8007286:	d001      	beq.n	800728c <xTaskResumeAll.part.0+0x118>
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8007288:	4643      	mov	r3, r8
 800728a:	6033      	str	r3, [r6, #0]
                                --xPendedCounts;
 800728c:	3c01      	subs	r4, #1
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800728e:	2c00      	cmp	r4, #0
 8007290:	d009      	beq.n	80072a6 <xTaskResumeAll.part.0+0x132>
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007292:	4b0e      	ldr	r3, [pc, #56]	; (80072cc <xTaskResumeAll.part.0+0x158>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d0f2      	beq.n	8007280 <xTaskResumeAll.part.0+0x10c>
        xPendedTicks += 1U;
 800729a:	683b      	ldr	r3, [r7, #0]
                                --xPendedCounts;
 800729c:	3c01      	subs	r4, #1
        xPendedTicks += 1U;
 800729e:	3301      	adds	r3, #1
 80072a0:	603b      	str	r3, [r7, #0]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 80072a2:	2c00      	cmp	r4, #0
 80072a4:	d1f5      	bne.n	8007292 <xTaskResumeAll.part.0+0x11e>
                            xPendedTicks = 0;
 80072a6:	603c      	str	r4, [r7, #0]
                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80072a8:	9b01      	ldr	r3, [sp, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d0c8      	beq.n	8007242 <xTaskResumeAll.part.0+0xce>
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80072b0:	4b0a      	ldr	r3, [pc, #40]	; (80072dc <xTaskResumeAll.part.0+0x168>)
                            xAlreadyYielded = pdTRUE;
 80072b2:	2401      	movs	r4, #1
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f7fb fc39 	bl	8002b2c <vPortYield>
 80072ba:	e7c3      	b.n	8007244 <xTaskResumeAll.part.0+0xd0>
        xNextTaskUnblockTime = portMAX_DELAY;
 80072bc:	4b0b      	ldr	r3, [pc, #44]	; (80072ec <xTaskResumeAll.part.0+0x178>)
 80072be:	3a01      	subs	r2, #1
 80072c0:	601a      	str	r2, [r3, #0]
 80072c2:	e7d5      	b.n	8007270 <xTaskResumeAll.part.0+0xfc>
 80072c4:	4b07      	ldr	r3, [pc, #28]	; (80072e4 <xTaskResumeAll.part.0+0x170>)
 80072c6:	9301      	str	r3, [sp, #4]
 80072c8:	e7d2      	b.n	8007270 <xTaskResumeAll.part.0+0xfc>
 80072ca:	46c0      	nop			; (mov r8, r8)
 80072cc:	20005a20 	.word	0x20005a20
 80072d0:	20005818 	.word	0x20005818
 80072d4:	20005cc0 	.word	0x20005cc0
 80072d8:	20005c28 	.word	0x20005c28
 80072dc:	20005744 	.word	0x20005744
 80072e0:	20005750 	.word	0x20005750
 80072e4:	20005d60 	.word	0x20005d60
 80072e8:	20005748 	.word	0x20005748
 80072ec:	20005cb4 	.word	0x20005cb4
 80072f0:	20005cbc 	.word	0x20005cbc

080072f4 <xTaskCreateStatic>:
    {
 80072f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072f6:	46c6      	mov	lr, r8
        TaskHandle_t xReturn = NULL;
 80072f8:	2400      	movs	r4, #0
    {
 80072fa:	b500      	push	{lr}
 80072fc:	b086      	sub	sp, #24
 80072fe:	001d      	movs	r5, r3
        configASSERT( puxStackBuffer != NULL );
 8007300:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    {
 8007302:	4680      	mov	r8, r0
 8007304:	000f      	movs	r7, r1
 8007306:	0016      	movs	r6, r2
        TaskHandle_t xReturn = NULL;
 8007308:	9404      	str	r4, [sp, #16]
        configASSERT( puxStackBuffer != NULL );
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00b      	beq.n	8007326 <xTaskCreateStatic+0x32>
        configASSERT( pxTaskBuffer != NULL );
 800730e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007310:	2b00      	cmp	r3, #0
 8007312:	d006      	beq.n	8007322 <xTaskCreateStatic+0x2e>
            volatile size_t xSize = sizeof( StaticTask_t );
 8007314:	235c      	movs	r3, #92	; 0x5c
 8007316:	9305      	str	r3, [sp, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8007318:	9b05      	ldr	r3, [sp, #20]
 800731a:	2b5c      	cmp	r3, #92	; 0x5c
 800731c:	d005      	beq.n	800732a <xTaskCreateStatic+0x36>
 800731e:	b672      	cpsid	i
 8007320:	e7fe      	b.n	8007320 <xTaskCreateStatic+0x2c>
        configASSERT( pxTaskBuffer != NULL );
 8007322:	b672      	cpsid	i
 8007324:	e7fe      	b.n	8007324 <xTaskCreateStatic+0x30>
        configASSERT( puxStackBuffer != NULL );
 8007326:	b672      	cpsid	i
 8007328:	e7fe      	b.n	8007328 <xTaskCreateStatic+0x34>
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800732a:	225c      	movs	r2, #92	; 0x5c
 800732c:	2100      	movs	r1, #0
 800732e:	980e      	ldr	r0, [sp, #56]	; 0x38
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 8007330:	9b05      	ldr	r3, [sp, #20]
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8007332:	f000 fcf5 	bl	8007d20 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007336:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007338:	9a0d      	ldr	r2, [sp, #52]	; 0x34
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800733a:	990e      	ldr	r1, [sp, #56]	; 0x38
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800733c:	631a      	str	r2, [r3, #48]	; 0x30
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800733e:	2359      	movs	r3, #89	; 0x59
 8007340:	2202      	movs	r2, #2
 8007342:	54ca      	strb	r2, [r1, r3]
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007344:	ab04      	add	r3, sp, #16
 8007346:	9301      	str	r3, [sp, #4]
 8007348:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800734a:	0032      	movs	r2, r6
 800734c:	4640      	mov	r0, r8
 800734e:	9102      	str	r1, [sp, #8]
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	0039      	movs	r1, r7
 8007354:	002b      	movs	r3, r5
 8007356:	f7ff fda9 	bl	8006eac <prvInitialiseNewTask.constprop.0>
            prvAddNewTaskToReadyList( pxNewTCB );
 800735a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800735c:	f7ff fc76 	bl	8006c4c <prvAddNewTaskToReadyList>
    }
 8007360:	9804      	ldr	r0, [sp, #16]
 8007362:	b006      	add	sp, #24
 8007364:	bc80      	pop	{r7}
 8007366:	46b8      	mov	r8, r7
 8007368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800736a:	46c0      	nop			; (mov r8, r8)

0800736c <xTaskCreate>:
    {
 800736c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800736e:	46ce      	mov	lr, r9
 8007370:	4647      	mov	r7, r8
 8007372:	b580      	push	{r7, lr}
 8007374:	0007      	movs	r7, r0
 8007376:	b085      	sub	sp, #20
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8007378:	0090      	lsls	r0, r2, #2
    {
 800737a:	4688      	mov	r8, r1
 800737c:	0016      	movs	r6, r2
 800737e:	4699      	mov	r9, r3
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8007380:	f7fb f9d6 	bl	8002730 <pvPortMalloc>
 8007384:	1e05      	subs	r5, r0, #0
            if( pxStack != NULL )
 8007386:	d01d      	beq.n	80073c4 <xTaskCreate+0x58>
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8007388:	205c      	movs	r0, #92	; 0x5c
 800738a:	f7fb f9d1 	bl	8002730 <pvPortMalloc>
 800738e:	1e04      	subs	r4, r0, #0
                if( pxNewTCB != NULL )
 8007390:	d01b      	beq.n	80073ca <xTaskCreate+0x5e>
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8007392:	225c      	movs	r2, #92	; 0x5c
 8007394:	2100      	movs	r1, #0
 8007396:	f000 fcc3 	bl	8007d20 <memset>
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800739a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
                    pxNewTCB->pxStack = pxStack;
 800739c:	6325      	str	r5, [r4, #48]	; 0x30
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800739e:	9301      	str	r3, [sp, #4]
 80073a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073a2:	0032      	movs	r2, r6
 80073a4:	4641      	mov	r1, r8
 80073a6:	0038      	movs	r0, r7
 80073a8:	9300      	str	r3, [sp, #0]
 80073aa:	9402      	str	r4, [sp, #8]
 80073ac:	464b      	mov	r3, r9
 80073ae:	f7ff fd7d 	bl	8006eac <prvInitialiseNewTask.constprop.0>
            prvAddNewTaskToReadyList( pxNewTCB );
 80073b2:	0020      	movs	r0, r4
 80073b4:	f7ff fc4a 	bl	8006c4c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80073b8:	2001      	movs	r0, #1
    }
 80073ba:	b005      	add	sp, #20
 80073bc:	bcc0      	pop	{r6, r7}
 80073be:	46b9      	mov	r9, r7
 80073c0:	46b0      	mov	r8, r6
 80073c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80073c4:	2001      	movs	r0, #1
 80073c6:	4240      	negs	r0, r0
        return xReturn;
 80073c8:	e7f7      	b.n	80073ba <xTaskCreate+0x4e>
                    vPortFreeStack( pxStack );
 80073ca:	0028      	movs	r0, r5
 80073cc:	f7fb fa68 	bl	80028a0 <vPortFree>
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80073d0:	2001      	movs	r0, #1
 80073d2:	4240      	negs	r0, r0
 80073d4:	e7f1      	b.n	80073ba <xTaskCreate+0x4e>
 80073d6:	46c0      	nop			; (mov r8, r8)

080073d8 <vTaskDelay>:
    {
 80073d8:	b510      	push	{r4, lr}
        if( xTicksToDelay > ( TickType_t ) 0U )
 80073da:	2800      	cmp	r0, #0
 80073dc:	d00c      	beq.n	80073f8 <vTaskDelay+0x20>
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80073de:	4c0d      	ldr	r4, [pc, #52]	; (8007414 <vTaskDelay+0x3c>)
 80073e0:	6823      	ldr	r3, [r4, #0]
 80073e2:	3301      	adds	r3, #1
 80073e4:	6023      	str	r3, [r4, #0]
                configASSERT( uxSchedulerSuspended == 1U );
 80073e6:	6823      	ldr	r3, [r4, #0]
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d008      	beq.n	80073fe <vTaskDelay+0x26>
 80073ec:	b672      	cpsid	i
 80073ee:	e7fe      	b.n	80073ee <vTaskDelay+0x16>
 80073f0:	f7ff fec0 	bl	8007174 <xTaskResumeAll.part.0>
        if( xAlreadyYielded == pdFALSE )
 80073f4:	2800      	cmp	r0, #0
 80073f6:	d101      	bne.n	80073fc <vTaskDelay+0x24>
            taskYIELD_WITHIN_API();
 80073f8:	f7fb fb98 	bl	8002b2c <vPortYield>
    }
 80073fc:	bd10      	pop	{r4, pc}
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80073fe:	2100      	movs	r1, #0
 8007400:	f7ff fcb8 	bl	8006d74 <prvAddCurrentTaskToDelayedList>
        taskENTER_CRITICAL();
 8007404:	f7fb fb9e 	bl	8002b44 <vPortEnterCritical>
            configASSERT( uxSchedulerSuspended != 0U );
 8007408:	6823      	ldr	r3, [r4, #0]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d1f0      	bne.n	80073f0 <vTaskDelay+0x18>
 800740e:	b672      	cpsid	i
 8007410:	e7fe      	b.n	8007410 <vTaskDelay+0x38>
 8007412:	46c0      	nop			; (mov r8, r8)
 8007414:	20005a20 	.word	0x20005a20

08007418 <vTaskStartScheduler>:
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8007418:	2349      	movs	r3, #73	; 0x49
{
 800741a:	b510      	push	{r4, lr}
 800741c:	b088      	sub	sp, #32
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 800741e:	a904      	add	r1, sp, #16
 8007420:	700b      	strb	r3, [r1, #0]
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8007422:	4a17      	ldr	r2, [pc, #92]	; (8007480 <vTaskStartScheduler+0x68>)
 8007424:	3b38      	subs	r3, #56	; 0x38
 8007426:	446b      	add	r3, sp
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8007428:	7814      	ldrb	r4, [r2, #0]
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 800742a:	3201      	adds	r2, #1
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 800742c:	701c      	strb	r4, [r3, #0]
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 800742e:	3301      	adds	r3, #1
 8007430:	2c00      	cmp	r4, #0
 8007432:	d1f9      	bne.n	8007428 <vTaskStartScheduler+0x10>
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8007434:	4b13      	ldr	r3, [pc, #76]	; (8007484 <vTaskStartScheduler+0x6c>)
 8007436:	2280      	movs	r2, #128	; 0x80
 8007438:	9302      	str	r3, [sp, #8]
 800743a:	4b13      	ldr	r3, [pc, #76]	; (8007488 <vTaskStartScheduler+0x70>)
 800743c:	4813      	ldr	r0, [pc, #76]	; (800748c <vTaskStartScheduler+0x74>)
 800743e:	9301      	str	r3, [sp, #4]
 8007440:	9400      	str	r4, [sp, #0]
 8007442:	2300      	movs	r3, #0
 8007444:	f7ff ff56 	bl	80072f4 <xTaskCreateStatic>
 8007448:	4b11      	ldr	r3, [pc, #68]	; (8007490 <vTaskStartScheduler+0x78>)
 800744a:	6018      	str	r0, [r3, #0]
            if( xIdleTaskHandles[ xCoreID ] != NULL )
 800744c:	2800      	cmp	r0, #0
 800744e:	d00e      	beq.n	800746e <vTaskStartScheduler+0x56>
            xReturn = xTimerCreateTimerTask();
 8007450:	f000 fbc4 	bl	8007bdc <xTimerCreateTimerTask>
    if( xReturn == pdPASS )
 8007454:	2801      	cmp	r0, #1
 8007456:	d10e      	bne.n	8007476 <vTaskStartScheduler+0x5e>
        portDISABLE_INTERRUPTS();
 8007458:	b672      	cpsid	i
        xNextTaskUnblockTime = portMAX_DELAY;
 800745a:	2201      	movs	r2, #1
 800745c:	4b0d      	ldr	r3, [pc, #52]	; (8007494 <vTaskStartScheduler+0x7c>)
 800745e:	4252      	negs	r2, r2
 8007460:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8007462:	4b0d      	ldr	r3, [pc, #52]	; (8007498 <vTaskStartScheduler+0x80>)
 8007464:	6018      	str	r0, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007466:	4b0d      	ldr	r3, [pc, #52]	; (800749c <vTaskStartScheduler+0x84>)
 8007468:	601c      	str	r4, [r3, #0]
        ( void ) xPortStartScheduler();
 800746a:	f7fb fbf5 	bl	8002c58 <xPortStartScheduler>
    ( void ) uxTopUsedPriority;
 800746e:	4b0c      	ldr	r3, [pc, #48]	; (80074a0 <vTaskStartScheduler+0x88>)
 8007470:	681b      	ldr	r3, [r3, #0]
}
 8007472:	b008      	add	sp, #32
 8007474:	bd10      	pop	{r4, pc}
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007476:	1c43      	adds	r3, r0, #1
 8007478:	d1f9      	bne.n	800746e <vTaskStartScheduler+0x56>
 800747a:	b672      	cpsid	i
 800747c:	e7fe      	b.n	800747c <vTaskStartScheduler+0x64>
 800747e:	46c0      	nop			; (mov r8, r8)
 8007480:	0800826d 	.word	0x0800826d
 8007484:	20005c58 	.word	0x20005c58
 8007488:	20005820 	.word	0x20005820
 800748c:	08006fb5 	.word	0x08006fb5
 8007490:	20005c54 	.word	0x20005c54
 8007494:	20005cb4 	.word	0x20005cb4
 8007498:	20005cd4 	.word	0x20005cd4
 800749c:	20005d00 	.word	0x20005d00
 80074a0:	20000140 	.word	0x20000140

080074a4 <vTaskSuspendAll>:
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80074a4:	4a02      	ldr	r2, [pc, #8]	; (80074b0 <vTaskSuspendAll+0xc>)
 80074a6:	6813      	ldr	r3, [r2, #0]
 80074a8:	3301      	adds	r3, #1
 80074aa:	6013      	str	r3, [r2, #0]
}
 80074ac:	4770      	bx	lr
 80074ae:	46c0      	nop			; (mov r8, r8)
 80074b0:	20005a20 	.word	0x20005a20

080074b4 <xTaskResumeAll>:
{
 80074b4:	b510      	push	{r4, lr}
        taskENTER_CRITICAL();
 80074b6:	f7fb fb45 	bl	8002b44 <vPortEnterCritical>
            configASSERT( uxSchedulerSuspended != 0U );
 80074ba:	4b04      	ldr	r3, [pc, #16]	; (80074cc <xTaskResumeAll+0x18>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <xTaskResumeAll+0x12>
 80074c2:	b672      	cpsid	i
 80074c4:	e7fe      	b.n	80074c4 <xTaskResumeAll+0x10>
 80074c6:	f7ff fe55 	bl	8007174 <xTaskResumeAll.part.0>
}
 80074ca:	bd10      	pop	{r4, pc}
 80074cc:	20005a20 	.word	0x20005a20

080074d0 <xTaskGetTickCount>:
        xTicks = xTickCount;
 80074d0:	4b01      	ldr	r3, [pc, #4]	; (80074d8 <xTaskGetTickCount+0x8>)
 80074d2:	6818      	ldr	r0, [r3, #0]
}
 80074d4:	4770      	bx	lr
 80074d6:	46c0      	nop			; (mov r8, r8)
 80074d8:	20005d00 	.word	0x20005d00

080074dc <uxTaskGetNumberOfTasks>:
    return uxCurrentNumberOfTasks;
 80074dc:	4b01      	ldr	r3, [pc, #4]	; (80074e4 <uxTaskGetNumberOfTasks+0x8>)
 80074de:	6818      	ldr	r0, [r3, #0]
}
 80074e0:	4770      	bx	lr
 80074e2:	46c0      	nop			; (mov r8, r8)
 80074e4:	20005818 	.word	0x20005818

080074e8 <xTaskIncrementTick>:
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80074e8:	4b06      	ldr	r3, [pc, #24]	; (8007504 <xTaskIncrementTick+0x1c>)
{
 80074ea:	b510      	push	{r4, lr}
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d102      	bne.n	80074f8 <xTaskIncrementTick+0x10>
 80074f2:	f7ff fd6b 	bl	8006fcc <xTaskIncrementTick.part.0>
}
 80074f6:	bd10      	pop	{r4, pc}
        xPendedTicks += 1U;
 80074f8:	4a03      	ldr	r2, [pc, #12]	; (8007508 <xTaskIncrementTick+0x20>)
    BaseType_t xSwitchRequired = pdFALSE;
 80074fa:	2000      	movs	r0, #0
        xPendedTicks += 1U;
 80074fc:	6813      	ldr	r3, [r2, #0]
 80074fe:	3301      	adds	r3, #1
 8007500:	6013      	str	r3, [r2, #0]
    return xSwitchRequired;
 8007502:	e7f8      	b.n	80074f6 <xTaskIncrementTick+0xe>
 8007504:	20005a20 	.word	0x20005a20
 8007508:	20005cbc 	.word	0x20005cbc

0800750c <vTaskSwitchContext>:
        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800750c:	4b05      	ldr	r3, [pc, #20]	; (8007524 <vTaskSwitchContext+0x18>)
    {
 800750e:	b510      	push	{r4, lr}
        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d003      	beq.n	800751e <vTaskSwitchContext+0x12>
            xYieldPendings[ 0 ] = pdTRUE;
 8007516:	2201      	movs	r2, #1
 8007518:	4b03      	ldr	r3, [pc, #12]	; (8007528 <vTaskSwitchContext+0x1c>)
 800751a:	601a      	str	r2, [r3, #0]
    }
 800751c:	bd10      	pop	{r4, pc}
 800751e:	f7ff fc77 	bl	8006e10 <vTaskSwitchContext.part.0>
 8007522:	e7fb      	b.n	800751c <vTaskSwitchContext+0x10>
 8007524:	20005a20 	.word	0x20005a20
 8007528:	20005d60 	.word	0x20005d60

0800752c <vTaskPlaceOnEventList>:
{
 800752c:	b510      	push	{r4, lr}
 800752e:	000c      	movs	r4, r1
    configASSERT( pxEventList );
 8007530:	2800      	cmp	r0, #0
 8007532:	d009      	beq.n	8007548 <vTaskPlaceOnEventList+0x1c>
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007534:	4b05      	ldr	r3, [pc, #20]	; (800754c <vTaskPlaceOnEventList+0x20>)
 8007536:	6819      	ldr	r1, [r3, #0]
 8007538:	3118      	adds	r1, #24
 800753a:	f7fb fa4b 	bl	80029d4 <vListInsert>
    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800753e:	2101      	movs	r1, #1
 8007540:	0020      	movs	r0, r4
 8007542:	f7ff fc17 	bl	8006d74 <prvAddCurrentTaskToDelayedList>
}
 8007546:	bd10      	pop	{r4, pc}
    configASSERT( pxEventList );
 8007548:	b672      	cpsid	i
 800754a:	e7fe      	b.n	800754a <vTaskPlaceOnEventList+0x1e>
 800754c:	20005744 	.word	0x20005744

08007550 <vTaskPlaceOnEventListRestricted>:
    {
 8007550:	0003      	movs	r3, r0
 8007552:	b570      	push	{r4, r5, r6, lr}
 8007554:	0008      	movs	r0, r1
 8007556:	0011      	movs	r1, r2
        configASSERT( pxEventList );
 8007558:	2b00      	cmp	r3, #0
 800755a:	d019      	beq.n	8007590 <vTaskPlaceOnEventListRestricted+0x40>
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800755c:	4a0d      	ldr	r2, [pc, #52]	; (8007594 <vTaskPlaceOnEventListRestricted+0x44>)
 800755e:	685c      	ldr	r4, [r3, #4]
 8007560:	6815      	ldr	r5, [r2, #0]
 8007562:	68a6      	ldr	r6, [r4, #8]
 8007564:	61ec      	str	r4, [r5, #28]
 8007566:	6815      	ldr	r5, [r2, #0]
 8007568:	622e      	str	r6, [r5, #32]
 800756a:	6815      	ldr	r5, [r2, #0]
 800756c:	68a6      	ldr	r6, [r4, #8]
 800756e:	3518      	adds	r5, #24
 8007570:	6075      	str	r5, [r6, #4]
 8007572:	6815      	ldr	r5, [r2, #0]
 8007574:	6812      	ldr	r2, [r2, #0]
 8007576:	3518      	adds	r5, #24
 8007578:	60a5      	str	r5, [r4, #8]
 800757a:	6293      	str	r3, [r2, #40]	; 0x28
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	3201      	adds	r2, #1
 8007580:	601a      	str	r2, [r3, #0]
        if( xWaitIndefinitely != pdFALSE )
 8007582:	2900      	cmp	r1, #0
 8007584:	d001      	beq.n	800758a <vTaskPlaceOnEventListRestricted+0x3a>
            xTicksToWait = portMAX_DELAY;
 8007586:	2001      	movs	r0, #1
 8007588:	4240      	negs	r0, r0
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800758a:	f7ff fbf3 	bl	8006d74 <prvAddCurrentTaskToDelayedList>
    }
 800758e:	bd70      	pop	{r4, r5, r6, pc}
        configASSERT( pxEventList );
 8007590:	b672      	cpsid	i
 8007592:	e7fe      	b.n	8007592 <vTaskPlaceOnEventListRestricted+0x42>
 8007594:	20005744 	.word	0x20005744

08007598 <xTaskRemoveFromEventList>:
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007598:	68c3      	ldr	r3, [r0, #12]
{
 800759a:	b5f0      	push	{r4, r5, r6, r7, lr}
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800759c:	68db      	ldr	r3, [r3, #12]
    configASSERT( pxUnblockedTCB );
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d050      	beq.n	8007644 <xTaskRemoveFromEventList+0xac>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80075a2:	69d8      	ldr	r0, [r3, #28]
 80075a4:	6a19      	ldr	r1, [r3, #32]
 80075a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80075a8:	6081      	str	r1, [r0, #8]
 80075aa:	6048      	str	r0, [r1, #4]
 80075ac:	0018      	movs	r0, r3
 80075ae:	6854      	ldr	r4, [r2, #4]
 80075b0:	3018      	adds	r0, #24
 80075b2:	4284      	cmp	r4, r0
 80075b4:	d044      	beq.n	8007640 <xTaskRemoveFromEventList+0xa8>
 80075b6:	2100      	movs	r1, #0
 80075b8:	6299      	str	r1, [r3, #40]	; 0x28
 80075ba:	6811      	ldr	r1, [r2, #0]
 80075bc:	3901      	subs	r1, #1
 80075be:	6011      	str	r1, [r2, #0]
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80075c0:	4a22      	ldr	r2, [pc, #136]	; (800764c <xTaskRemoveFromEventList+0xb4>)
 80075c2:	6812      	ldr	r2, [r2, #0]
 80075c4:	2a00      	cmp	r2, #0
 80075c6:	d017      	beq.n	80075f8 <xTaskRemoveFromEventList+0x60>
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80075c8:	4a21      	ldr	r2, [pc, #132]	; (8007650 <xTaskRemoveFromEventList+0xb8>)
 80075ca:	6851      	ldr	r1, [r2, #4]
 80075cc:	688c      	ldr	r4, [r1, #8]
 80075ce:	61d9      	str	r1, [r3, #28]
 80075d0:	621c      	str	r4, [r3, #32]
 80075d2:	688c      	ldr	r4, [r1, #8]
 80075d4:	6060      	str	r0, [r4, #4]
 80075d6:	6088      	str	r0, [r1, #8]
 80075d8:	6811      	ldr	r1, [r2, #0]
 80075da:	629a      	str	r2, [r3, #40]	; 0x28
 80075dc:	3101      	adds	r1, #1
 80075de:	6011      	str	r1, [r2, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80075e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80075e2:	4b1c      	ldr	r3, [pc, #112]	; (8007654 <xTaskRemoveFromEventList+0xbc>)
            xReturn = pdFALSE;
 80075e4:	2000      	movs	r0, #0
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ea:	428b      	cmp	r3, r1
 80075ec:	d203      	bcs.n	80075f6 <xTaskRemoveFromEventList+0x5e>
            xYieldPendings[ 0 ] = pdTRUE;
 80075ee:	2201      	movs	r2, #1
 80075f0:	4b19      	ldr	r3, [pc, #100]	; (8007658 <xTaskRemoveFromEventList+0xc0>)
            xReturn = pdTRUE;
 80075f2:	3001      	adds	r0, #1
            xYieldPendings[ 0 ] = pdTRUE;
 80075f4:	601a      	str	r2, [r3, #0]
}
 80075f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80075f8:	6899      	ldr	r1, [r3, #8]
 80075fa:	68d8      	ldr	r0, [r3, #12]
 80075fc:	695a      	ldr	r2, [r3, #20]
 80075fe:	6088      	str	r0, [r1, #8]
 8007600:	68d8      	ldr	r0, [r3, #12]
 8007602:	1d1d      	adds	r5, r3, #4
 8007604:	6041      	str	r1, [r0, #4]
 8007606:	6851      	ldr	r1, [r2, #4]
 8007608:	42a9      	cmp	r1, r5
 800760a:	d01d      	beq.n	8007648 <xTaskRemoveFromEventList+0xb0>
 800760c:	6811      	ldr	r1, [r2, #0]
 800760e:	3901      	subs	r1, #1
 8007610:	6011      	str	r1, [r2, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8007612:	4a12      	ldr	r2, [pc, #72]	; (800765c <xTaskRemoveFromEventList+0xc4>)
 8007614:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007616:	6810      	ldr	r0, [r2, #0]
 8007618:	4281      	cmp	r1, r0
 800761a:	d900      	bls.n	800761e <xTaskRemoveFromEventList+0x86>
 800761c:	6011      	str	r1, [r2, #0]
 800761e:	008a      	lsls	r2, r1, #2
 8007620:	4c0f      	ldr	r4, [pc, #60]	; (8007660 <xTaskRemoveFromEventList+0xc8>)
 8007622:	1852      	adds	r2, r2, r1
 8007624:	0092      	lsls	r2, r2, #2
 8007626:	18a6      	adds	r6, r4, r2
 8007628:	6870      	ldr	r0, [r6, #4]
 800762a:	6887      	ldr	r7, [r0, #8]
 800762c:	6098      	str	r0, [r3, #8]
 800762e:	60df      	str	r7, [r3, #12]
 8007630:	6887      	ldr	r7, [r0, #8]
 8007632:	607d      	str	r5, [r7, #4]
 8007634:	6085      	str	r5, [r0, #8]
 8007636:	615e      	str	r6, [r3, #20]
 8007638:	58a3      	ldr	r3, [r4, r2]
 800763a:	3301      	adds	r3, #1
 800763c:	50a3      	str	r3, [r4, r2]
 800763e:	e7d0      	b.n	80075e2 <xTaskRemoveFromEventList+0x4a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8007640:	6051      	str	r1, [r2, #4]
 8007642:	e7b8      	b.n	80075b6 <xTaskRemoveFromEventList+0x1e>
    configASSERT( pxUnblockedTCB );
 8007644:	b672      	cpsid	i
 8007646:	e7fe      	b.n	8007646 <xTaskRemoveFromEventList+0xae>
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8007648:	6050      	str	r0, [r2, #4]
 800764a:	e7df      	b.n	800760c <xTaskRemoveFromEventList+0x74>
 800764c:	20005a20 	.word	0x20005a20
 8007650:	20005cc0 	.word	0x20005cc0
 8007654:	20005744 	.word	0x20005744
 8007658:	20005d60 	.word	0x20005d60
 800765c:	20005c28 	.word	0x20005c28
 8007660:	20005750 	.word	0x20005750

08007664 <vTaskInternalSetTimeOutState>:
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007664:	4b03      	ldr	r3, [pc, #12]	; (8007674 <vTaskInternalSetTimeOutState+0x10>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	6003      	str	r3, [r0, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800766a:	4b03      	ldr	r3, [pc, #12]	; (8007678 <vTaskInternalSetTimeOutState+0x14>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	6043      	str	r3, [r0, #4]
}
 8007670:	4770      	bx	lr
 8007672:	46c0      	nop			; (mov r8, r8)
 8007674:	20005cb8 	.word	0x20005cb8
 8007678:	20005d00 	.word	0x20005d00

0800767c <xTaskCheckForTimeOut>:
{
 800767c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800767e:	0004      	movs	r4, r0
 8007680:	000d      	movs	r5, r1
    configASSERT( pxTimeOut );
 8007682:	2800      	cmp	r0, #0
 8007684:	d01a      	beq.n	80076bc <xTaskCheckForTimeOut+0x40>
    configASSERT( pxTicksToWait );
 8007686:	2900      	cmp	r1, #0
 8007688:	d016      	beq.n	80076b8 <xTaskCheckForTimeOut+0x3c>
    taskENTER_CRITICAL();
 800768a:	f7fb fa5b 	bl	8002b44 <vPortEnterCritical>
        const TickType_t xConstTickCount = xTickCount;
 800768e:	4a14      	ldr	r2, [pc, #80]	; (80076e0 <xTaskCheckForTimeOut+0x64>)
            if( *pxTicksToWait == portMAX_DELAY )
 8007690:	682b      	ldr	r3, [r5, #0]
        const TickType_t xConstTickCount = xTickCount;
 8007692:	6811      	ldr	r1, [r2, #0]
            if( *pxTicksToWait == portMAX_DELAY )
 8007694:	1c58      	adds	r0, r3, #1
 8007696:	d020      	beq.n	80076da <xTaskCheckForTimeOut+0x5e>
        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8007698:	4e12      	ldr	r6, [pc, #72]	; (80076e4 <xTaskCheckForTimeOut+0x68>)
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800769a:	6860      	ldr	r0, [r4, #4]
        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800769c:	46b4      	mov	ip, r6
 800769e:	6837      	ldr	r7, [r6, #0]
 80076a0:	6826      	ldr	r6, [r4, #0]
 80076a2:	42be      	cmp	r6, r7
 80076a4:	d00c      	beq.n	80076c0 <xTaskCheckForTimeOut+0x44>
 80076a6:	4288      	cmp	r0, r1
 80076a8:	d80a      	bhi.n	80076c0 <xTaskCheckForTimeOut+0x44>
            *pxTicksToWait = ( TickType_t ) 0;
 80076aa:	2300      	movs	r3, #0
            xReturn = pdTRUE;
 80076ac:	2401      	movs	r4, #1
            *pxTicksToWait = ( TickType_t ) 0;
 80076ae:	602b      	str	r3, [r5, #0]
    taskEXIT_CRITICAL();
 80076b0:	f7fb fa54 	bl	8002b5c <vPortExitCritical>
}
 80076b4:	0020      	movs	r0, r4
 80076b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    configASSERT( pxTicksToWait );
 80076b8:	b672      	cpsid	i
 80076ba:	e7fe      	b.n	80076ba <xTaskCheckForTimeOut+0x3e>
    configASSERT( pxTimeOut );
 80076bc:	b672      	cpsid	i
 80076be:	e7fe      	b.n	80076be <xTaskCheckForTimeOut+0x42>
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80076c0:	1a0f      	subs	r7, r1, r0
        else if( xElapsedTime < *pxTicksToWait )
 80076c2:	42bb      	cmp	r3, r7
 80076c4:	d9f1      	bls.n	80076aa <xTaskCheckForTimeOut+0x2e>
            *pxTicksToWait -= xElapsedTime;
 80076c6:	1a5b      	subs	r3, r3, r1
 80076c8:	181b      	adds	r3, r3, r0
 80076ca:	602b      	str	r3, [r5, #0]
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80076cc:	4663      	mov	r3, ip
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	6023      	str	r3, [r4, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80076d2:	6813      	ldr	r3, [r2, #0]
 80076d4:	6063      	str	r3, [r4, #4]
            xReturn = pdFALSE;
 80076d6:	2400      	movs	r4, #0
 80076d8:	e7ea      	b.n	80076b0 <xTaskCheckForTimeOut+0x34>
                xReturn = pdFALSE;
 80076da:	2400      	movs	r4, #0
 80076dc:	e7e8      	b.n	80076b0 <xTaskCheckForTimeOut+0x34>
 80076de:	46c0      	nop			; (mov r8, r8)
 80076e0:	20005d00 	.word	0x20005d00
 80076e4:	20005cb8 	.word	0x20005cb8

080076e8 <vTaskMissedYield>:
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80076e8:	2201      	movs	r2, #1
 80076ea:	4b01      	ldr	r3, [pc, #4]	; (80076f0 <vTaskMissedYield+0x8>)
 80076ec:	601a      	str	r2, [r3, #0]
}
 80076ee:	4770      	bx	lr
 80076f0:	20005d60 	.word	0x20005d60

080076f4 <xTaskGetSchedulerState>:
        if( xSchedulerRunning == pdFALSE )
 80076f4:	4b05      	ldr	r3, [pc, #20]	; (800770c <xTaskGetSchedulerState+0x18>)
            xReturn = taskSCHEDULER_NOT_STARTED;
 80076f6:	2001      	movs	r0, #1
        if( xSchedulerRunning == pdFALSE )
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d004      	beq.n	8007708 <xTaskGetSchedulerState+0x14>
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80076fe:	4b04      	ldr	r3, [pc, #16]	; (8007710 <xTaskGetSchedulerState+0x1c>)
 8007700:	6818      	ldr	r0, [r3, #0]
                    xReturn = taskSCHEDULER_SUSPENDED;
 8007702:	4243      	negs	r3, r0
 8007704:	4158      	adcs	r0, r3
 8007706:	0040      	lsls	r0, r0, #1
    }
 8007708:	4770      	bx	lr
 800770a:	46c0      	nop			; (mov r8, r8)
 800770c:	20005cd4 	.word	0x20005cd4
 8007710:	20005a20 	.word	0x20005a20

08007714 <xTaskPriorityInherit>:
    {
 8007714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007716:	1e04      	subs	r4, r0, #0
        if( pxMutexHolder != NULL )
 8007718:	d021      	beq.n	800775e <xTaskPriorityInherit+0x4a>
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800771a:	4d20      	ldr	r5, [pc, #128]	; (800779c <xTaskPriorityInherit+0x88>)
 800771c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800771e:	682b      	ldr	r3, [r5, #0]
 8007720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007722:	429a      	cmp	r2, r3
 8007724:	d214      	bcs.n	8007750 <xTaskPriorityInherit+0x3c>
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8007726:	6983      	ldr	r3, [r0, #24]
 8007728:	2b00      	cmp	r3, #0
 800772a:	db04      	blt.n	8007736 <xTaskPriorityInherit+0x22>
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 800772c:	682b      	ldr	r3, [r5, #0]
 800772e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007730:	230a      	movs	r3, #10
 8007732:	1a5b      	subs	r3, r3, r1
 8007734:	6183      	str	r3, [r0, #24]
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007736:	0093      	lsls	r3, r2, #2
 8007738:	189b      	adds	r3, r3, r2
 800773a:	4e19      	ldr	r6, [pc, #100]	; (80077a0 <xTaskPriorityInherit+0x8c>)
 800773c:	009b      	lsls	r3, r3, #2
 800773e:	6962      	ldr	r2, [r4, #20]
 8007740:	18f3      	adds	r3, r6, r3
 8007742:	429a      	cmp	r2, r3
 8007744:	d00d      	beq.n	8007762 <xTaskPriorityInherit+0x4e>
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007746:	682b      	ldr	r3, [r5, #0]
                xReturn = pdTRUE;
 8007748:	2001      	movs	r0, #1
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800774a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800774e:	e005      	b.n	800775c <xTaskPriorityInherit+0x48>
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007750:	682b      	ldr	r3, [r5, #0]
 8007752:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8007754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007756:	4298      	cmp	r0, r3
 8007758:	4180      	sbcs	r0, r0
 800775a:	4240      	negs	r0, r0
    }
 800775c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        BaseType_t xReturn = pdFALSE;
 800775e:	2000      	movs	r0, #0
        return xReturn;
 8007760:	e7fc      	b.n	800775c <xTaskPriorityInherit+0x48>
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007762:	1d27      	adds	r7, r4, #4
 8007764:	0038      	movs	r0, r7
 8007766:	f7fb f94d 	bl	8002a04 <uxListRemove>
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800776a:	682b      	ldr	r3, [r5, #0]
 800776c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800776e:	4b0d      	ldr	r3, [pc, #52]	; (80077a4 <xTaskPriorityInherit+0x90>)
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007770:	62e2      	str	r2, [r4, #44]	; 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8007772:	6819      	ldr	r1, [r3, #0]
 8007774:	428a      	cmp	r2, r1
 8007776:	d900      	bls.n	800777a <xTaskPriorityInherit+0x66>
 8007778:	601a      	str	r2, [r3, #0]
 800777a:	0093      	lsls	r3, r2, #2
 800777c:	189b      	adds	r3, r3, r2
 800777e:	009b      	lsls	r3, r3, #2
 8007780:	18f1      	adds	r1, r6, r3
 8007782:	684a      	ldr	r2, [r1, #4]
 8007784:	6890      	ldr	r0, [r2, #8]
 8007786:	60a2      	str	r2, [r4, #8]
 8007788:	60e0      	str	r0, [r4, #12]
 800778a:	6890      	ldr	r0, [r2, #8]
 800778c:	6047      	str	r7, [r0, #4]
 800778e:	6097      	str	r7, [r2, #8]
 8007790:	58f2      	ldr	r2, [r6, r3]
 8007792:	6161      	str	r1, [r4, #20]
 8007794:	3201      	adds	r2, #1
                xReturn = pdTRUE;
 8007796:	2001      	movs	r0, #1
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8007798:	50f2      	str	r2, [r6, r3]
 800779a:	e7df      	b.n	800775c <xTaskPriorityInherit+0x48>
 800779c:	20005744 	.word	0x20005744
 80077a0:	20005750 	.word	0x20005750
 80077a4:	20005c28 	.word	0x20005c28

080077a8 <xTaskPriorityDisinherit>:
    {
 80077a8:	b570      	push	{r4, r5, r6, lr}
 80077aa:	1e04      	subs	r4, r0, #0
        if( pxMutexHolder != NULL )
 80077ac:	d010      	beq.n	80077d0 <xTaskPriorityDisinherit+0x28>
            configASSERT( pxTCB == pxCurrentTCB );
 80077ae:	4b1a      	ldr	r3, [pc, #104]	; (8007818 <xTaskPriorityDisinherit+0x70>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4283      	cmp	r3, r0
 80077b4:	d001      	beq.n	80077ba <xTaskPriorityDisinherit+0x12>
 80077b6:	b672      	cpsid	i
 80077b8:	e7fe      	b.n	80077b8 <xTaskPriorityDisinherit+0x10>
            configASSERT( pxTCB->uxMutexesHeld );
 80077ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d009      	beq.n	80077d4 <xTaskPriorityDisinherit+0x2c>
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80077c0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80077c2:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
            ( pxTCB->uxMutexesHeld )--;
 80077c4:	3b01      	subs	r3, #1
 80077c6:	6503      	str	r3, [r0, #80]	; 0x50
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80077c8:	428a      	cmp	r2, r1
 80077ca:	d001      	beq.n	80077d0 <xTaskPriorityDisinherit+0x28>
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d003      	beq.n	80077d8 <xTaskPriorityDisinherit+0x30>
        BaseType_t xReturn = pdFALSE;
 80077d0:	2000      	movs	r0, #0
    }
 80077d2:	bd70      	pop	{r4, r5, r6, pc}
            configASSERT( pxTCB->uxMutexesHeld );
 80077d4:	b672      	cpsid	i
 80077d6:	e7fe      	b.n	80077d6 <xTaskPriorityDisinherit+0x2e>
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077d8:	1d05      	adds	r5, r0, #4
 80077da:	0028      	movs	r0, r5
 80077dc:	f7fb f912 	bl	8002a04 <uxListRemove>
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 80077e0:	230a      	movs	r3, #10
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80077e2:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 80077e4:	1a9b      	subs	r3, r3, r2
 80077e6:	61a3      	str	r3, [r4, #24]
                    prvAddTaskToReadyList( pxTCB );
 80077e8:	4b0c      	ldr	r3, [pc, #48]	; (800781c <xTaskPriorityDisinherit+0x74>)
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80077ea:	62e2      	str	r2, [r4, #44]	; 0x2c
                    prvAddTaskToReadyList( pxTCB );
 80077ec:	6819      	ldr	r1, [r3, #0]
 80077ee:	428a      	cmp	r2, r1
 80077f0:	d900      	bls.n	80077f4 <xTaskPriorityDisinherit+0x4c>
 80077f2:	601a      	str	r2, [r3, #0]
 80077f4:	0093      	lsls	r3, r2, #2
 80077f6:	490a      	ldr	r1, [pc, #40]	; (8007820 <xTaskPriorityDisinherit+0x78>)
 80077f8:	189b      	adds	r3, r3, r2
 80077fa:	009b      	lsls	r3, r3, #2
 80077fc:	18c8      	adds	r0, r1, r3
 80077fe:	6842      	ldr	r2, [r0, #4]
 8007800:	6896      	ldr	r6, [r2, #8]
 8007802:	60a2      	str	r2, [r4, #8]
 8007804:	60e6      	str	r6, [r4, #12]
 8007806:	6896      	ldr	r6, [r2, #8]
 8007808:	6075      	str	r5, [r6, #4]
 800780a:	6095      	str	r5, [r2, #8]
 800780c:	58ca      	ldr	r2, [r1, r3]
 800780e:	6160      	str	r0, [r4, #20]
 8007810:	3201      	adds	r2, #1
                    xReturn = pdTRUE;
 8007812:	2001      	movs	r0, #1
                    prvAddTaskToReadyList( pxTCB );
 8007814:	50ca      	str	r2, [r1, r3]
        return xReturn;
 8007816:	e7dc      	b.n	80077d2 <xTaskPriorityDisinherit+0x2a>
 8007818:	20005744 	.word	0x20005744
 800781c:	20005c28 	.word	0x20005c28
 8007820:	20005750 	.word	0x20005750

08007824 <vTaskPriorityDisinheritAfterTimeout>:
    {
 8007824:	b570      	push	{r4, r5, r6, lr}
 8007826:	1e04      	subs	r4, r0, #0
        if( pxMutexHolder != NULL )
 8007828:	d00d      	beq.n	8007846 <vTaskPriorityDisinheritAfterTimeout+0x22>
            configASSERT( pxTCB->uxMutexesHeld );
 800782a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800782c:	2b00      	cmp	r3, #0
 800782e:	d101      	bne.n	8007834 <vTaskPriorityDisinheritAfterTimeout+0x10>
 8007830:	b672      	cpsid	i
 8007832:	e7fe      	b.n	8007832 <vTaskPriorityDisinheritAfterTimeout+0xe>
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007834:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8007836:	428a      	cmp	r2, r1
 8007838:	d200      	bcs.n	800783c <vTaskPriorityDisinheritAfterTimeout+0x18>
 800783a:	000a      	movs	r2, r1
            if( pxTCB->uxPriority != uxPriorityToUse )
 800783c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800783e:	4291      	cmp	r1, r2
 8007840:	d001      	beq.n	8007846 <vTaskPriorityDisinheritAfterTimeout+0x22>
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007842:	2b01      	cmp	r3, #1
 8007844:	d000      	beq.n	8007848 <vTaskPriorityDisinheritAfterTimeout+0x24>
    }
 8007846:	bd70      	pop	{r4, r5, r6, pc}
                    configASSERT( pxTCB != pxCurrentTCB );
 8007848:	4b17      	ldr	r3, [pc, #92]	; (80078a8 <vTaskPriorityDisinheritAfterTimeout+0x84>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	42a3      	cmp	r3, r4
 800784e:	d028      	beq.n	80078a2 <vTaskPriorityDisinheritAfterTimeout+0x7e>
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8007850:	69a3      	ldr	r3, [r4, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8007852:	62e2      	str	r2, [r4, #44]	; 0x2c
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8007854:	2b00      	cmp	r3, #0
 8007856:	db02      	blt.n	800785e <vTaskPriorityDisinheritAfterTimeout+0x3a>
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 8007858:	230a      	movs	r3, #10
 800785a:	1a9a      	subs	r2, r3, r2
 800785c:	61a2      	str	r2, [r4, #24]
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800785e:	008b      	lsls	r3, r1, #2
 8007860:	4d12      	ldr	r5, [pc, #72]	; (80078ac <vTaskPriorityDisinheritAfterTimeout+0x88>)
 8007862:	185b      	adds	r3, r3, r1
 8007864:	009b      	lsls	r3, r3, #2
 8007866:	6962      	ldr	r2, [r4, #20]
 8007868:	18eb      	adds	r3, r5, r3
 800786a:	429a      	cmp	r2, r3
 800786c:	d1eb      	bne.n	8007846 <vTaskPriorityDisinheritAfterTimeout+0x22>
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800786e:	1d26      	adds	r6, r4, #4
 8007870:	0030      	movs	r0, r6
 8007872:	f7fb f8c7 	bl	8002a04 <uxListRemove>
                        prvAddTaskToReadyList( pxTCB );
 8007876:	4b0e      	ldr	r3, [pc, #56]	; (80078b0 <vTaskPriorityDisinheritAfterTimeout+0x8c>)
 8007878:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800787a:	6819      	ldr	r1, [r3, #0]
 800787c:	428a      	cmp	r2, r1
 800787e:	d900      	bls.n	8007882 <vTaskPriorityDisinheritAfterTimeout+0x5e>
 8007880:	601a      	str	r2, [r3, #0]
 8007882:	0093      	lsls	r3, r2, #2
 8007884:	189b      	adds	r3, r3, r2
 8007886:	009b      	lsls	r3, r3, #2
 8007888:	18e9      	adds	r1, r5, r3
 800788a:	684a      	ldr	r2, [r1, #4]
 800788c:	6890      	ldr	r0, [r2, #8]
 800788e:	60a2      	str	r2, [r4, #8]
 8007890:	60e0      	str	r0, [r4, #12]
 8007892:	6890      	ldr	r0, [r2, #8]
 8007894:	6046      	str	r6, [r0, #4]
 8007896:	6096      	str	r6, [r2, #8]
 8007898:	58ea      	ldr	r2, [r5, r3]
 800789a:	6161      	str	r1, [r4, #20]
 800789c:	3201      	adds	r2, #1
 800789e:	50ea      	str	r2, [r5, r3]
    }
 80078a0:	e7d1      	b.n	8007846 <vTaskPriorityDisinheritAfterTimeout+0x22>
                    configASSERT( pxTCB != pxCurrentTCB );
 80078a2:	b672      	cpsid	i
 80078a4:	e7fe      	b.n	80078a4 <vTaskPriorityDisinheritAfterTimeout+0x80>
 80078a6:	46c0      	nop			; (mov r8, r8)
 80078a8:	20005744 	.word	0x20005744
 80078ac:	20005750 	.word	0x20005750
 80078b0:	20005c28 	.word	0x20005c28

080078b4 <pvTaskIncrementMutexHeldCount>:
        pxTCB = pxCurrentTCB;
 80078b4:	4b03      	ldr	r3, [pc, #12]	; (80078c4 <pvTaskIncrementMutexHeldCount+0x10>)
 80078b6:	6818      	ldr	r0, [r3, #0]
        if( pxTCB != NULL )
 80078b8:	2800      	cmp	r0, #0
 80078ba:	d002      	beq.n	80078c2 <pvTaskIncrementMutexHeldCount+0xe>
            ( pxTCB->uxMutexesHeld )++;
 80078bc:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80078be:	3301      	adds	r3, #1
 80078c0:	6503      	str	r3, [r0, #80]	; 0x50
    }
 80078c2:	4770      	bx	lr
 80078c4:	20005744 	.word	0x20005744

080078c8 <vApplicationGetTimerTaskMemory>:
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 80078c8:	4b03      	ldr	r3, [pc, #12]	; (80078d8 <vApplicationGetTimerTaskMemory+0x10>)
 80078ca:	6003      	str	r3, [r0, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 80078cc:	4b03      	ldr	r3, [pc, #12]	; (80078dc <vApplicationGetTimerTaskMemory+0x14>)
 80078ce:	600b      	str	r3, [r1, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80078d0:	2380      	movs	r3, #128	; 0x80
 80078d2:	6013      	str	r3, [r2, #0]
    }
 80078d4:	4770      	bx	lr
 80078d6:	46c0      	nop			; (mov r8, r8)
 80078d8:	20005d04 	.word	0x20005d04
 80078dc:	20005a28 	.word	0x20005a28

080078e0 <prvCheckForValidListAndQueue>:
        pxOverflowTimerList = pxTemp;
    }
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80078e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078e2:	b083      	sub	sp, #12
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80078e4:	f7fb f92e 	bl	8002b44 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80078e8:	4c0e      	ldr	r4, [pc, #56]	; (8007924 <prvCheckForValidListAndQueue+0x44>)
 80078ea:	6825      	ldr	r5, [r4, #0]
 80078ec:	2d00      	cmp	r5, #0
 80078ee:	d003      	beq.n	80078f8 <prvCheckForValidListAndQueue+0x18>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80078f0:	f7fb f934 	bl	8002b5c <vPortExitCritical>
    }
 80078f4:	b003      	add	sp, #12
 80078f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
                vListInitialise( &xActiveTimerList1 );
 80078f8:	4f0b      	ldr	r7, [pc, #44]	; (8007928 <prvCheckForValidListAndQueue+0x48>)
 80078fa:	0038      	movs	r0, r7
 80078fc:	f7fb f85a 	bl	80029b4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8007900:	4e0a      	ldr	r6, [pc, #40]	; (800792c <prvCheckForValidListAndQueue+0x4c>)
 8007902:	0030      	movs	r0, r6
 8007904:	f7fb f856 	bl	80029b4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8007908:	4b09      	ldr	r3, [pc, #36]	; (8007930 <prvCheckForValidListAndQueue+0x50>)
                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800790a:	2110      	movs	r1, #16
                pxCurrentTimerList = &xActiveTimerList1;
 800790c:	601f      	str	r7, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800790e:	4b09      	ldr	r3, [pc, #36]	; (8007934 <prvCheckForValidListAndQueue+0x54>)
                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007910:	200a      	movs	r0, #10
                pxOverflowTimerList = &xActiveTimerList2;
 8007912:	601e      	str	r6, [r3, #0]
                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007914:	4a08      	ldr	r2, [pc, #32]	; (8007938 <prvCheckForValidListAndQueue+0x58>)
 8007916:	4b09      	ldr	r3, [pc, #36]	; (800793c <prvCheckForValidListAndQueue+0x5c>)
 8007918:	9500      	str	r5, [sp, #0]
 800791a:	f7fb fb17 	bl	8002f4c <xQueueGenericCreateStatic>
 800791e:	6020      	str	r0, [r4, #0]
 8007920:	e7e6      	b.n	80078f0 <prvCheckForValidListAndQueue+0x10>
 8007922:	46c0      	nop			; (mov r8, r8)
 8007924:	20005e88 	.word	0x20005e88
 8007928:	20005e0c 	.word	0x20005e0c
 800792c:	20005e20 	.word	0x20005e20
 8007930:	20005d64 	.word	0x20005d64
 8007934:	20005d68 	.word	0x20005d68
 8007938:	20005d6c 	.word	0x20005d6c
 800793c:	20005e38 	.word	0x20005e38

08007940 <prvReloadTimer>:
    {
 8007940:	b570      	push	{r4, r5, r6, lr}
 8007942:	0004      	movs	r4, r0
 8007944:	0016      	movs	r6, r2
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007946:	e006      	b.n	8007956 <prvReloadTimer+0x16>
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8007948:	1a71      	subs	r1, r6, r1
 800794a:	428b      	cmp	r3, r1
 800794c:	d813      	bhi.n	8007976 <prvReloadTimer+0x36>
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800794e:	0020      	movs	r0, r4
 8007950:	6a23      	ldr	r3, [r4, #32]
 8007952:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007954:	0029      	movs	r1, r5
 8007956:	69a3      	ldr	r3, [r4, #24]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007958:	6124      	str	r4, [r4, #16]
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800795a:	185d      	adds	r5, r3, r1
        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800795c:	6065      	str	r5, [r4, #4]
        if( xNextExpiryTime <= xTimeNow )
 800795e:	42b5      	cmp	r5, r6
 8007960:	d9f2      	bls.n	8007948 <prvReloadTimer+0x8>
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007962:	42b1      	cmp	r1, r6
 8007964:	d901      	bls.n	800796a <prvReloadTimer+0x2a>
 8007966:	428d      	cmp	r5, r1
 8007968:	d2f1      	bcs.n	800794e <prvReloadTimer+0xe>
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800796a:	4b06      	ldr	r3, [pc, #24]	; (8007984 <prvReloadTimer+0x44>)
 800796c:	1d21      	adds	r1, r4, #4
 800796e:	6818      	ldr	r0, [r3, #0]
 8007970:	f7fb f830 	bl	80029d4 <vListInsert>
    }
 8007974:	bd70      	pop	{r4, r5, r6, pc}
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007976:	4b04      	ldr	r3, [pc, #16]	; (8007988 <prvReloadTimer+0x48>)
 8007978:	1d21      	adds	r1, r4, #4
 800797a:	6818      	ldr	r0, [r3, #0]
 800797c:	f7fb f82a 	bl	80029d4 <vListInsert>
        return xProcessTimerNow;
 8007980:	e7f8      	b.n	8007974 <prvReloadTimer+0x34>
 8007982:	46c0      	nop			; (mov r8, r8)
 8007984:	20005d64 	.word	0x20005d64
 8007988:	20005d68 	.word	0x20005d68

0800798c <prvProcessExpiredTimer>:
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800798c:	4b0d      	ldr	r3, [pc, #52]	; (80079c4 <prvProcessExpiredTimer+0x38>)
    {
 800798e:	b570      	push	{r4, r5, r6, lr}
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007990:	681b      	ldr	r3, [r3, #0]
    {
 8007992:	0005      	movs	r5, r0
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007994:	68db      	ldr	r3, [r3, #12]
    {
 8007996:	000e      	movs	r6, r1
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007998:	68dc      	ldr	r4, [r3, #12]
        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800799a:	1d20      	adds	r0, r4, #4
 800799c:	f7fb f832 	bl	8002a04 <uxListRemove>
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 80079a0:	2228      	movs	r2, #40	; 0x28
 80079a2:	5ca3      	ldrb	r3, [r4, r2]
 80079a4:	0759      	lsls	r1, r3, #29
 80079a6:	d406      	bmi.n	80079b6 <prvProcessExpiredTimer+0x2a>
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80079a8:	2101      	movs	r1, #1
 80079aa:	438b      	bics	r3, r1
 80079ac:	54a3      	strb	r3, [r4, r2]
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80079ae:	0020      	movs	r0, r4
 80079b0:	6a23      	ldr	r3, [r4, #32]
 80079b2:	4798      	blx	r3
    }
 80079b4:	bd70      	pop	{r4, r5, r6, pc}
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80079b6:	0032      	movs	r2, r6
 80079b8:	0029      	movs	r1, r5
 80079ba:	0020      	movs	r0, r4
 80079bc:	f7ff ffc0 	bl	8007940 <prvReloadTimer>
 80079c0:	e7f5      	b.n	80079ae <prvProcessExpiredTimer+0x22>
 80079c2:	46c0      	nop			; (mov r8, r8)
 80079c4:	20005d64 	.word	0x20005d64

080079c8 <prvTimerTask>:
    {
 80079c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079ca:	464e      	mov	r6, r9
 80079cc:	4645      	mov	r5, r8
 80079ce:	4657      	mov	r7, sl
 80079d0:	46de      	mov	lr, fp
 80079d2:	4b7d      	ldr	r3, [pc, #500]	; (8007bc8 <prvTimerTask+0x200>)
 80079d4:	b5e0      	push	{r5, r6, r7, lr}
 80079d6:	4698      	mov	r8, r3
 80079d8:	4b7c      	ldr	r3, [pc, #496]	; (8007bcc <prvTimerTask+0x204>)
 80079da:	4e7d      	ldr	r6, [pc, #500]	; (8007bd0 <prvTimerTask+0x208>)
 80079dc:	4699      	mov	r9, r3
 80079de:	4f7d      	ldr	r7, [pc, #500]	; (8007bd4 <prvTimerTask+0x20c>)
 80079e0:	4d7d      	ldr	r5, [pc, #500]	; (8007bd8 <prvTimerTask+0x210>)
 80079e2:	b089      	sub	sp, #36	; 0x24
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80079e4:	6833      	ldr	r3, [r6, #0]
 80079e6:	681a      	ldr	r2, [r3, #0]
 80079e8:	4692      	mov	sl, r2
 80079ea:	2a00      	cmp	r2, #0
 80079ec:	d100      	bne.n	80079f0 <prvTimerTask+0x28>
 80079ee:	e0b4      	b.n	8007b5a <prvTimerTask+0x192>
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079f0:	68db      	ldr	r3, [r3, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	469a      	mov	sl, r3
        vTaskSuspendAll();
 80079f6:	f7ff fd55 	bl	80074a4 <vTaskSuspendAll>
        xTimeNow = xTaskGetTickCount();
 80079fa:	f7ff fd69 	bl	80074d0 <xTaskGetTickCount>
        if( xTimeNow < xLastTime )
 80079fe:	683b      	ldr	r3, [r7, #0]
        xTimeNow = xTaskGetTickCount();
 8007a00:	0004      	movs	r4, r0
        if( xTimeNow < xLastTime )
 8007a02:	4283      	cmp	r3, r0
 8007a04:	d83c      	bhi.n	8007a80 <prvTimerTask+0xb8>
        xLastTime = xTimeNow;
 8007a06:	6038      	str	r0, [r7, #0]
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007a08:	4582      	cmp	sl, r0
 8007a0a:	d800      	bhi.n	8007a0e <prvTimerTask+0x46>
 8007a0c:	e0b7      	b.n	8007b7e <prvTimerTask+0x1b6>
 8007a0e:	2200      	movs	r2, #0
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007a10:	4653      	mov	r3, sl
 8007a12:	6828      	ldr	r0, [r5, #0]
 8007a14:	1b19      	subs	r1, r3, r4
 8007a16:	f7fb fd0f 	bl	8003438 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8007a1a:	f7ff fd4b 	bl	80074b4 <xTaskResumeAll>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	d100      	bne.n	8007a24 <prvTimerTask+0x5c>
 8007a22:	e0a9      	b.n	8007b78 <prvTimerTask+0x1b0>
        DaemonTaskMessage_t xMessage = { 0 };
 8007a24:	2210      	movs	r2, #16
 8007a26:	2100      	movs	r1, #0
 8007a28:	a804      	add	r0, sp, #16
 8007a2a:	f000 f979 	bl	8007d20 <memset>
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007a2e:	2328      	movs	r3, #40	; 0x28
 8007a30:	469a      	mov	sl, r3
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8007a32:	2200      	movs	r2, #0
 8007a34:	6828      	ldr	r0, [r5, #0]
 8007a36:	a904      	add	r1, sp, #16
 8007a38:	f7fb fba4 	bl	8003184 <xQueueReceive>
 8007a3c:	2800      	cmp	r0, #0
 8007a3e:	d0d1      	beq.n	80079e4 <prvTimerTask+0x1c>
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007a40:	9b04      	ldr	r3, [sp, #16]
 8007a42:	9301      	str	r3, [sp, #4]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	db79      	blt.n	8007b3c <prvTimerTask+0x174>
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007a48:	9c06      	ldr	r4, [sp, #24]
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8007a4a:	6963      	ldr	r3, [r4, #20]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d002      	beq.n	8007a56 <prvTimerTask+0x8e>
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a50:	1d20      	adds	r0, r4, #4
 8007a52:	f7fa ffd7 	bl	8002a04 <uxListRemove>
        xTimeNow = xTaskGetTickCount();
 8007a56:	f7ff fd3b 	bl	80074d0 <xTaskGetTickCount>
        if( xTimeNow < xLastTime )
 8007a5a:	683b      	ldr	r3, [r7, #0]
        xTimeNow = xTaskGetTickCount();
 8007a5c:	4683      	mov	fp, r0
        if( xTimeNow < xLastTime )
 8007a5e:	4298      	cmp	r0, r3
 8007a60:	d321      	bcc.n	8007aa6 <prvTimerTask+0xde>
        xLastTime = xTimeNow;
 8007a62:	465b      	mov	r3, fp
 8007a64:	603b      	str	r3, [r7, #0]
                switch( xMessage.xMessageID )
 8007a66:	9b04      	ldr	r3, [sp, #16]
 8007a68:	2b09      	cmp	r3, #9
 8007a6a:	d8e2      	bhi.n	8007a32 <prvTimerTask+0x6a>
 8007a6c:	464a      	mov	r2, r9
 8007a6e:	009b      	lsls	r3, r3, #2
 8007a70:	58d3      	ldr	r3, [r2, r3]
 8007a72:	469f      	mov	pc, r3
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8007a74:	2101      	movs	r1, #1
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a76:	68db      	ldr	r3, [r3, #12]
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8007a78:	4249      	negs	r1, r1
 8007a7a:	6818      	ldr	r0, [r3, #0]
 8007a7c:	f7ff ff86 	bl	800798c <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007a80:	6833      	ldr	r3, [r6, #0]
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	2a00      	cmp	r2, #0
 8007a86:	d1f5      	bne.n	8007a74 <prvTimerTask+0xac>
        pxCurrentTimerList = pxOverflowTimerList;
 8007a88:	4642      	mov	r2, r8
 8007a8a:	6812      	ldr	r2, [r2, #0]
        xLastTime = xTimeNow;
 8007a8c:	603c      	str	r4, [r7, #0]
        pxCurrentTimerList = pxOverflowTimerList;
 8007a8e:	6032      	str	r2, [r6, #0]
        pxOverflowTimerList = pxTemp;
 8007a90:	4642      	mov	r2, r8
 8007a92:	6013      	str	r3, [r2, #0]
                ( void ) xTaskResumeAll();
 8007a94:	f7ff fd0e 	bl	80074b4 <xTaskResumeAll>
 8007a98:	e7c4      	b.n	8007a24 <prvTimerTask+0x5c>
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8007a9a:	2101      	movs	r1, #1
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a9c:	68db      	ldr	r3, [r3, #12]
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8007a9e:	4249      	negs	r1, r1
 8007aa0:	6818      	ldr	r0, [r3, #0]
 8007aa2:	f7ff ff73 	bl	800798c <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007aa6:	6833      	ldr	r3, [r6, #0]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	2a00      	cmp	r2, #0
 8007aac:	d1f5      	bne.n	8007a9a <prvTimerTask+0xd2>
        pxCurrentTimerList = pxOverflowTimerList;
 8007aae:	4642      	mov	r2, r8
 8007ab0:	6812      	ldr	r2, [r2, #0]
 8007ab2:	6032      	str	r2, [r6, #0]
        pxOverflowTimerList = pxTemp;
 8007ab4:	4642      	mov	r2, r8
 8007ab6:	6013      	str	r3, [r2, #0]
            *pxTimerListsWereSwitched = pdTRUE;
 8007ab8:	e7d3      	b.n	8007a62 <prvTimerTask+0x9a>
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8007aba:	4653      	mov	r3, sl
 8007abc:	5ce2      	ldrb	r2, [r4, r3]
 8007abe:	2301      	movs	r3, #1
 8007ac0:	4651      	mov	r1, sl
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	5463      	strb	r3, [r4, r1]
                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007ac6:	69a1      	ldr	r1, [r4, #24]
 8007ac8:	9b05      	ldr	r3, [sp, #20]
 8007aca:	468c      	mov	ip, r1
 8007acc:	1859      	adds	r1, r3, r1
        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007ace:	6061      	str	r1, [r4, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ad0:	6124      	str	r4, [r4, #16]
        if( xNextExpiryTime <= xTimeNow )
 8007ad2:	4559      	cmp	r1, fp
 8007ad4:	d85a      	bhi.n	8007b8c <prvTimerTask+0x1c4>
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8007ad6:	4658      	mov	r0, fp
 8007ad8:	1ac3      	subs	r3, r0, r3
 8007ada:	459c      	cmp	ip, r3
 8007adc:	d86c      	bhi.n	8007bb8 <prvTimerTask+0x1f0>
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8007ade:	0753      	lsls	r3, r2, #29
 8007ae0:	d465      	bmi.n	8007bae <prvTimerTask+0x1e6>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	439a      	bics	r2, r3
 8007ae6:	4653      	mov	r3, sl
 8007ae8:	54e2      	strb	r2, [r4, r3]
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007aea:	0020      	movs	r0, r4
 8007aec:	6a23      	ldr	r3, [r4, #32]
 8007aee:	4798      	blx	r3
 8007af0:	e79f      	b.n	8007a32 <prvTimerTask+0x6a>
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8007af2:	4653      	mov	r3, sl
 8007af4:	2201      	movs	r2, #1
 8007af6:	5ce3      	ldrb	r3, [r4, r3]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	4652      	mov	r2, sl
 8007afc:	54a3      	strb	r3, [r4, r2]
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007afe:	9b05      	ldr	r3, [sp, #20]
 8007b00:	61a3      	str	r3, [r4, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d05e      	beq.n	8007bc4 <prvTimerTask+0x1fc>
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007b06:	445b      	add	r3, fp
        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007b08:	6063      	str	r3, [r4, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007b0a:	6124      	str	r4, [r4, #16]
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007b0c:	1d21      	adds	r1, r4, #4
        if( xNextExpiryTime <= xTimeNow )
 8007b0e:	455b      	cmp	r3, fp
 8007b10:	d845      	bhi.n	8007b9e <prvTimerTask+0x1d6>
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007b12:	4643      	mov	r3, r8
 8007b14:	6818      	ldr	r0, [r3, #0]
 8007b16:	f7fa ff5d 	bl	80029d4 <vListInsert>
        return xProcessTimerNow;
 8007b1a:	e78a      	b.n	8007a32 <prvTimerTask+0x6a>
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007b1c:	4653      	mov	r3, sl
 8007b1e:	2201      	movs	r2, #1
 8007b20:	5ce3      	ldrb	r3, [r4, r3]
 8007b22:	4393      	bics	r3, r2
 8007b24:	4652      	mov	r2, sl
 8007b26:	54a3      	strb	r3, [r4, r2]
                        break;
 8007b28:	e783      	b.n	8007a32 <prvTimerTask+0x6a>
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007b2a:	4653      	mov	r3, sl
 8007b2c:	5ce3      	ldrb	r3, [r4, r3]
 8007b2e:	079a      	lsls	r2, r3, #30
 8007b30:	d539      	bpl.n	8007ba6 <prvTimerTask+0x1de>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007b32:	2201      	movs	r2, #1
 8007b34:	4393      	bics	r3, r2
 8007b36:	4652      	mov	r2, sl
 8007b38:	54a3      	strb	r3, [r4, r2]
 8007b3a:	e77a      	b.n	8007a32 <prvTimerTask+0x6a>
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007b3c:	9b07      	ldr	r3, [sp, #28]
 8007b3e:	9301      	str	r3, [sp, #4]
 8007b40:	9b06      	ldr	r3, [sp, #24]
 8007b42:	9901      	ldr	r1, [sp, #4]
 8007b44:	9302      	str	r3, [sp, #8]
 8007b46:	9b05      	ldr	r3, [sp, #20]
 8007b48:	9802      	ldr	r0, [sp, #8]
 8007b4a:	9303      	str	r3, [sp, #12]
 8007b4c:	4798      	blx	r3
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007b4e:	9b04      	ldr	r3, [sp, #16]
 8007b50:	9301      	str	r3, [sp, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	da00      	bge.n	8007b58 <prvTimerTask+0x190>
 8007b56:	e76c      	b.n	8007a32 <prvTimerTask+0x6a>
 8007b58:	e776      	b.n	8007a48 <prvTimerTask+0x80>
        vTaskSuspendAll();
 8007b5a:	f7ff fca3 	bl	80074a4 <vTaskSuspendAll>
        xTimeNow = xTaskGetTickCount();
 8007b5e:	f7ff fcb7 	bl	80074d0 <xTaskGetTickCount>
        if( xTimeNow < xLastTime )
 8007b62:	683b      	ldr	r3, [r7, #0]
        xTimeNow = xTaskGetTickCount();
 8007b64:	0004      	movs	r4, r0
        if( xTimeNow < xLastTime )
 8007b66:	4298      	cmp	r0, r3
 8007b68:	d38a      	bcc.n	8007a80 <prvTimerTask+0xb8>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007b6a:	4643      	mov	r3, r8
 8007b6c:	681b      	ldr	r3, [r3, #0]
        xLastTime = xTimeNow;
 8007b6e:	603c      	str	r4, [r7, #0]
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007b70:	681a      	ldr	r2, [r3, #0]
 8007b72:	4253      	negs	r3, r2
 8007b74:	415a      	adcs	r2, r3
 8007b76:	e74b      	b.n	8007a10 <prvTimerTask+0x48>
                        taskYIELD_WITHIN_API();
 8007b78:	f7fa ffd8 	bl	8002b2c <vPortYield>
 8007b7c:	e752      	b.n	8007a24 <prvTimerTask+0x5c>
                    ( void ) xTaskResumeAll();
 8007b7e:	f7ff fc99 	bl	80074b4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007b82:	0021      	movs	r1, r4
 8007b84:	4650      	mov	r0, sl
 8007b86:	f7ff ff01 	bl	800798c <prvProcessExpiredTimer>
 8007b8a:	e74b      	b.n	8007a24 <prvTimerTask+0x5c>
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007b8c:	455b      	cmp	r3, fp
 8007b8e:	d901      	bls.n	8007b94 <prvTimerTask+0x1cc>
 8007b90:	428b      	cmp	r3, r1
 8007b92:	d9a4      	bls.n	8007ade <prvTimerTask+0x116>
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b94:	6830      	ldr	r0, [r6, #0]
 8007b96:	1d21      	adds	r1, r4, #4
 8007b98:	f7fa ff1c 	bl	80029d4 <vListInsert>
        return xProcessTimerNow;
 8007b9c:	e749      	b.n	8007a32 <prvTimerTask+0x6a>
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b9e:	6830      	ldr	r0, [r6, #0]
 8007ba0:	f7fa ff18 	bl	80029d4 <vListInsert>
 8007ba4:	e745      	b.n	8007a32 <prvTimerTask+0x6a>
                                vPortFree( pxTimer );
 8007ba6:	0020      	movs	r0, r4
 8007ba8:	f7fa fe7a 	bl	80028a0 <vPortFree>
 8007bac:	e741      	b.n	8007a32 <prvTimerTask+0x6a>
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8007bae:	465a      	mov	r2, fp
 8007bb0:	0020      	movs	r0, r4
 8007bb2:	f7ff fec5 	bl	8007940 <prvReloadTimer>
 8007bb6:	e798      	b.n	8007aea <prvTimerTask+0x122>
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007bb8:	4643      	mov	r3, r8
 8007bba:	1d21      	adds	r1, r4, #4
 8007bbc:	6818      	ldr	r0, [r3, #0]
 8007bbe:	f7fa ff09 	bl	80029d4 <vListInsert>
        return xProcessTimerNow;
 8007bc2:	e736      	b.n	8007a32 <prvTimerTask+0x6a>
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007bc4:	b672      	cpsid	i
 8007bc6:	e7fe      	b.n	8007bc6 <prvTimerTask+0x1fe>
 8007bc8:	20005d68 	.word	0x20005d68
 8007bcc:	08008274 	.word	0x08008274
 8007bd0:	20005d64 	.word	0x20005d64
 8007bd4:	20005e34 	.word	0x20005e34
 8007bd8:	20005e88 	.word	0x20005e88

08007bdc <xTimerCreateTimerTask>:
    {
 8007bdc:	b500      	push	{lr}
 8007bde:	b089      	sub	sp, #36	; 0x24
        prvCheckForValidListAndQueue();
 8007be0:	f7ff fe7e 	bl	80078e0 <prvCheckForValidListAndQueue>
        if( xTimerQueue != NULL )
 8007be4:	4b10      	ldr	r3, [pc, #64]	; (8007c28 <xTimerCreateTimerTask+0x4c>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d01a      	beq.n	8007c22 <xTimerCreateTimerTask+0x46>
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8007bec:	2300      	movs	r3, #0
                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 8007bee:	aa07      	add	r2, sp, #28
 8007bf0:	a906      	add	r1, sp, #24
 8007bf2:	a805      	add	r0, sp, #20
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8007bf4:	9305      	str	r3, [sp, #20]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 8007bf6:	9306      	str	r3, [sp, #24]
                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 8007bf8:	f7ff fe66 	bl	80078c8 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8007bfc:	9b05      	ldr	r3, [sp, #20]
 8007bfe:	9a07      	ldr	r2, [sp, #28]
 8007c00:	9302      	str	r3, [sp, #8]
 8007c02:	9b06      	ldr	r3, [sp, #24]
 8007c04:	4909      	ldr	r1, [pc, #36]	; (8007c2c <xTimerCreateTimerTask+0x50>)
 8007c06:	9301      	str	r3, [sp, #4]
 8007c08:	2309      	movs	r3, #9
 8007c0a:	4809      	ldr	r0, [pc, #36]	; (8007c30 <xTimerCreateTimerTask+0x54>)
 8007c0c:	9300      	str	r3, [sp, #0]
 8007c0e:	2300      	movs	r3, #0
 8007c10:	f7ff fb70 	bl	80072f4 <xTaskCreateStatic>
 8007c14:	4b07      	ldr	r3, [pc, #28]	; (8007c34 <xTimerCreateTimerTask+0x58>)
 8007c16:	6018      	str	r0, [r3, #0]
                    if( xTimerTaskHandle != NULL )
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	d002      	beq.n	8007c22 <xTimerCreateTimerTask+0x46>
    }
 8007c1c:	2001      	movs	r0, #1
 8007c1e:	b009      	add	sp, #36	; 0x24
 8007c20:	bd00      	pop	{pc}
        configASSERT( xReturn );
 8007c22:	b672      	cpsid	i
 8007c24:	e7fe      	b.n	8007c24 <xTimerCreateTimerTask+0x48>
 8007c26:	46c0      	nop			; (mov r8, r8)
 8007c28:	20005e88 	.word	0x20005e88
 8007c2c:	0800829c 	.word	0x0800829c
 8007c30:	080079c9 	.word	0x080079c9
 8007c34:	20005e8c 	.word	0x20005e8c

08007c38 <__libc_init_array>:
 8007c38:	b570      	push	{r4, r5, r6, lr}
 8007c3a:	4d0c      	ldr	r5, [pc, #48]	; (8007c6c <__libc_init_array+0x34>)
 8007c3c:	4e0c      	ldr	r6, [pc, #48]	; (8007c70 <__libc_init_array+0x38>)
 8007c3e:	1b76      	subs	r6, r6, r5
 8007c40:	10b6      	asrs	r6, r6, #2
 8007c42:	d005      	beq.n	8007c50 <__libc_init_array+0x18>
 8007c44:	2400      	movs	r4, #0
 8007c46:	cd08      	ldmia	r5!, {r3}
 8007c48:	3401      	adds	r4, #1
 8007c4a:	4798      	blx	r3
 8007c4c:	42a6      	cmp	r6, r4
 8007c4e:	d1fa      	bne.n	8007c46 <__libc_init_array+0xe>
 8007c50:	f000 f93c 	bl	8007ecc <_init>
 8007c54:	4d07      	ldr	r5, [pc, #28]	; (8007c74 <__libc_init_array+0x3c>)
 8007c56:	4e08      	ldr	r6, [pc, #32]	; (8007c78 <__libc_init_array+0x40>)
 8007c58:	1b76      	subs	r6, r6, r5
 8007c5a:	10b6      	asrs	r6, r6, #2
 8007c5c:	d005      	beq.n	8007c6a <__libc_init_array+0x32>
 8007c5e:	2400      	movs	r4, #0
 8007c60:	cd08      	ldmia	r5!, {r3}
 8007c62:	3401      	adds	r4, #1
 8007c64:	4798      	blx	r3
 8007c66:	42a6      	cmp	r6, r4
 8007c68:	d1fa      	bne.n	8007c60 <__libc_init_array+0x28>
 8007c6a:	bd70      	pop	{r4, r5, r6, pc}
 8007c6c:	080082b0 	.word	0x080082b0
 8007c70:	080082b0 	.word	0x080082b0
 8007c74:	080082b0 	.word	0x080082b0
 8007c78:	080082b8 	.word	0x080082b8

08007c7c <memcpy>:
 8007c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c7e:	46c6      	mov	lr, r8
 8007c80:	b500      	push	{lr}
 8007c82:	2a0f      	cmp	r2, #15
 8007c84:	d941      	bls.n	8007d0a <memcpy+0x8e>
 8007c86:	2703      	movs	r7, #3
 8007c88:	000d      	movs	r5, r1
 8007c8a:	003e      	movs	r6, r7
 8007c8c:	4305      	orrs	r5, r0
 8007c8e:	000c      	movs	r4, r1
 8007c90:	0003      	movs	r3, r0
 8007c92:	402e      	ands	r6, r5
 8007c94:	422f      	tst	r7, r5
 8007c96:	d13d      	bne.n	8007d14 <memcpy+0x98>
 8007c98:	0015      	movs	r5, r2
 8007c9a:	3d10      	subs	r5, #16
 8007c9c:	092d      	lsrs	r5, r5, #4
 8007c9e:	46a8      	mov	r8, r5
 8007ca0:	012d      	lsls	r5, r5, #4
 8007ca2:	46ac      	mov	ip, r5
 8007ca4:	4484      	add	ip, r0
 8007ca6:	6827      	ldr	r7, [r4, #0]
 8007ca8:	001d      	movs	r5, r3
 8007caa:	601f      	str	r7, [r3, #0]
 8007cac:	6867      	ldr	r7, [r4, #4]
 8007cae:	605f      	str	r7, [r3, #4]
 8007cb0:	68a7      	ldr	r7, [r4, #8]
 8007cb2:	609f      	str	r7, [r3, #8]
 8007cb4:	68e7      	ldr	r7, [r4, #12]
 8007cb6:	3410      	adds	r4, #16
 8007cb8:	60df      	str	r7, [r3, #12]
 8007cba:	3310      	adds	r3, #16
 8007cbc:	4565      	cmp	r5, ip
 8007cbe:	d1f2      	bne.n	8007ca6 <memcpy+0x2a>
 8007cc0:	4645      	mov	r5, r8
 8007cc2:	230f      	movs	r3, #15
 8007cc4:	240c      	movs	r4, #12
 8007cc6:	3501      	adds	r5, #1
 8007cc8:	012d      	lsls	r5, r5, #4
 8007cca:	1949      	adds	r1, r1, r5
 8007ccc:	4013      	ands	r3, r2
 8007cce:	1945      	adds	r5, r0, r5
 8007cd0:	4214      	tst	r4, r2
 8007cd2:	d022      	beq.n	8007d1a <memcpy+0x9e>
 8007cd4:	598c      	ldr	r4, [r1, r6]
 8007cd6:	51ac      	str	r4, [r5, r6]
 8007cd8:	3604      	adds	r6, #4
 8007cda:	1b9c      	subs	r4, r3, r6
 8007cdc:	2c03      	cmp	r4, #3
 8007cde:	d8f9      	bhi.n	8007cd4 <memcpy+0x58>
 8007ce0:	3b04      	subs	r3, #4
 8007ce2:	089b      	lsrs	r3, r3, #2
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	18ed      	adds	r5, r5, r3
 8007cea:	18c9      	adds	r1, r1, r3
 8007cec:	2303      	movs	r3, #3
 8007cee:	401a      	ands	r2, r3
 8007cf0:	1e56      	subs	r6, r2, #1
 8007cf2:	2a00      	cmp	r2, #0
 8007cf4:	d006      	beq.n	8007d04 <memcpy+0x88>
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	5ccc      	ldrb	r4, [r1, r3]
 8007cfa:	001a      	movs	r2, r3
 8007cfc:	54ec      	strb	r4, [r5, r3]
 8007cfe:	3301      	adds	r3, #1
 8007d00:	4296      	cmp	r6, r2
 8007d02:	d1f9      	bne.n	8007cf8 <memcpy+0x7c>
 8007d04:	bc80      	pop	{r7}
 8007d06:	46b8      	mov	r8, r7
 8007d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d0a:	0005      	movs	r5, r0
 8007d0c:	1e56      	subs	r6, r2, #1
 8007d0e:	2a00      	cmp	r2, #0
 8007d10:	d1f1      	bne.n	8007cf6 <memcpy+0x7a>
 8007d12:	e7f7      	b.n	8007d04 <memcpy+0x88>
 8007d14:	0005      	movs	r5, r0
 8007d16:	1e56      	subs	r6, r2, #1
 8007d18:	e7ed      	b.n	8007cf6 <memcpy+0x7a>
 8007d1a:	001a      	movs	r2, r3
 8007d1c:	e7f6      	b.n	8007d0c <memcpy+0x90>
 8007d1e:	46c0      	nop			; (mov r8, r8)

08007d20 <memset>:
 8007d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d22:	0005      	movs	r5, r0
 8007d24:	0783      	lsls	r3, r0, #30
 8007d26:	d049      	beq.n	8007dbc <memset+0x9c>
 8007d28:	1e54      	subs	r4, r2, #1
 8007d2a:	2a00      	cmp	r2, #0
 8007d2c:	d045      	beq.n	8007dba <memset+0x9a>
 8007d2e:	0003      	movs	r3, r0
 8007d30:	2603      	movs	r6, #3
 8007d32:	b2ca      	uxtb	r2, r1
 8007d34:	e002      	b.n	8007d3c <memset+0x1c>
 8007d36:	3501      	adds	r5, #1
 8007d38:	3c01      	subs	r4, #1
 8007d3a:	d33e      	bcc.n	8007dba <memset+0x9a>
 8007d3c:	3301      	adds	r3, #1
 8007d3e:	702a      	strb	r2, [r5, #0]
 8007d40:	4233      	tst	r3, r6
 8007d42:	d1f8      	bne.n	8007d36 <memset+0x16>
 8007d44:	2c03      	cmp	r4, #3
 8007d46:	d930      	bls.n	8007daa <memset+0x8a>
 8007d48:	22ff      	movs	r2, #255	; 0xff
 8007d4a:	400a      	ands	r2, r1
 8007d4c:	0215      	lsls	r5, r2, #8
 8007d4e:	4315      	orrs	r5, r2
 8007d50:	042a      	lsls	r2, r5, #16
 8007d52:	4315      	orrs	r5, r2
 8007d54:	2c0f      	cmp	r4, #15
 8007d56:	d934      	bls.n	8007dc2 <memset+0xa2>
 8007d58:	0027      	movs	r7, r4
 8007d5a:	3f10      	subs	r7, #16
 8007d5c:	093f      	lsrs	r7, r7, #4
 8007d5e:	013e      	lsls	r6, r7, #4
 8007d60:	46b4      	mov	ip, r6
 8007d62:	001e      	movs	r6, r3
 8007d64:	001a      	movs	r2, r3
 8007d66:	3610      	adds	r6, #16
 8007d68:	4466      	add	r6, ip
 8007d6a:	6015      	str	r5, [r2, #0]
 8007d6c:	6055      	str	r5, [r2, #4]
 8007d6e:	6095      	str	r5, [r2, #8]
 8007d70:	60d5      	str	r5, [r2, #12]
 8007d72:	3210      	adds	r2, #16
 8007d74:	42b2      	cmp	r2, r6
 8007d76:	d1f8      	bne.n	8007d6a <memset+0x4a>
 8007d78:	3701      	adds	r7, #1
 8007d7a:	013f      	lsls	r7, r7, #4
 8007d7c:	19db      	adds	r3, r3, r7
 8007d7e:	270f      	movs	r7, #15
 8007d80:	220c      	movs	r2, #12
 8007d82:	4027      	ands	r7, r4
 8007d84:	4022      	ands	r2, r4
 8007d86:	003c      	movs	r4, r7
 8007d88:	2a00      	cmp	r2, #0
 8007d8a:	d00e      	beq.n	8007daa <memset+0x8a>
 8007d8c:	1f3e      	subs	r6, r7, #4
 8007d8e:	08b6      	lsrs	r6, r6, #2
 8007d90:	00b4      	lsls	r4, r6, #2
 8007d92:	46a4      	mov	ip, r4
 8007d94:	001a      	movs	r2, r3
 8007d96:	1d1c      	adds	r4, r3, #4
 8007d98:	4464      	add	r4, ip
 8007d9a:	c220      	stmia	r2!, {r5}
 8007d9c:	42a2      	cmp	r2, r4
 8007d9e:	d1fc      	bne.n	8007d9a <memset+0x7a>
 8007da0:	2403      	movs	r4, #3
 8007da2:	3601      	adds	r6, #1
 8007da4:	00b6      	lsls	r6, r6, #2
 8007da6:	199b      	adds	r3, r3, r6
 8007da8:	403c      	ands	r4, r7
 8007daa:	2c00      	cmp	r4, #0
 8007dac:	d005      	beq.n	8007dba <memset+0x9a>
 8007dae:	b2c9      	uxtb	r1, r1
 8007db0:	191c      	adds	r4, r3, r4
 8007db2:	7019      	strb	r1, [r3, #0]
 8007db4:	3301      	adds	r3, #1
 8007db6:	429c      	cmp	r4, r3
 8007db8:	d1fb      	bne.n	8007db2 <memset+0x92>
 8007dba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dbc:	0003      	movs	r3, r0
 8007dbe:	0014      	movs	r4, r2
 8007dc0:	e7c0      	b.n	8007d44 <memset+0x24>
 8007dc2:	0027      	movs	r7, r4
 8007dc4:	e7e2      	b.n	8007d8c <memset+0x6c>
 8007dc6:	46c0      	nop			; (mov r8, r8)

08007dc8 <register_fini>:
 8007dc8:	4b03      	ldr	r3, [pc, #12]	; (8007dd8 <register_fini+0x10>)
 8007dca:	b510      	push	{r4, lr}
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d002      	beq.n	8007dd6 <register_fini+0xe>
 8007dd0:	4802      	ldr	r0, [pc, #8]	; (8007ddc <register_fini+0x14>)
 8007dd2:	f000 f805 	bl	8007de0 <atexit>
 8007dd6:	bd10      	pop	{r4, pc}
 8007dd8:	00000000 	.word	0x00000000
 8007ddc:	08007df1 	.word	0x08007df1

08007de0 <atexit>:
 8007de0:	b510      	push	{r4, lr}
 8007de2:	0001      	movs	r1, r0
 8007de4:	2300      	movs	r3, #0
 8007de6:	2200      	movs	r2, #0
 8007de8:	2000      	movs	r0, #0
 8007dea:	f000 f819 	bl	8007e20 <__register_exitproc>
 8007dee:	bd10      	pop	{r4, pc}

08007df0 <__libc_fini_array>:
 8007df0:	b570      	push	{r4, r5, r6, lr}
 8007df2:	4d07      	ldr	r5, [pc, #28]	; (8007e10 <__libc_fini_array+0x20>)
 8007df4:	4c07      	ldr	r4, [pc, #28]	; (8007e14 <__libc_fini_array+0x24>)
 8007df6:	1b64      	subs	r4, r4, r5
 8007df8:	10a4      	asrs	r4, r4, #2
 8007dfa:	d005      	beq.n	8007e08 <__libc_fini_array+0x18>
 8007dfc:	3c01      	subs	r4, #1
 8007dfe:	00a3      	lsls	r3, r4, #2
 8007e00:	58eb      	ldr	r3, [r5, r3]
 8007e02:	4798      	blx	r3
 8007e04:	2c00      	cmp	r4, #0
 8007e06:	d1f9      	bne.n	8007dfc <__libc_fini_array+0xc>
 8007e08:	f000 f866 	bl	8007ed8 <_fini>
 8007e0c:	bd70      	pop	{r4, r5, r6, pc}
 8007e0e:	46c0      	nop			; (mov r8, r8)
 8007e10:	080082b8 	.word	0x080082b8
 8007e14:	080082bc 	.word	0x080082bc

08007e18 <__retarget_lock_acquire_recursive>:
 8007e18:	4770      	bx	lr
 8007e1a:	46c0      	nop			; (mov r8, r8)

08007e1c <__retarget_lock_release_recursive>:
 8007e1c:	4770      	bx	lr
 8007e1e:	46c0      	nop			; (mov r8, r8)

08007e20 <__register_exitproc>:
 8007e20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e22:	46d6      	mov	lr, sl
 8007e24:	464f      	mov	r7, r9
 8007e26:	4646      	mov	r6, r8
 8007e28:	b5c0      	push	{r6, r7, lr}
 8007e2a:	4f26      	ldr	r7, [pc, #152]	; (8007ec4 <__register_exitproc+0xa4>)
 8007e2c:	b082      	sub	sp, #8
 8007e2e:	0006      	movs	r6, r0
 8007e30:	6838      	ldr	r0, [r7, #0]
 8007e32:	4692      	mov	sl, r2
 8007e34:	4698      	mov	r8, r3
 8007e36:	4689      	mov	r9, r1
 8007e38:	f7ff ffee 	bl	8007e18 <__retarget_lock_acquire_recursive>
 8007e3c:	4b22      	ldr	r3, [pc, #136]	; (8007ec8 <__register_exitproc+0xa8>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	9301      	str	r3, [sp, #4]
 8007e42:	23a4      	movs	r3, #164	; 0xa4
 8007e44:	9a01      	ldr	r2, [sp, #4]
 8007e46:	005b      	lsls	r3, r3, #1
 8007e48:	58d5      	ldr	r5, [r2, r3]
 8007e4a:	2d00      	cmp	r5, #0
 8007e4c:	d02e      	beq.n	8007eac <__register_exitproc+0x8c>
 8007e4e:	686c      	ldr	r4, [r5, #4]
 8007e50:	2c1f      	cmp	r4, #31
 8007e52:	dc30      	bgt.n	8007eb6 <__register_exitproc+0x96>
 8007e54:	2e00      	cmp	r6, #0
 8007e56:	d10f      	bne.n	8007e78 <__register_exitproc+0x58>
 8007e58:	1c63      	adds	r3, r4, #1
 8007e5a:	606b      	str	r3, [r5, #4]
 8007e5c:	464b      	mov	r3, r9
 8007e5e:	3402      	adds	r4, #2
 8007e60:	00a4      	lsls	r4, r4, #2
 8007e62:	6838      	ldr	r0, [r7, #0]
 8007e64:	5163      	str	r3, [r4, r5]
 8007e66:	f7ff ffd9 	bl	8007e1c <__retarget_lock_release_recursive>
 8007e6a:	2000      	movs	r0, #0
 8007e6c:	b002      	add	sp, #8
 8007e6e:	bce0      	pop	{r5, r6, r7}
 8007e70:	46ba      	mov	sl, r7
 8007e72:	46b1      	mov	r9, r6
 8007e74:	46a8      	mov	r8, r5
 8007e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e78:	2288      	movs	r2, #136	; 0x88
 8007e7a:	4651      	mov	r1, sl
 8007e7c:	0028      	movs	r0, r5
 8007e7e:	00a3      	lsls	r3, r4, #2
 8007e80:	18eb      	adds	r3, r5, r3
 8007e82:	5099      	str	r1, [r3, r2]
 8007e84:	3a87      	subs	r2, #135	; 0x87
 8007e86:	40a2      	lsls	r2, r4
 8007e88:	3089      	adds	r0, #137	; 0x89
 8007e8a:	30ff      	adds	r0, #255	; 0xff
 8007e8c:	6801      	ldr	r1, [r0, #0]
 8007e8e:	4311      	orrs	r1, r2
 8007e90:	6001      	str	r1, [r0, #0]
 8007e92:	2184      	movs	r1, #132	; 0x84
 8007e94:	4640      	mov	r0, r8
 8007e96:	0049      	lsls	r1, r1, #1
 8007e98:	5058      	str	r0, [r3, r1]
 8007e9a:	2e02      	cmp	r6, #2
 8007e9c:	d1dc      	bne.n	8007e58 <__register_exitproc+0x38>
 8007e9e:	002b      	movs	r3, r5
 8007ea0:	338d      	adds	r3, #141	; 0x8d
 8007ea2:	33ff      	adds	r3, #255	; 0xff
 8007ea4:	6819      	ldr	r1, [r3, #0]
 8007ea6:	430a      	orrs	r2, r1
 8007ea8:	601a      	str	r2, [r3, #0]
 8007eaa:	e7d5      	b.n	8007e58 <__register_exitproc+0x38>
 8007eac:	0015      	movs	r5, r2
 8007eae:	354d      	adds	r5, #77	; 0x4d
 8007eb0:	35ff      	adds	r5, #255	; 0xff
 8007eb2:	50d5      	str	r5, [r2, r3]
 8007eb4:	e7cb      	b.n	8007e4e <__register_exitproc+0x2e>
 8007eb6:	6838      	ldr	r0, [r7, #0]
 8007eb8:	f7ff ffb0 	bl	8007e1c <__retarget_lock_release_recursive>
 8007ebc:	2001      	movs	r0, #1
 8007ebe:	4240      	negs	r0, r0
 8007ec0:	e7d4      	b.n	8007e6c <__register_exitproc+0x4c>
 8007ec2:	46c0      	nop			; (mov r8, r8)
 8007ec4:	20000570 	.word	0x20000570
 8007ec8:	080082a4 	.word	0x080082a4

08007ecc <_init>:
 8007ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ece:	46c0      	nop			; (mov r8, r8)
 8007ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ed2:	bc08      	pop	{r3}
 8007ed4:	469e      	mov	lr, r3
 8007ed6:	4770      	bx	lr

08007ed8 <_fini>:
 8007ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eda:	46c0      	nop			; (mov r8, r8)
 8007edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ede:	bc08      	pop	{r3}
 8007ee0:	469e      	mov	lr, r3
 8007ee2:	4770      	bx	lr
