
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version H-2013.03-SP1 for RHEL64 -- Apr 21, 2013
               Copyright (c) 1988-2013 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
Variable                Value     Type    Default    Constraints
----------------------- --------- ------- ---------- ----------------------- 
verilogout_equation     false     string  false
verilogout_higher_designs_first true string FALSE
verilogout_ignore_case  false     string  false
verilogout_include_files          string  
verilogout_indirect_inout_connection FALSE string FALSE
verilogout_no_tri       false     string  false
verilogout_show_unconnected_pins true string FALSE
verilogout_single_bit   false     string  false
verilogout_unconnected_prefix _UNCNTD_ string SYNOPSYS_UNCONNECTED_
MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db * MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db dw_foundation.sldb
if { [ catch { getenv "PJ_PATH" } msg ] } {
      puts $msg
      exit -1
   }
getenv PJ_PATH
/mnt/app1/ray/project/can1127
getenv DCODE
20230313
set std_cell worst
worst
set top chiptop_1127a0
chiptop_1127a0
read_file -rtl ../macro/anatop_1127a0.v -define ANATOP_EMPTY
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading db file '/mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/std_worst.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db'
Loading db file '/mnt/tools/eda_tool/DC/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/tools/eda_tool/DC/libraries/syn/gtech.db'
Loading db file '/mnt/tools/eda_tool/DC/libraries/syn/standard.sldb'
  Loading link library 'MSL18B_1536X8_RW10TM4_16_20210603_worst_syn'
  Loading link library 'worst'
  Loading link library 'STX018SIO1P4M_WORST'
  Loading link library 'ATO0008KX8MX180LBX4DA_SS_1p620v_125c'
  Loading link library 'gtech'
Loading verilog file '/mnt/app1/ray/project/can1127/macro/anatop_1127a0.v'
Running PRESTO HDLC
Compiling source file /mnt/app1/ray/project/can1127/macro/anatop_1127a0.v
Presto compilation completed successfully.
Current design is now '/mnt/app1/ray/project/can1127/macro/anatop_1127a0.db:anatop_1127a0'
Loaded 1 design.
Current design is 'anatop_1127a0'.
anatop_1127a0
read_file -autoread -top $top -recursive -exclude { inc_* *restruct* */.svn* } { ../rtl } -define R51MDU
== READ_FILE autoread for top design 'chiptop_1127a0' ==

Starting READ_FILE autoread mode...
Information: Adding '/mnt/app1/ray/project/can1127/rtl'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/app1/ray/project/can1127/rtl'. (AUTOREAD-105)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/cvctl.v'.  (AUTOREAD-100)
Information: Source .svn ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/phyrx.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/i2cslv.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/dpdmacc.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/fcpcrc.v'.  (AUTOREAD-100)
Information: Source inc_test_a0.v ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/esfrm.v'.  (AUTOREAD-100)
Information: HDL language of file .chiptop_1127a0.v.swp is not defined. (AUTOREAD-103)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/divclk.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/phyff.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/ictlr.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/phycrc.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/phyidd.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/softmacro.v'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/app1/ray/project/can1127/rtl/mcu'. (AUTOREAD-105)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/updprl.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/fcpegn.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/fcp.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/phytx.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/dacmux.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mpb.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/regbank.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/srambist.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/chiptop_1127a0.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/core_a0.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/regx.v'.  (AUTOREAD-100)
Information: Source inc_gpio.v ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/prltmr.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/updphy.v'.  (AUTOREAD-100)
Information: Source inc_fpga.v ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source inc_anatop_a0.v ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.  (AUTOREAD-100)
Information: Source .svn ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/pmurstctrl.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/wakeupctrl.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/mcu51.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/ports.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/timer1.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/timer0.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/softrstctrl.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/extint.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/sfrmux.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/syncneg.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.  (AUTOREAD-100)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/inc_anatop_a0.v'.  (AUTOREAD-100)
Warning: Using user-excluded file '/mnt/app1/ray/project/can1127/rtl/inc_anatop_a0.v'. (AUTOREAD-108)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/inc_gpio.v'.  (AUTOREAD-100)
Warning: Using user-excluded file '/mnt/app1/ray/project/can1127/rtl/inc_gpio.v'. (AUTOREAD-108)
Information: Adding '/mnt/app1/ray/project/can1127/rtl/inc_test_a0.v'.  (AUTOREAD-100)
Warning: Using user-excluded file '/mnt/app1/ray/project/can1127/rtl/inc_test_a0.v'. (AUTOREAD-108)
Information: Scanning file { cvctl.v }. (AUTOREAD-303)
Information: Scanning file { phyrx.v }. (AUTOREAD-303)
Information: Scanning file { i2cslv.v }. (AUTOREAD-303)
Information: Scanning file { dpdmacc.v }. (AUTOREAD-303)
Information: Scanning file { fcpcrc.v }. (AUTOREAD-303)
Information: Scanning file { esfrm.v }. (AUTOREAD-303)
Information: Scanning file { divclk.v }. (AUTOREAD-303)
Information: Scanning file { phyff.v }. (AUTOREAD-303)
Information: Scanning file { ictlr.v }. (AUTOREAD-303)
Information: Scanning file { phycrc.v }. (AUTOREAD-303)
Information: Scanning file { phyidd.v }. (AUTOREAD-303)
Information: Scanning file { softmacro.v }. (AUTOREAD-303)
Information: Scanning file { updprl.v }. (AUTOREAD-303)
Information: Scanning file { fcpegn.v }. (AUTOREAD-303)
Information: Scanning file { fcp.v }. (AUTOREAD-303)
Information: Scanning file { phytx.v }. (AUTOREAD-303)
Information: Scanning file { dacmux.v }. (AUTOREAD-303)
Information: Scanning file { mpb.v }. (AUTOREAD-303)
Information: Scanning file { regbank.v }. (AUTOREAD-303)
Information: Scanning file { srambist.v }. (AUTOREAD-303)
Information: Scanning file { chiptop_1127a0.v }. (AUTOREAD-303)
Information: Scanning file { core_a0.v }. (AUTOREAD-303)
Information: Scanning file { regx.v }. (AUTOREAD-303)
Information: Scanning file { prltmr.v }. (AUTOREAD-303)
Information: Scanning file { updphy.v }. (AUTOREAD-303)
Information: Scanning file { mdu.v }. (AUTOREAD-303)
Information: Scanning file { pmurstctrl.v }. (AUTOREAD-303)
Information: Scanning file { wakeupctrl.v }. (AUTOREAD-303)
Information: Scanning file { mcu51.v }. (AUTOREAD-303)
Information: Scanning file { i2c.v }. (AUTOREAD-303)
Information: Scanning file { isr.v }. (AUTOREAD-303)
Information: Scanning file { ports.v }. (AUTOREAD-303)
Information: Scanning file { timer1.v }. (AUTOREAD-303)
Information: Scanning file { serial0.v }. (AUTOREAD-303)
Information: Scanning file { watchdog.v }. (AUTOREAD-303)
Information: Scanning file { timer0.v }. (AUTOREAD-303)
Information: Scanning file { softrstctrl.v }. (AUTOREAD-303)
Information: Scanning file { extint.v }. (AUTOREAD-303)
Information: Scanning file { sfrmux.v }. (AUTOREAD-303)
Information: Scanning file { syncneg.v }. (AUTOREAD-303)
Information: Scanning file { mcu51_cpu.v }. (AUTOREAD-303)
Compiling source file /mnt/app1/ray/project/can1127/rtl/mpb.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/serial0.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/ports.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/mdu.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/wakeupctrl.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/pmurstctrl.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/sfrmux.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/syncneg.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/timer0.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/timer1.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/isr.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/extint.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/i2c.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/softrstctrl.v
Searching for ./mcu51_param.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu51_param.v
Searching for /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Opening include file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51_param.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/mcu/mcu51.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/ictlr.v
Warning:  /mnt/app1/ray/project/can1127/rtl/ictlr.v:83: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/softmacro.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/regbank.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/i2cslv.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/phyrx.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/phyidd.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/phytx.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/phycrc.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/phyff.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/prltmr.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/updprl.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/updphy.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/dacmux.v
Warning:  /mnt/app1/ray/project/can1127/rtl/dacmux.v:350: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/dpdmacc.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/fcpegn.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/fcpcrc.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/fcp.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/cvctl.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/regx.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/srambist.v
Warning:  /mnt/app1/ray/project/can1127/rtl/srambist.v:32: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/divclk.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/core_a0.v
Searching for ./inc_gpio.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/inc_gpio.v
Searching for /mnt/app1/ray/project/can1127/rtl/inc_gpio.v
Opening include file /mnt/app1/ray/project/can1127/rtl/inc_gpio.v
Searching for ./inc_test_a0.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/inc_test_a0.v
Searching for /mnt/app1/ray/project/can1127/rtl/inc_test_a0.v
Opening include file /mnt/app1/ray/project/can1127/rtl/inc_test_a0.v
Presto compilation completed successfully.
Compiling source file /mnt/app1/ray/project/can1127/rtl/chiptop_1127a0.v
Searching for ./inc_anatop_a0.v
Searching for /mnt/tools/eda_tool/DC/libraries/syn/inc_anatop_a0.v
Searching for /mnt/app1/ray/project/can1127/rtl/inc_anatop_a0.v
Opening include file /mnt/app1/ray/project/can1127/rtl/inc_anatop_a0.v
Presto compilation completed successfully.
Elaborating top design chiptop_1127a0
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'chiptop_1127a0'.
Information: Building the design 'core_a0'. (HDL-193)

Inferred memory devices in process
	in routine core_a0 line 209 in file
		'/mnt/app1/ray/project/can1127/rtl/inc_test_a0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     d_dodat_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine core_a0 line 214 in file
		'/mnt/app1/ray/project/can1127/rtl/inc_test_a0.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    r_lt_gpi_reg     | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    core_a0/58    |   8    |    1    |      3       | N  |
|    core_a0/58    |   8    |    1    |      3       | N  |
|    core_a0/58    |   8    |    1    |      3       | N  |
|    core_a0/58    |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'mpb'. (HDL-193)

Statistics for case statements in always block at line 168 in file
	'/mnt/app1/ray/project/can1127/rtl/mpb.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           172            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mpb line 114 in file
		'/mnt/app1/ray/project/can1127/rtl/mpb.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pg0_wrwait_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mpb line 117 in file
		'/mnt/app1/ray/project/can1127/rtl/mpb.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pg0_rdwait_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mpb line 122 in file
		'/mnt/app1/ray/project/can1127/rtl/mpb.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_pg0_rdrdy_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mpb line 165 in file
		'/mnt/app1/ray/project/can1127/rtl/mpb.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xram_rdsel_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mcu51'. (HDL-193)

Inferred memory devices in process
	in routine mcu51 line 264 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    timer_1ms_reg    | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ictlr'. (HDL-193)
Warning:  /mnt/app1/ray/project/can1127/rtl/ictlr.v:241: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 143 in file
	'/mnt/app1/ray/project/can1127/rtl/ictlr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           154            |     no/auto      |
===============================================

Statistics for case statements in always block at line 288 in file
	'/mnt/app1/ray/project/can1127/rtl/ictlr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           292            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ictlr line 66 in file
		'/mnt/app1/ray/project/can1127/rtl/ictlr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     d_hold_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ictlr line 72 in file
		'/mnt/app1/ray/project/can1127/rtl/ictlr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dummy_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ictlr line 143 in file
		'/mnt/app1/ray/project/can1127/rtl/ictlr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      re_p_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    wspp_cnt_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|     r_twlb_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      r_rdy_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_bit_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     d_psrd_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      adr_p_reg      | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_ptr_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_adr_reg      | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
|      cs_ft_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      pgm_p_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ictlr line 288 in file
		'/mnt/app1/ray/project/can1127/rtl/ictlr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cs_n_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ck_n_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ictlr line 307 in file
		'/mnt/app1/ray/project/can1127/rtl/ictlr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     un_hold_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'regbank'. (HDL-193)

Inferred memory devices in process
	in routine regbank line 166 in file
		'/mnt/app1/ray/project/can1127/rtl/regbank.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      drstz_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regbank line 174 in file
		'/mnt/app1/ray/project/can1127/rtl/regbank.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rstcnt_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regbank line 187 in file
		'/mnt/app1/ray/project/can1127/rtl/regbank.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    r_phyrst_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regbank line 383 in file
		'/mnt/app1/ray/project/can1127/rtl/regbank.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   oscdwn_shft_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regbank line 423 in file
		'/mnt/app1/ray/project/can1127/rtl/regbank.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   osc_gate_n_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regbank line 457 in file
		'/mnt/app1/ray/project/can1127/rtl/regbank.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      d_p0_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i2cslv'. (HDL-193)

Statistics for case statements in always block at line 56 in file
	'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            63            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 94 in file
	'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            97            |     no/auto      |
===============================================

Statistics for case statements in always block at line 124 in file
	'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           128            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i2cslv line 56 in file
		'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cs_sta_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2cslv line 77 in file
		'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cs_rwb_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2cslv line 83 in file
		'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cs_bit_reg      | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2cslv line 94 in file
		'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      adcnt_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2cslv line 111 in file
		'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rwbuf_reg      | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2cslv line 124 in file
		'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sdat_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2cslv line 152 in file
		'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     lt_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2cslv line 153 in file
		'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     lt_ofs_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'updphy' instantiated from design 'core_a0' with
	the parameters "FF_DEPTH_NUM=34,FF_DEPTH_NBT=6". (HDL-193)

Inferred memory devices in process
	in routine updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6 line 259 in file
		'/mnt/app1/ray/project/can1127/rtl/updphy.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      d_cc_reg       | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6 line 262 in file
		'/mnt/app1/ray/project/can1127/rtl/updphy.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cclow_cnt_reg    | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dacmux'. (HDL-193)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  /mnt/app1/ray/project/can1127/rtl/dacmux.v:171: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine dacmux line 69 in file
		'/mnt/app1/ray/project/can1127/rtl/dacmux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    syn_comp_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fcp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cvctl'. (HDL-193)

Statistics for case statements in always block at line 26 in file
	'/mnt/app1/ray/project/can1127/rtl/cvctl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cvctl line 26 in file
		'/mnt/app1/ray/project/can1127/rtl/cvctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_5k_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cvctl line 37 in file
		'/mnt/app1/ray/project/can1127/rtl/cvctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    div20_cnt_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cvctl line 75 in file
		'/mnt/app1/ray/project/can1127/rtl/cvctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sdischg_cnt_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sdischg_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'regx'. (HDL-193)

Inferred memory devices in process
	in routine regx line 65 in file
		'/mnt/app1/ray/project/can1127/rtl/regx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   d_regx_addr_reg   | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regx line 133 in file
		'/mnt/app1/ray/project/can1127/rtl/regx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    d_lt_drp_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regx line 134 in file
		'/mnt/app1/ray/project/can1127/rtl/regx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     lt_drp_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regx line 140 in file
		'/mnt/app1/ray/project/can1127/rtl/regx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    d_di_tst_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regx line 141 in file
		'/mnt/app1/ray/project/can1127/rtl/regx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    d_lt_gpi_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regx line 155 in file
		'/mnt/app1/ray/project/can1127/rtl/regx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    d_lt_aswk_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regx line 156 in file
		'/mnt/app1/ray/project/can1127/rtl/regx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     d_we16_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regx line 158 in file
		'/mnt/app1/ray/project/can1127/rtl/regx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     lt_aswk_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'srambist'. (HDL-193)

Statistics for case statements in always block at line 68 in file
	'/mnt/app1/ray/project/can1127/rtl/srambist.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            72            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine srambist line 27 in file
		'/mnt/app1/ray/project/can1127/rtl/srambist.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   bistctl_re_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine srambist line 58 in file
		'/mnt/app1/ray/project/can1127/rtl/srambist.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    busy_dly_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine srambist line 61 in file
		'/mnt/app1/ray/project/can1127/rtl/srambist.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       adr_reg       | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine srambist line 68 in file
		'/mnt/app1/ray/project/can1127/rtl/srambist.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rw_sta_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine srambist line 80 in file
		'/mnt/app1/ray/project/can1127/rtl/srambist.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_bistfault_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'divclk'. (HDL-193)

Inferred memory devices in process
	in routine divclk line 26 in file
		'/mnt/app1/ray/project/can1127/rtl/divclk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      div8_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine divclk line 30 in file
		'/mnt/app1/ray/project/can1127/rtl/divclk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    div1p5m_3_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine divclk line 35 in file
		'/mnt/app1/ray/project/can1127/rtl/divclk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    div500k_5_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine divclk line 40 in file
		'/mnt/app1/ray/project/can1127/rtl/divclk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    div100k_2_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine divclk line 45 in file
		'/mnt/app1/ray/project/can1127/rtl/divclk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   div50k_100_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glpwm'. (HDL-193)

Inferred memory devices in process
	in routine glpwm line 189 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pwmcnt_reg      | Flip-flop |   7   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mcu51_cpu'. (HDL-193)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Statistics for case statements in always block at line 563 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           576            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 590 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           604            |     auto/no      |
|           642            |     auto/no      |
===============================================

Statistics for case statements in always block at line 801 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           820            |    auto/auto     |
|           858            |     auto/no      |
===============================================

Statistics for case statements in always block at line 928 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           936            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 979 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1048           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1089 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1126           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1308 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1323           |     auto/no      |
|           1343           |     auto/no      |
===============================================

Statistics for case statements in always block at line 1360 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1377           |     auto/no      |
|           1400           |    auto/auto     |
|           1407           |     auto/no      |
===============================================

Statistics for case statements in always block at line 1446 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1456           |     auto/no      |
===============================================

Statistics for case statements in always block at line 1520 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1530           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2032 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2042           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2514 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2521           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2557 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2563           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2583 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2589           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2605 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2614           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2659 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2665           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2786 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2793           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2886 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2892           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2976 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2982           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3042 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3051           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3095 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3101           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3198 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3204           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3353 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3361           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3458 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3464           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3536 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3542           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3562 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3568           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3735 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3742           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3783 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3789           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3857 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3863           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3881 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3887           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3951 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3957           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4005 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4011           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4093 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4108           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4378 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4390           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4431 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4440           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4482 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4488           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4508 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4516           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4622 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4630           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4654 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4660           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4680 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4687           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4771 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4777           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4800 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4812           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4875 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4893           |     auto/no      |
|           4905           |    auto/auto     |
|           4914           |    auto/auto     |
|           4923           |    auto/auto     |
|           4932           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 5039 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5068           |     auto/no      |
|           5121           |    auto/auto     |
|           5149           |     auto/no      |
===============================================

Statistics for case statements in always block at line 5168 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5186           |     auto/no      |
===============================================

Statistics for case statements in always block at line 5292 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5302           |     auto/no      |
|           5311           |     auto/no      |
===============================================

Statistics for case statements in always block at line 5337 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5348           |     auto/no      |
===============================================

Statistics for case statements in always block at line 5372 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5450           |    auto/auto     |
|           5471           |     auto/no      |
|           5486           |     auto/no      |
===============================================

Statistics for case statements in always block at line 5512 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5524           |     auto/no      |
===============================================

Statistics for case statements in always block at line 5559 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5572           |     auto/no      |
===============================================

Statistics for case statements in always block at line 5859 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5872           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mcu51_cpu line 563 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    finishmul_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    finishdiv_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 683 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       pc_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 699 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     d_hold_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 704 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     idle_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     p2sel_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     stop_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     idle_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       gf0_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     stop_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 877 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     memwr_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mempsrd_r_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mempswr_s_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     memrd_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 911 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 979 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    phase0_ff_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      phase_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|  newinstrlock_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      instr_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    interrupt_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     pdmode_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    rmwinstr_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 4093 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     accactv_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     dec_cop_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    dec_accop_reg    | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 4960 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      bitno_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  ramsfraddr_s_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     ramoe_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     ramwe_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     sfroe_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     sfrwe_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    ramsfrwe_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 5020 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ramdatao_r_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 5372 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp2_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       f1_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     rs_reg_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     ov_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     dph_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dph_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dph_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dph_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dph_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dph_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dph_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dph_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpc_tab_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpc_tab_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpc_tab_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpc_tab_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpc_tab_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpc_tab_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpc_tab_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpc_tab_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|       f0_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     dps_reg_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     dps_reg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     pmw_reg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     ac_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      c_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     dpl_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpl_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpl_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpl_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpl_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpl_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpl_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     dpl_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     sp_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      temp_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     acc_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     p2_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 5698 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        p_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 5747 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    israccess_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 5798 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ckcon_r_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     waitcnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 5859 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rn_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 5914 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   multempreg_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 5984 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   divtempreg_reg    | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mcu51_cpu line 6017 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mcu51_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cpu_resume_ff1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| cpu_resume_fff_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  mcu51_cpu/1426  |   8    |    3    |      3       | N  |
|  mcu51_cpu/5288  |   8    |   16    |      3       | N  |
|  mcu51_cpu/5506  |   8    |    6    |      3       | N  |
|  mcu51_cpu/5663  |   8    |   16    |      3       | N  |
|  mcu51_cpu/5895  |   32   |    8    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'syncneg'. (HDL-193)

Inferred memory devices in process
	in routine syncneg line 168 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/syncneg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reset_ff1_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    reset_ff2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine syncneg line 181 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/syncneg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rsttowdt_ff1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine syncneg line 190 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/syncneg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rsttosrst_ff1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine syncneg line 199 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/syncneg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rst_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine syncneg line 218 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/syncneg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    int0_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int0_ff2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine syncneg line 228 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/syncneg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    int1_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int1_ff2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine syncneg line 345 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/syncneg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     p0_ff1_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     p0_ff2_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine syncneg line 395 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/syncneg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rxd0_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    rxd0_ff2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine syncneg line 423 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/syncneg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sdai_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    sdai_ff2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sfrmux'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'pmurstctrl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'wakeupctrl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mdu'. (HDL-193)

Statistics for case statements in always block at line 260 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           283            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 342 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           365            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 424 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           447            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 511 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           534            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 598 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           621            |    auto/auto     |
|           624            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 676 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           699            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 729 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           744            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 795 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           801            |    auto/auto     |
|           804            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 895 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           904            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 926 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           935            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 966 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           972            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1008 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1014           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1177 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1190           |    auto/auto     |
|           1402           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mdu line 148 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     arcon_s_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     arcon_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 190 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     arcon_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 227 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     arcon_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 260 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      md0_s_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 342 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      md1_s_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 424 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      md2_s_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 511 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      md3_s_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 598 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      md4_s_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 676 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      md5_s_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 729 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    norm_reg_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 873 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   counter_st_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 1043 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    set_div16_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 1070 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    set_div32_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 1098 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mdu_op_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 1136 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     setmdef_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mdu line 1452 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/mdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    oper_reg_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ports'. (HDL-193)

Inferred memory devices in process
	in routine ports line 37 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/ports.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p0_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serial0'. (HDL-193)

Statistics for case statements in always block at line 210 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           227            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 875 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           894            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 944 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           963            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1004 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1024           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1189 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1206           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1348 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1365           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1394 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1411           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1452 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1469           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine serial0 line 190 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     t1ov_ff_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 210 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ri_tmp_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 270 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   s0con2_val_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   s0con2_tmp_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 305 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ti_tmp_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 334 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s0con_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 366 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s0con_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 398 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s0con_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 430 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s0con_s_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 455 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    s0rell_s_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 480 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    s0relh_s_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 505 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      bd_s_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 534 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  baud_rate_ov_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 561 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    tim_baud_reg     | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 590 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clk_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 619 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    r_clk_ov2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 648 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clk_ov12_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 691 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  baud_r_count_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 716 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     smod_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 746 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   baud_r2_clk_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 790 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  t_baud_count_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 815 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    t_baud_ov_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 844 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     t_start_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 875 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   t_shift_reg_reg   | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 944 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  t_shift_count_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 1004 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rxd0o_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      txd0_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 1062 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rxd0_ff_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    rxd0_fall_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 1103 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rxd0_fall_fl_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 1133 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| fluctuation_conter_reg | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine serial0 line 1162 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rxd0_vec_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 1189 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rxd0_val_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 1234 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| receive_11_bits_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 1273 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ri0_ff_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    ri0_fall_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 1312 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  r_baud_count_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 1348 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_shift_reg_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 1394 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  r_shift_count_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 1452 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r_start_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serial0 line 1522 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/serial0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s0buf_r_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'timer0'. (HDL-193)

Inferred memory devices in process
	in routine timer0 line 109 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    t0_tr0_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer0 line 134 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    t0_tf0_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer0 line 182 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    t0_tr1_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer0 line 207 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    t0_tf1_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer0 line 255 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      t0_ct_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     t0_mode_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     t0_gate_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer0 line 284 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      th0_s_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer0 line 316 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tl0_s_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer0 line 359 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clk_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer0 line 388 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clk_ov12_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer0 line 480 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      t0clr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    tl0_ov_ff_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer0 line 527 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      t1clr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    th0_ov_ff_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'timer1'. (HDL-193)

Inferred memory devices in process
	in routine timer1 line 105 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    t1_tr1_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer1 line 130 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    t1_tf1_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer1 line 181 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     t1_mode_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     t0_mode_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     t1_gate_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      t1_ct_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer1 line 212 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tl1_s_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer1 line 252 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      th1_s_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer1 line 289 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clk_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer1 line 318 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clk_ov12_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer1 line 417 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      t1clr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    tl1_ov_ff_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer1 line 464 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/timer1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    th1_ov_ff_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'watchdog'. (HDL-193)

Inferred memory devices in process
	in routine watchdog line 71 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdts_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine watchdog line 77 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   wdt_tm_sync_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine watchdog line 80 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  wdt_act_sync_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine watchdog line 99 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wdtrel_s_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine watchdog line 125 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cycles_reg_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     pres_8_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine watchdog line 183 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pres_16_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     pres_2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine watchdog line 241 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdth_reg       | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|      wdtl_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     wdts_s_reg      | Flip-flop |   2   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine watchdog line 295 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wdt_tm_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine watchdog line 320 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ip0wdts_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine watchdog line 357 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wdt_act_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine watchdog line 385 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  wdt_normal_ff_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   wdt_normal_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   wdtrefresh_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'isr'. (HDL-193)

Statistics for case statements in always block at line 960 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           968            |     auto/no      |
===============================================

Statistics for case statements in always block at line 1111 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1121           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine isr line 521 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ien0_reg_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine isr line 539 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ien1_reg_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine isr line 559 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ien2_reg_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine isr line 581 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ip0_reg_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine isr line 599 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ip1_reg_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine isr line 614 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ien3_reg_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine isr line 618 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ien4_reg_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine isr line 627 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   isr_tm_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine isr line 924 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      irq_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine isr line 960 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   intvect_reg_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine isr line 1111 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/isr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    is_reg_s_reg     | Flip-flop |   4   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'extint'. (HDL-193)

Inferred memory devices in process
	in routine extint line 202 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/extint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ie0_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int0_clr_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int0_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      it0_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int0_fall_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine extint line 288 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/extint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ie1_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int1_clr_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int1_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      it1_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int1_fall_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine extint line 374 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/extint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    int2_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    iex2_set_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     i2fr_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     iex2_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine extint line 442 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/extint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    int3_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    iex3_set_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     i3fr_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     iex3_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine extint line 510 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/extint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     iex4_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int4_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    iex4_set_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine extint line 568 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/extint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     iex5_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int5_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    iex5_set_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine extint line 626 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/extint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     iex6_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int6_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    iex6_set_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine extint line 684 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/extint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     iex7_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int7_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    iex7_set_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine extint line 742 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/extint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     iex8_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int8_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    iex8_set_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine extint line 800 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/extint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     iex9_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    int9_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    iex9_set_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i2c'. (HDL-193)

Statistics for case statements in always block at line 1240 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1278           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1399 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1436           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1535 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1542           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1748 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1755           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2445 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2452           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2671 in file
	'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2684           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i2c line 199 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     scli_ff_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 211 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sdai_ff_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 244 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sdao_int_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 360 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     i2ccon_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     i2ccon_reg      | Flip-flop |   2   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 469 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     i2cdat_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  write_data_r_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     ack_bit_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      bsd7_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    bsd7_tmp_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       ack_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 651 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| setup_counter_r_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
| wait_for_setup_r_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i2c line 690 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     i2cadr_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 717 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     i2csta_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 855 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   scli_ff_reg_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 878 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pedetect_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     sclint_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    nedetect_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 930 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sdai_ff_reg_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 951 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sdaint_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 976 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    adrcompen_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 1015 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     adrcomp_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 1079 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     indelay_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 1111 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    framesync_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 1234 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bclkcnt_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 1240 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rst_delay_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   clk_count1_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  clk_count1_ov_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 1399 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   clk_count2_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  clk_count2_ov_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 1490 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clkint_ff_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clkint_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 1682 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     fsmsync_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    sclo_int_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 2359 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     fsmsta_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 2542 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     fsmdet_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 2571 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     busfree_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 2607 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sclscl_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 2639 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    starto_en_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c line 2813 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/i2c.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     fsmmod_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'softrstctrl'. (HDL-193)

Inferred memory devices in process
	in routine softrstctrl line 40 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/softrstctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    srstflag_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine softrstctrl line 69 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/softrstctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    srst_ff1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    srst_ff0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     srst_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine softrstctrl line 124 in file
		'/mnt/app1/ray/project/can1127/rtl/mcu/softrstctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   srst_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg'. (HDL-193)

Inferred memory devices in process
	in routine glreg line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glsta'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine glreg_WIDTH5 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "6,32'h00000018". (HDL-193)

Inferred memory devices in process
	in routine glreg_6_00000018 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine glreg_WIDTH1 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "1,1'h1". (HDL-193)

Inferred memory devices in process
	in routine glreg_1_1 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "7,7'h70". (HDL-193)

Inferred memory devices in process
	in routine glreg_7_70 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|       mem_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "8,32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine glreg_8_00000001 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "8,32'h00000011". (HDL-193)

Inferred memory devices in process
	in routine glreg_8_00000011 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "3". (HDL-193)

Inferred memory devices in process
	in routine glreg_WIDTH3 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "2". (HDL-193)

Inferred memory devices in process
	in routine glreg_WIDTH2 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "8,32'h000000f0". (HDL-193)

Inferred memory devices in process
	in routine glreg_8_000000f0 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|       mem_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "8,32'h00000098". (HDL-193)

Inferred memory devices in process
	in routine glreg_8_00000098 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "8,32'h00000032". (HDL-193)

Inferred memory devices in process
	in routine glreg_8_00000032 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine glreg_WIDTH4 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "8,32'h00000028". (HDL-193)

Inferred memory devices in process
	in routine glreg_8_00000028 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dbnc' instantiated from design 'regbank' with
	the parameters "4,14". (HDL-193)

Inferred memory devices in process
	in routine dbnc_WIDTH4_TIMEOUT14 line 159 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     db_cnt_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      d_org_reg      | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dbnc'. (HDL-193)

Inferred memory devices in process
	in routine dbnc line 159 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     db_cnt_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      d_org_reg      | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dbnc' instantiated from design 'regbank' with
	the parameters "3,5". (HDL-193)

Inferred memory devices in process
	in routine dbnc_WIDTH3_TIMEOUT5 line 159 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     db_cnt_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      d_org_reg      | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dbnc' instantiated from design 'regbank' with
	the parameters "2,2". (HDL-193)

Inferred memory devices in process
	in routine dbnc_WIDTH2_TIMEOUT2 line 159 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     db_cnt_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      d_org_reg      | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "4,32'h00000004". (HDL-193)

Inferred memory devices in process
	in routine glreg_4_00000004 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "8,32'h00000004". (HDL-193)

Inferred memory devices in process
	in routine glreg_8_00000004 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regbank' with
	the parameters "8,32'h0000001f". (HDL-193)

Inferred memory devices in process
	in routine glreg_8_0000001f line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i2cdbnc'. (HDL-193)

Inferred memory devices in process
	in routine i2cdbnc line 190 in file
		'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      d_i2c_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2cdbnc line 195 in file
		'/mnt/app1/ray/project/can1127/rtl/i2cslv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_i2c_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'phyrx'. (HDL-193)

Statistics for case statements in always block at line 144 in file
	'/mnt/app1/ray/project/can1127/rtl/phyrx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           274            |     auto/no      |
===============================================

Statistics for case statements in always block at line 155 in file
	'/mnt/app1/ray/project/can1127/rtl/phyrx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           158            |      no/no       |
===============================================

Statistics for case statements in always block at line 164 in file
	'/mnt/app1/ray/project/can1127/rtl/phyrx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           170            |      no/no       |
===============================================

Inferred memory devices in process
	in routine phyrx line 72 in file
		'/mnt/app1/ray/project/can1127/rtl/phyrx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shrtrans_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phyrx line 77 in file
		'/mnt/app1/ray/project/can1127/rtl/phyrx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cccnt_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phyrx line 127 in file
		'/mnt/app1/ray/project/can1127/rtl/phyrx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cs_dat5b_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phyrx line 149 in file
		'/mnt/app1/ray/project/can1127/rtl/phyrx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      bcnt_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phyrx line 155 in file
		'/mnt/app1/ray/project/can1127/rtl/phyrx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cs_dat4b_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     ordsbuf_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     ordsbuf_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phyrx line 164 in file
		'/mnt/app1/ray/project/can1127/rtl/phyrx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cs_bmni_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    phyrx/140     |   8    |    1    |      3       | N  |
|    phyrx/141     |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'phyidd'. (HDL-193)

Statistics for case statements in always block at line 38 in file
	'/mnt/app1/ray/project/can1127/rtl/phyidd.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine phyidd line 26 in file
		'/mnt/app1/ray/project/can1127/rtl/phyidd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ccidle_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phyidd line 32 in file
		'/mnt/app1/ray/project/can1127/rtl/phyidd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ntrancnt_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phyidd line 38 in file
		'/mnt/app1/ray/project/can1127/rtl/phyidd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     trans1_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     trans0_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    ttranwin_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'phytx'. (HDL-193)

Statistics for case statements in always block at line 111 in file
	'/mnt/app1/ray/project/can1127/rtl/phytx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |      no/no       |
===============================================

Statistics for case statements in always block at line 124 in file
	'/mnt/app1/ray/project/can1127/rtl/phytx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           127            |      no/no       |
===============================================

Inferred memory devices in process
	in routine phytx line 93 in file
		'/mnt/app1/ray/project/can1127/rtl/phytx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bitcnt_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phytx line 99 in file
		'/mnt/app1/ray/project/can1127/rtl/phytx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bytcnt_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phytx line 106 in file
		'/mnt/app1/ray/project/can1127/rtl/phytx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      hinib_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phytx line 111 in file
		'/mnt/app1/ray/project/can1127/rtl/phytx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ptx_cc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phytx line 122 in file
		'/mnt/app1/ray/project/can1127/rtl/phytx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cs_txph_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    phytx/110     |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'phycrc'. (HDL-193)

Inferred memory devices in process
	in routine phycrc line 20 in file
		'/mnt/app1/ray/project/can1127/rtl/phycrc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     crc32_r_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'phyff' instantiated from design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6' with
	the parameters "DEPTH_NUM=34,DEPTH_NBT=6". (HDL-193)

Inferred memory devices in process
	in routine phyff_DEPTH_NUM34_DEPTH_NBT6 line 39 in file
		'/mnt/app1/ray/project/can1127/rtl/phyff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     locked_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phyff_DEPTH_NUM34_DEPTH_NBT6 line 88 in file
		'/mnt/app1/ray/project/can1127/rtl/phyff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     pshptr_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'updprl'. (HDL-193)

Statistics for case statements in always block at line 116 in file
	'/mnt/app1/ray/project/can1127/rtl/updprl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           119            |    auto/auto     |
|           138            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine updprl line 112 in file
		'/mnt/app1/ray/project/can1127/rtl/updprl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      txbuf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine updprl line 116 in file
		'/mnt/app1/ray/project/can1127/rtl/updprl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     c0_adr_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     c0_iop_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     cs_prcl_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     c0_cnt_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine updprl line 182 in file
		'/mnt/app1/ray/project/can1127/rtl/updprl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    canyon_m0_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine updprl line 188 in file
		'/mnt/app1/ray/project/can1127/rtl/updprl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     CpMsgId_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dbnc' instantiated from design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6' with
	the parameters "3". (HDL-193)

Inferred memory devices in process
	in routine dbnc_WIDTH3 line 159 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     db_cnt_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      d_org_reg      | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'dacmux' with
	the parameters "32'h00000012". (HDL-193)

Inferred memory devices in process
	in routine glreg_00000012 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dac2sar'. (HDL-193)

Inferred memory devices in process
	in routine dac2sar line 272 in file
		'/mnt/app1/ray/project/can1127/rtl/dacmux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dacnt_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dac2sar line 278 in file
		'/mnt/app1/ray/project/can1127/rtl/dacmux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sarcyc_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dac2sar line 286 in file
		'/mnt/app1/ray/project/can1127/rtl/dacmux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sh_rst_n_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shmux' instantiated from design 'dacmux' with
	the parameters "N_CHNL=32'h00000012,N_DACV=32'h00000012,BIT_PTR=32'h00000005". (HDL-193)

Inferred memory devices in process
	in routine shmux_00000005_00000012_00000012 line 366 in file
		'/mnt/app1/ray/project/can1127/rtl/dacmux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    neg_dacis_reg    | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine shmux_00000005_00000012_00000012 line 371 in file
		'/mnt/app1/ray/project/can1127/rtl/dacmux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r_dacis_reg     | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine shmux_00000005_00000012_00000012 line 380 in file
		'/mnt/app1/ray/project/can1127/rtl/dacmux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cs_mux_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     cs_mux_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'dacmux' with
	the parameters "7". (HDL-193)

Inferred memory devices in process
	in routine glreg_WIDTH7 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'dacmux' with
	the parameters "6". (HDL-193)

Inferred memory devices in process
	in routine glreg_WIDTH6 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dpdmacc'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fcpegn'. (HDL-193)
Warning:  /mnt/app1/ray/project/can1127/rtl/fcpegn.v:278: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 560 in file
	'/mnt/app1/ray/project/can1127/rtl/fcpegn.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           566            |    auto/auto     |
|           576            |    auto/auto     |
|           700            |    auto/auto     |
|           713            |    auto/auto     |
|           734            |    auto/auto     |
|           747            |    auto/auto     |
|           788            |    auto/auto     |
|           826            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fcpegn line 243 in file
		'/mnt/app1/ray/project/can1127/rtl/fcpegn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     us_cnt_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fcpegn line 265 in file
		'/mnt/app1/ray/project/can1127/rtl/fcpegn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   catch_sync_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   catch_sync_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fcpegn line 301 in file
		'/mnt/app1/ray/project/can1127/rtl/fcpegn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ui_intv_cnt_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fcpegn line 330 in file
		'/mnt/app1/ray/project/can1127/rtl/fcpegn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sync_length_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fcpegn line 353 in file
		'/mnt/app1/ray/project/can1127/rtl/fcpegn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rxtx_buf_reg     | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fcpegn line 435 in file
		'/mnt/app1/ray/project/can1127/rtl/fcpegn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| new_rx_sync_cnt_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fcpegn line 453 in file
		'/mnt/app1/ray/project/can1127/rtl/fcpegn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rx_byte_pchk_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fcpegn line 529 in file
		'/mnt/app1/ray/project/can1127/rtl/fcpegn.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| tx_dbuf_keep_empty_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fcpegn line 556 in file
		'/mnt/app1/ray/project/can1127/rtl/fcpegn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| rx_trans_8_chg_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fcpegn line 560 in file
		'/mnt/app1/ray/project/can1127/rtl/fcpegn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    fcp_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    symb_cnt_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fcpcrc'. (HDL-193)

Inferred memory devices in process
	in routine fcpcrc line 21 in file
		'/mnt/app1/ray/project/can1127/rtl/fcpcrc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     crc8_r_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'regx' with
	the parameters "6,32'h00000002". (HDL-193)

Inferred memory devices in process
	in routine glreg_6_00000002 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'glsta' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine glreg_WIDTH8 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'phyrx_db'. (HDL-193)

Inferred memory devices in process
	in routine phyrx_db line 296 in file
		'/mnt/app1/ray/project/can1127/rtl/phyrx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cc_buf_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'phyrx_adp'. (HDL-193)
Warning:  /mnt/app1/ray/project/can1127/rtl/phyrx.v:339: signed to unsigned part selection occurs. (VER-318)
Warning:  /mnt/app1/ray/project/can1127/rtl/phyrx.v:341: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine phyrx_adp line 355 in file
		'/mnt/app1/ray/project/can1127/rtl/phyrx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cs_d_cc_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phyrx_adp line 365 in file
		'/mnt/app1/ray/project/can1127/rtl/phyrx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      adp_n_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phyrx_adp line 368 in file
		'/mnt/app1/ray/project/can1127/rtl/phyrx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dcnt_e_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     dcnt_h_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phyrx_adp line 387 in file
		'/mnt/app1/ray/project/can1127/rtl/phyrx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dcnt_n_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'PrlTimer_1112a0'. (HDL-193)

Inferred memory devices in process
	in routine PrlTimer_1112a0 line 19 in file
		'/mnt/app1/ray/project/can1127/rtl/prltmr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      timer_reg      | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       ena_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'dac2sar' with
	the parameters "10". (HDL-193)

Inferred memory devices in process
	in routine glreg_WIDTH10 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ff_sync'. (HDL-193)

Inferred memory devices in process
	in routine ff_sync line 90 in file
		'/mnt/app1/ray/project/can1127/rtl/dpdmacc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      d_org_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'filter150us'. (HDL-193)

Inferred memory devices in process
	in routine filter150us line 68 in file
		'/mnt/app1/ray/project/can1127/rtl/dpdmacc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dbcnt_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'glreg' instantiated from design 'fcpegn' with
	the parameters "8,32'h00000000". (HDL-193)

Inferred memory devices in process
	in routine glreg_8_00000000 line 14 in file
		'/mnt/app1/ray/project/can1127/rtl/softmacro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Autoread command completed successfully.
#  read_file { .      } -autoread            -top phyff
set rename_ds [ remove_from_collection [ get_designs * ]                  [ remove_from_collection [ get_designs *_* ] mcu51_cpu ]]
{mpb mcu51 ictlr regbank i2cslv dacmux fcp cvctl regx srambist divclk glpwm mcu51_cpu syncneg sfrmux pmurstctrl wakeupctrl mdu ports serial0 timer0 timer1 watchdog isr extint i2c softrstctrl glreg glsta dbnc i2cdbnc phyrx phyidd phytx phycrc updprl dac2sar dpdmacc fcpegn fcpcrc filter150us}
rename_design $rename_ds -postfix "_a0" -update_links ;# for RTL code is used by simulation models
Information: Renaming design /mnt/app1/ray/project/can1127/work1/mpb.db:mpb to /mnt/app1/ray/project/can1127/work1/mpb.db:mpb_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/timer0.db:timer0 to /mnt/app1/ray/project/can1127/work1/timer0.db:timer0_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/timer1.db:timer1 to /mnt/app1/ray/project/can1127/work1/timer1.db:timer1_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/watchdog.db:watchdog to /mnt/app1/ray/project/can1127/work1/watchdog.db:watchdog_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/isr.db:isr to /mnt/app1/ray/project/can1127/work1/isr.db:isr_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/extint.db:extint to /mnt/app1/ray/project/can1127/work1/extint.db:extint_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/i2c.db:i2c to /mnt/app1/ray/project/can1127/work1/i2c.db:i2c_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/softrstctrl.db:softrstctrl to /mnt/app1/ray/project/can1127/work1/softrstctrl.db:softrstctrl_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/mcu51.db:mcu51 to /mnt/app1/ray/project/can1127/work1/mcu51.db:mcu51_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/ictlr.db:ictlr to /mnt/app1/ray/project/can1127/work1/ictlr.db:ictlr_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/glreg.db:glreg to /mnt/app1/ray/project/can1127/work1/glreg.db:glreg_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/glsta.db:glsta to /mnt/app1/ray/project/can1127/work1/glsta.db:glsta_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/dbnc.db:dbnc to /mnt/app1/ray/project/can1127/work1/dbnc.db:dbnc_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/regbank.db:regbank to /mnt/app1/ray/project/can1127/work1/regbank.db:regbank_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/i2cdbnc.db:i2cdbnc to /mnt/app1/ray/project/can1127/work1/i2cdbnc.db:i2cdbnc_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/i2cslv.db:i2cslv to /mnt/app1/ray/project/can1127/work1/i2cslv.db:i2cslv_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/dacmux.db:dacmux to /mnt/app1/ray/project/can1127/work1/dacmux.db:dacmux_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/fcp.db:fcp to /mnt/app1/ray/project/can1127/work1/fcp.db:fcp_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/cvctl.db:cvctl to /mnt/app1/ray/project/can1127/work1/cvctl.db:cvctl_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/regx.db:regx to /mnt/app1/ray/project/can1127/work1/regx.db:regx_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/srambist.db:srambist to /mnt/app1/ray/project/can1127/work1/srambist.db:srambist_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/divclk.db:divclk to /mnt/app1/ray/project/can1127/work1/divclk.db:divclk_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/glpwm.db:glpwm to /mnt/app1/ray/project/can1127/work1/glpwm.db:glpwm_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/mcu51_cpu.db:mcu51_cpu to /mnt/app1/ray/project/can1127/work1/mcu51_cpu.db:mcu51_cpu_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/syncneg.db:syncneg to /mnt/app1/ray/project/can1127/work1/syncneg.db:syncneg_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/sfrmux.db:sfrmux to /mnt/app1/ray/project/can1127/work1/sfrmux.db:sfrmux_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/pmurstctrl.db:pmurstctrl to /mnt/app1/ray/project/can1127/work1/pmurstctrl.db:pmurstctrl_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/wakeupctrl.db:wakeupctrl to /mnt/app1/ray/project/can1127/work1/wakeupctrl.db:wakeupctrl_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/mdu.db:mdu to /mnt/app1/ray/project/can1127/work1/mdu.db:mdu_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/ports.db:ports to /mnt/app1/ray/project/can1127/work1/ports.db:ports_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/serial0.db:serial0 to /mnt/app1/ray/project/can1127/work1/serial0.db:serial0_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/phyrx.db:phyrx to /mnt/app1/ray/project/can1127/work1/phyrx.db:phyrx_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/phyidd.db:phyidd to /mnt/app1/ray/project/can1127/work1/phyidd.db:phyidd_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/phytx.db:phytx to /mnt/app1/ray/project/can1127/work1/phytx.db:phytx_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/phycrc.db:phycrc to /mnt/app1/ray/project/can1127/work1/phycrc.db:phycrc_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/updprl.db:updprl to /mnt/app1/ray/project/can1127/work1/updprl.db:updprl_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/dac2sar.db:dac2sar to /mnt/app1/ray/project/can1127/work1/dac2sar.db:dac2sar_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/dpdmacc.db:dpdmacc to /mnt/app1/ray/project/can1127/work1/dpdmacc.db:dpdmacc_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/fcpegn.db:fcpegn to /mnt/app1/ray/project/can1127/work1/fcpegn.db:fcpegn_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/fcpcrc.db:fcpcrc to /mnt/app1/ray/project/can1127/work1/fcpcrc.db:fcpcrc_a0. (UIMG-45)
Information: Renaming design /mnt/app1/ray/project/can1127/work1/filter150us.db:filter150us to /mnt/app1/ray/project/can1127/work1/filter150us.db:filter150us_a0. (UIMG-45)
1
current_design $top
Current design is 'chiptop_1127a0'.
{chiptop_1127a0}
uniquify
Information: Uniquified 2 instances of design 'glpwm_a0'. (OPT-1056)
Information: Uniquified 80 instances of design 'glreg_a0'. (OPT-1056)
Information: Uniquified 7 instances of design 'glsta_a0'. (OPT-1056)
Information: Uniquified 3 instances of design 'glreg_WIDTH5'. (OPT-1056)
Information: Uniquified 7 instances of design 'glreg_WIDTH1'. (OPT-1056)
Information: Uniquified 3 instances of design 'glreg_WIDTH2'. (OPT-1056)
Information: Uniquified 3 instances of design 'dbnc_WIDTH4_TIMEOUT14'. (OPT-1056)
Information: Uniquified 3 instances of design 'dbnc_a0'. (OPT-1056)
Information: Uniquified 5 instances of design 'dbnc_WIDTH3_TIMEOUT5'. (OPT-1056)
Information: Uniquified 14 instances of design 'dbnc_WIDTH2_TIMEOUT2'. (OPT-1056)
Information: Uniquified 2 instances of design 'i2cdbnc_a0'. (OPT-1056)
Information: Uniquified 2 instances of design 'glreg_WIDTH7'. (OPT-1056)
Information: Uniquified 3 instances of design 'glreg_WIDTH6'. (OPT-1056)
Information: Uniquified 7 instances of design 'glreg_WIDTH8'. (OPT-1056)
Information: Uniquified 3 instances of design 'glreg_WIDTH10'. (OPT-1056)
Information: Uniquified 3 instances of design 'ff_sync'. (OPT-1056)
Information: Uniquified 2 instances of design 'filter150us_a0'. (OPT-1056)
1
link

  Linking design 'chiptop_1127a0'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (211 designs)             /mnt/app1/ray/project/can1127/work1/chiptop_1127a0.db, etc
  MSL18B_1536X8_RW10TM4_16_20210603_worst_syn (library) /mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db
  worst (library)             /mnt/app1/ray/project/can1127/work1/std_worst.db
  STX018SIO1P4M_WORST (library) /mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db
  ATO0008KX8MX180LBX4DA_SS_1p620v_125c (library) /mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db
  dw_foundation.sldb (library) /mnt/tools/eda_tool/DC/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     H-2013.03-SP1
Date:        Mon Mar 13 18:23:53 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    121
    Multiply driven inputs (LINT-6)                                 1
    Unconnected ports (LINT-28)                                    27
    Feedthrough (LINT-29)                                          22
    Shorted outputs (LINT-31)                                      57
    Constant outputs (LINT-52)                                     14

Cells                                                             287
    Cells with unconnected inputs (LINT-0)                          4
    Cells do not drive (LINT-1)                                   193
    Connected to power or ground (LINT-32)                         62
    Nets connected to multiple pins on same cell (LINT-33)         28

Designs                                                             1
    Black box (LINT-55)                                             1

Nets                                                              150
    Unloaded nets (LINT-2)                                        150

Tristate                                                            8
    Single tristate driver drives an input pin (LINT-63)            8
--------------------------------------------------------------------------------

Warning: In design 'chiptop_1127a0', input pin 'VDD' of leaf cell 'U0_CODE[0]' is not connected to any net.  Logic 0 assumed. (LINT-0)
Warning: In design 'chiptop_1127a0', input pin 'VSS' of leaf cell 'U0_CODE[0]' is not connected to any net.  Logic 0 assumed. (LINT-0)
Warning: In design 'chiptop_1127a0', input pin 'VDD' of leaf cell 'U0_CODE[1]' is not connected to any net.  Logic 0 assumed. (LINT-0)
Warning: In design 'chiptop_1127a0', input pin 'VSS' of leaf cell 'U0_CODE[1]' is not connected to any net.  Logic 0 assumed. (LINT-0)
Warning: In design 'core_a0', cell 'U0_SCAN_EN' does not drive any nets. (LINT-1)
Warning: In design 'core_a0', cell 'C3273' does not drive any nets. (LINT-1)
Warning: In design 'core_a0', cell 'C3280' does not drive any nets. (LINT-1)
Warning: In design 'mpb_a0', cell 'C767' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_a0', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'ictlr_a0', cell 'C7951' does not drive any nets. (LINT-1)
Warning: In design 'ictlr_a0', cell 'C7954' does not drive any nets. (LINT-1)
Warning: In design 'ictlr_a0', cell 'C8065' does not drive any nets. (LINT-1)
Warning: In design 'ictlr_a0', cell 'C8073' does not drive any nets. (LINT-1)
Warning: In design 'ictlr_a0', cell 'C8228' does not drive any nets. (LINT-1)
Warning: In design 'ictlr_a0', cell 'C8235' does not drive any nets. (LINT-1)
Warning: In design 'ictlr_a0', cell 'C8240' does not drive any nets. (LINT-1)
Warning: In design 'regbank_a0', cell 'C835' does not drive any nets. (LINT-1)
Warning: In design 'regbank_a0', cell 'C862' does not drive any nets. (LINT-1)
Warning: In design 'i2cslv_a0', cell 'C871' does not drive any nets. (LINT-1)
Warning: In design 'i2cslv_a0', cell 'C905' does not drive any nets. (LINT-1)
Warning: In design 'i2cslv_a0', cell 'C932' does not drive any nets. (LINT-1)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', cell 'C296' does not drive any nets. (LINT-1)
Warning: In design 'dacmux_a0', cell 'B_240' does not drive any nets. (LINT-1)
Warning: In design 'cvctl_a0', cell 'C245' does not drive any nets. (LINT-1)
Warning: In design 'cvctl_a0', cell 'C246' does not drive any nets. (LINT-1)
Warning: In design 'cvctl_a0', cell 'C247' does not drive any nets. (LINT-1)
Warning: In design 'cvctl_a0', cell 'C248' does not drive any nets. (LINT-1)
Warning: In design 'cvctl_a0', cell 'C255' does not drive any nets. (LINT-1)
Warning: In design 'cvctl_a0', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'cvctl_a0', cell 'C297' does not drive any nets. (LINT-1)
Warning: In design 'srambist_a0', cell 'C463' does not drive any nets. (LINT-1)
Warning: In design 'srambist_a0', cell 'C468' does not drive any nets. (LINT-1)
Warning: In design 'srambist_a0', cell 'C469' does not drive any nets. (LINT-1)
Warning: In design 'srambist_a0', cell 'C503' does not drive any nets. (LINT-1)
Warning: In design 'srambist_a0', cell 'C509' does not drive any nets. (LINT-1)
Warning: In design 'divclk_a0', cell 'C131' does not drive any nets. (LINT-1)
Warning: In design 'divclk_a0', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'divclk_a0', cell 'C142' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_cpu_a0', cell 'C30360' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_cpu_a0', cell 'C38609' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_cpu_a0', cell 'B_276' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_cpu_a0', cell 'C38827' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_cpu_a0', cell 'C38831' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_cpu_a0', cell 'C38835' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_cpu_a0', cell 'B_280' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_cpu_a0', cell 'C39196' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_cpu_a0', cell 'C39369' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_cpu_a0', cell 'C39382' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_cpu_a0', cell 'C39479' does not drive any nets. (LINT-1)
Warning: In design 'mcu51_cpu_a0', cell 'C39480' does not drive any nets. (LINT-1)
Warning: In design 'mdu_a0', cell 'C2287' does not drive any nets. (LINT-1)
Warning: In design 'mdu_a0', cell 'C2553' does not drive any nets. (LINT-1)
Warning: In design 'mdu_a0', cell 'C2557' does not drive any nets. (LINT-1)
Warning: In design 'mdu_a0', cell 'C2558' does not drive any nets. (LINT-1)
Warning: In design 'mdu_a0', cell 'C2560' does not drive any nets. (LINT-1)
Warning: In design 'mdu_a0', cell 'C2561' does not drive any nets. (LINT-1)
Warning: In design 'mdu_a0', cell 'C2565' does not drive any nets. (LINT-1)
Warning: In design 'mdu_a0', cell 'C2566' does not drive any nets. (LINT-1)
Warning: In design 'serial0_a0', cell 'C1993' does not drive any nets. (LINT-1)
Warning: In design 'serial0_a0', cell 'B_54' does not drive any nets. (LINT-1)
Warning: In design 'serial0_a0', cell 'C2038' does not drive any nets. (LINT-1)
Warning: In design 'serial0_a0', cell 'C2073' does not drive any nets. (LINT-1)
Warning: In design 'serial0_a0', cell 'C2083' does not drive any nets. (LINT-1)
Warning: In design 'serial0_a0', cell 'C2120' does not drive any nets. (LINT-1)
Warning: In design 'serial0_a0', cell 'C2162' does not drive any nets. (LINT-1)
Warning: In design 'serial0_a0', cell 'C2196' does not drive any nets. (LINT-1)
Warning: In design 'serial0_a0', cell 'C2199' does not drive any nets. (LINT-1)
Warning: In design 'timer0_a0', cell 'C639' does not drive any nets. (LINT-1)
Warning: In design 'timer0_a0', cell 'C653' does not drive any nets. (LINT-1)
Warning: In design 'timer0_a0', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'timer1_a0', cell 'C557' does not drive any nets. (LINT-1)
Warning: In design 'timer1_a0', cell 'C566' does not drive any nets. (LINT-1)
Warning: In design 'timer1_a0', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'watchdog_a0', cell 'C806' does not drive any nets. (LINT-1)
Warning: In design 'watchdog_a0', cell 'C807' does not drive any nets. (LINT-1)
Warning: In design 'watchdog_a0', cell 'C829' does not drive any nets. (LINT-1)
Warning: In design 'watchdog_a0', cell 'C848' does not drive any nets. (LINT-1)
Warning: In design 'watchdog_a0', cell 'C849' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'C4477' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'C4618' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'C4648' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'B_184' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'C4720' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'C4724' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'C4728' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'C4732' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'C4736' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'C4740' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'C4744' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'C4756' does not drive any nets. (LINT-1)
Warning: In design 'i2c_a0', cell 'C4794' does not drive any nets. (LINT-1)
Warning: In design 'softrstctrl_a0', cell 'C227' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH4_TIMEOUT14_2', cell 'C97' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_a0_2', cell 'C93' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH3_TIMEOUT5_4', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_13', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_a0', cell 'B_36' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_a0', cell 'C979' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_a0', cell 'C1894' does not drive any nets. (LINT-1)
Warning: In design 'phyidd_a0', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'phyidd_a0', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'phyidd_a0', cell 'C403' does not drive any nets. (LINT-1)
Warning: In design 'phytx_a0', cell 'B_49' does not drive any nets. (LINT-1)
Warning: In design 'phytx_a0', cell 'C1563' does not drive any nets. (LINT-1)
Warning: In design 'phytx_a0', cell 'C1575' does not drive any nets. (LINT-1)
Warning: In design 'phyff_DEPTH_NUM34_DEPTH_NBT6', cell 'B_43' does not drive any nets. (LINT-1)
Warning: In design 'phyff_DEPTH_NUM34_DEPTH_NBT6', cell 'C4303' does not drive any nets. (LINT-1)
Warning: In design 'phyff_DEPTH_NUM34_DEPTH_NBT6', cell 'C4304' does not drive any nets. (LINT-1)
Warning: In design 'updprl_a0', cell 'C1078' does not drive any nets. (LINT-1)
Warning: In design 'updprl_a0', cell 'C1086' does not drive any nets. (LINT-1)
Warning: In design 'updprl_a0', cell 'C1097' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH3', cell 'C84' does not drive any nets. (LINT-1)
Warning: In design 'dac2sar_a0', cell 'C311' does not drive any nets. (LINT-1)
Warning: In design 'dac2sar_a0', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'dac2sar_a0', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'dac2sar_a0', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3059' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3223' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3224' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3225' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3226' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3227' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3228' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3229' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3230' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3231' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3232' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3233' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3234' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3235' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3236' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3237' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3238' does not drive any nets. (LINT-1)
Warning: In design 'shmux_00000005_00000012_00000012', cell 'C3239' does not drive any nets. (LINT-1)
Warning: In design 'dpdmacc_a0', cell 'C115' does not drive any nets. (LINT-1)
Warning: In design 'dpdmacc_a0', cell 'C116' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C1919' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'B_76' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'B_77' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'B_78' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C1969' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2077' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2245' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2259' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2297' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2332' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2333' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2395' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2396' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2425' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2430' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2456' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2461' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2482' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2488' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2491' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2494' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2500' does not drive any nets. (LINT-1)
Warning: In design 'fcpegn_a0', cell 'C2511' does not drive any nets. (LINT-1)
Warning: In design 'glpwm_a0_1', cell 'C79' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_db', cell 'B_8' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_db', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_adp', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_adp', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_adp', cell 'C557' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_adp', cell 'C563' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_adp', cell 'C572' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_adp', cell 'C573' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_adp', cell 'C576' does not drive any nets. (LINT-1)
Warning: In design 'phyrx_adp', cell 'C604' does not drive any nets. (LINT-1)
Warning: In design 'PrlTimer_1112a0', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'filter150us_a0_1', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'filter150us_a0_1', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'glpwm_a0_0', cell 'C79' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH4_TIMEOUT14_0', cell 'C97' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH4_TIMEOUT14_1', cell 'C97' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_a0_0', cell 'C93' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_a0_1', cell 'C93' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH3_TIMEOUT5_0', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH3_TIMEOUT5_1', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH3_TIMEOUT5_2', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH3_TIMEOUT5_3', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_0', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_1', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_2', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_3', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_4', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_5', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_6', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_7', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_8', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_9', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_10', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_11', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'dbnc_WIDTH2_TIMEOUT2_12', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'filter150us_a0_0', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'filter150us_a0_0', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'chiptop_1127a0', net 'CC_SLOPE[0]' driven by pin 'U0_CORE/DO_SRCCTL[6]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'CC_SLOPE[1]' driven by pin 'U0_CORE/DO_SRCCTL[7]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_srcctl_1' driven by pin 'U0_CORE/DO_SRCCTL[1]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_ccctl[1]' driven by pin 'U0_CORE/DO_CCCTL[1]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_ccctl[2]' driven by pin 'U0_CORE/DO_CCCTL[2]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_ccctl[3]' driven by pin 'U0_CORE/DO_CCCTL[3]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_cvctl[0]' driven by pin 'U0_CORE/DO_CVCTL[0]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_cvctl[1]' driven by pin 'U0_CORE/DO_CVCTL[1]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_cvctl[3]' driven by pin 'U0_CORE/DO_CVCTL[3]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_cvctl[4]' driven by pin 'U0_CORE/DO_CVCTL[4]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_xana0[2]' driven by pin 'U0_CORE/ANA_REGX[2]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_xana0[4]' driven by pin 'U0_CORE/ANA_REGX[4]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_xana0[6]' driven by pin 'U0_CORE/ANA_REGX[6]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_xana1[0]' driven by pin 'U0_CORE/ANA_REGX[8]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_xana1[1]' driven by pin 'U0_CORE/ANA_REGX[9]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'do_xana1[4]' driven by pin 'U0_CORE/ANA_REGX[12]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'bck_regx1[2]' driven by pin 'U0_CORE/BCK_REGX[10]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'bck_regx1[3]' driven by pin 'U0_CORE/BCK_REGX[11]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'bck_regx1[4]' driven by pin 'U0_CORE/BCK_REGX[12]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'bck_regx1[5]' driven by pin 'U0_CORE/BCK_REGX[13]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'bck_regx1[6]' driven by pin 'U0_CORE/BCK_REGX[14]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'bck_regx1[7]' driven by pin 'U0_CORE/BCK_REGX[15]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'bck_regx0[7]' driven by pin 'U0_CORE/BCK_REGX[7]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'VDD_OTP' driven by pin 'U0_ANALOG_TOP/VDD_OTP' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'ANAOPT[1]' driven by pin 'U0_CORE/ANAOPT[1]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'ANAOPT[4]' driven by pin 'U0_CORE/ANAOPT[4]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/r_xana_20' driven by pin 'U0_CORE/u0_regx/r_xana[20]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/r_xana_21' driven by pin 'U0_CORE/u0_regx/r_xana[21]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/r_xana_22' driven by pin 'U0_CORE/u0_regx/r_xana[22]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/comp_smpl[4]' driven by pin 'U0_CORE/u0_dacmux/o_smpl[4]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[0]' driven by pin 'U0_CORE/u0_updphy/dbgpo[0]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[1]' driven by pin 'U0_CORE/u0_updphy/dbgpo[1]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[2]' driven by pin 'U0_CORE/u0_updphy/dbgpo[2]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[3]' driven by pin 'U0_CORE/u0_updphy/dbgpo[3]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[4]' driven by pin 'U0_CORE/u0_updphy/dbgpo[4]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[5]' driven by pin 'U0_CORE/u0_updphy/dbgpo[5]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[6]' driven by pin 'U0_CORE/u0_updphy/dbgpo[6]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[7]' driven by pin 'U0_CORE/u0_updphy/dbgpo[7]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[8]' driven by pin 'U0_CORE/u0_updphy/dbgpo[8]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[9]' driven by pin 'U0_CORE/u0_updphy/dbgpo[9]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[10]' driven by pin 'U0_CORE/u0_updphy/dbgpo[10]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[11]' driven by pin 'U0_CORE/u0_updphy/dbgpo[11]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[12]' driven by pin 'U0_CORE/u0_updphy/dbgpo[12]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[13]' driven by pin 'U0_CORE/u0_updphy/dbgpo[13]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[14]' driven by pin 'U0_CORE/u0_updphy/dbgpo[14]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[15]' driven by pin 'U0_CORE/u0_updphy/dbgpo[15]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[16]' driven by pin 'U0_CORE/u0_updphy/dbgpo[16]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[19]' driven by pin 'U0_CORE/u0_updphy/dbgpo[19]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[20]' driven by pin 'U0_CORE/u0_updphy/dbgpo[20]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[21]' driven by pin 'U0_CORE/u0_updphy/dbgpo[21]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[22]' driven by pin 'U0_CORE/u0_updphy/dbgpo[22]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[23]' driven by pin 'U0_CORE/u0_updphy/dbgpo[23]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[24]' driven by pin 'U0_CORE/u0_updphy/dbgpo[24]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[25]' driven by pin 'U0_CORE/u0_updphy/dbgpo[25]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[26]' driven by pin 'U0_CORE/u0_updphy/dbgpo[26]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[27]' driven by pin 'U0_CORE/u0_updphy/dbgpo[27]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[28]' driven by pin 'U0_CORE/u0_updphy/dbgpo[28]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[29]' driven by pin 'U0_CORE/u0_updphy/dbgpo[29]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[30]' driven by pin 'U0_CORE/u0_updphy/dbgpo[30]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/upd_dbgpo[31]' driven by pin 'U0_CORE/u0_updphy/dbgpo[31]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/i2cslv_dbgpo[0]' driven by pin 'U0_CORE/u0_i2cslv/o_dbgpo[0]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/i2cslv_dbgpo[1]' driven by pin 'U0_CORE/u0_i2cslv/o_dbgpo[1]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/i2cslv_dbgpo[2]' driven by pin 'U0_CORE/u0_i2cslv/o_dbgpo[2]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/i2cslv_dbgpo[3]' driven by pin 'U0_CORE/u0_i2cslv/o_dbgpo[3]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/i2cslv_dbgpo[4]' driven by pin 'U0_CORE/u0_i2cslv/o_dbgpo[4]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/i2cslv_dbgpo[5]' driven by pin 'U0_CORE/u0_i2cslv/o_dbgpo[5]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/i2cslv_dbgpo[6]' driven by pin 'U0_CORE/u0_i2cslv/o_dbgpo[6]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/i2cslv_dbgpo[7]' driven by pin 'U0_CORE/u0_i2cslv/o_dbgpo[7]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sse_dec' driven by pin 'U0_CORE/u0_i2cslv/o_dec' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[0]' driven by pin 'U0_CORE/u0_regbank/dbgpo[0]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[1]' driven by pin 'U0_CORE/u0_regbank/dbgpo[1]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[2]' driven by pin 'U0_CORE/u0_regbank/dbgpo[2]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[3]' driven by pin 'U0_CORE/u0_regbank/dbgpo[3]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[4]' driven by pin 'U0_CORE/u0_regbank/dbgpo[4]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[5]' driven by pin 'U0_CORE/u0_regbank/dbgpo[5]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[6]' driven by pin 'U0_CORE/u0_regbank/dbgpo[6]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[7]' driven by pin 'U0_CORE/u0_regbank/dbgpo[7]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[8]' driven by pin 'U0_CORE/u0_regbank/dbgpo[8]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[9]' driven by pin 'U0_CORE/u0_regbank/dbgpo[9]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[10]' driven by pin 'U0_CORE/u0_regbank/dbgpo[10]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[11]' driven by pin 'U0_CORE/u0_regbank/dbgpo[11]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[12]' driven by pin 'U0_CORE/u0_regbank/dbgpo[12]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[13]' driven by pin 'U0_CORE/u0_regbank/dbgpo[13]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[14]' driven by pin 'U0_CORE/u0_regbank/dbgpo[14]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[15]' driven by pin 'U0_CORE/u0_regbank/dbgpo[15]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[16]' driven by pin 'U0_CORE/u0_regbank/dbgpo[16]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[17]' driven by pin 'U0_CORE/u0_regbank/dbgpo[17]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[18]' driven by pin 'U0_CORE/u0_regbank/dbgpo[18]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[19]' driven by pin 'U0_CORE/u0_regbank/dbgpo[19]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[20]' driven by pin 'U0_CORE/u0_regbank/dbgpo[20]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[21]' driven by pin 'U0_CORE/u0_regbank/dbgpo[21]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[22]' driven by pin 'U0_CORE/u0_regbank/dbgpo[22]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[23]' driven by pin 'U0_CORE/u0_regbank/dbgpo[23]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[24]' driven by pin 'U0_CORE/u0_regbank/dbgpo[24]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[25]' driven by pin 'U0_CORE/u0_regbank/dbgpo[25]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[26]' driven by pin 'U0_CORE/u0_regbank/dbgpo[26]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[27]' driven by pin 'U0_CORE/u0_regbank/dbgpo[27]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[28]' driven by pin 'U0_CORE/u0_regbank/dbgpo[28]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[29]' driven by pin 'U0_CORE/u0_regbank/dbgpo[29]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[30]' driven by pin 'U0_CORE/u0_regbank/dbgpo[30]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/sfr_dbgpo[31]' driven by pin 'U0_CORE/u0_regbank/dbgpo[31]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/r_comp_opt[0]' driven by pin 'U0_CORE/u0_regbank/r_comp_opt[0]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/r_comp_opt[1]' driven by pin 'U0_CORE/u0_regbank/r_comp_opt[1]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/r_comp_opt[2]' driven by pin 'U0_CORE/u0_regbank/r_comp_opt[2]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/r_comp_opt[3]' driven by pin 'U0_CORE/u0_regbank/r_comp_opt[3]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/r_comp_opt[4]' driven by pin 'U0_CORE/u0_regbank/r_comp_opt[4]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/r_ccrx[4]' driven by pin 'U0_CORE/u0_regbank/r_ccrx[4]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/r_ccrx[5]' driven by pin 'U0_CORE/u0_regbank/r_ccrx[5]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/memwr_c' driven by pin 'U0_CORE/u0_mcu/memwr_comb' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/mempswr_c' driven by pin 'U0_CORE/u0_mcu/mempswr_comb' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/memdatao_c[0]' driven by pin 'U0_CORE/u0_mcu/memdatao_comb[0]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/memdatao_c[1]' driven by pin 'U0_CORE/u0_mcu/memdatao_comb[1]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/memdatao_c[2]' driven by pin 'U0_CORE/u0_mcu/memdatao_comb[2]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/memdatao_c[3]' driven by pin 'U0_CORE/u0_mcu/memdatao_comb[3]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/memdatao_c[4]' driven by pin 'U0_CORE/u0_mcu/memdatao_comb[4]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/memdatao_c[5]' driven by pin 'U0_CORE/u0_mcu/memdatao_comb[5]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/memdatao_c[6]' driven by pin 'U0_CORE/u0_mcu/memdatao_comb[6]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/memdatao_c[7]' driven by pin 'U0_CORE/u0_mcu/memdatao_comb[7]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/waitstaten' driven by pin 'U0_CORE/u0_mcu/waitstaten' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/mcu_dbgpo[23]' driven by pin 'U0_CORE/u0_mcu/dbgpo[23]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/do_p0[7]' driven by pin 'U0_CORE/u0_mcu/port0o[7]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/mcu_dbgpo[24]' driven by pin 'U0_CORE/u0_mcu/dbgpo[24]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/mcu_dbgpo[25]' driven by pin 'U0_CORE/u0_mcu/dbgpo[25]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/mcu_dbgpo[26]' driven by pin 'U0_CORE/u0_mcu/dbgpo[26]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/mcu_dbgpo[27]' driven by pin 'U0_CORE/u0_mcu/dbgpo[27]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/mcu_dbgpo[28]' driven by pin 'U0_CORE/u0_mcu/dbgpo[28]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/mcu_dbgpo[29]' driven by pin 'U0_CORE/u0_mcu/dbgpo[29]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/mcu_dbgpo[30]' driven by pin 'U0_CORE/u0_mcu/dbgpo[30]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/mcu_dbgpo[31]' driven by pin 'U0_CORE/u0_mcu/dbgpo[31]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/dma_ack' driven by pin 'U0_CORE/u0_mpb/dma_ack' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/iex12ack' driven by pin 'U0_CORE/u0_mcu/u_isr/int_ack_ab' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/iex11ack' driven by pin 'U0_CORE/u0_mcu/u_isr/int_ack_a3' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/iex10ack' driven by pin 'U0_CORE/u0_mcu/u_isr/int_ack_9b' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/r_shift_clk' driven by pin 'U0_CORE/u0_mcu/u_serial0/r_shift_clk' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/t_shift_clk' driven by pin 'U0_CORE/u0_mcu/u_serial0/t_shift_clk' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/ext_sfr_sel' driven by pin 'U0_CORE/u0_mcu/u_sfrmux/ext_sfr_sel' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/codefetch' driven by pin 'U0_CORE/u0_mcu/u_cpu/codefetch_s' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/sfrwe_comb_s' driven by pin 'U0_CORE/u0_mcu/u_cpu/sfrwe_comb_s' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/sfroe_comb_s' driven by pin 'U0_CORE/u0_mcu/u_cpu/sfroe_comb_s' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/sfrwe_r' driven by pin 'U0_CORE/u0_mcu/u_cpu/sfrwe_r' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/sfroe_r' driven by pin 'U0_CORE/u0_mcu/u_cpu/sfroe_r' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/ramwe_s' driven by pin 'U0_CORE/u0_mcu/u_cpu/ramwe' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/ramoe_s' driven by pin 'U0_CORE/u0_mcu/u_cpu/ramoe' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_mcu/ramsfraddr[7]' driven by pin 'U0_CORE/u0_mcu/u_cpu/ramsfraddr[7]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_updphy/prx_idle' driven by pin 'U0_CORE/u0_updphy/u0_phyrx/prx_idle' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_updphy/tmp_setsta[0]' driven by pin 'U0_CORE/u0_updphy/u0_phyrx/prx_setsta[0]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_fcp/u0_dpdmacc/id_chg' driven by pin 'U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/o_chg' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_fcp/u0_fcpegn/r_ctl_reg[5]' driven by pin 'U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/rdat[5]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_fcp/u0_fcpegn/r_ctl_reg[6]' driven by pin 'U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/rdat[6]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', net 'U0_CORE/u0_fcp/u0_fcpegn/r_ctl_reg[7]' driven by pin 'U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/rdat[7]' has no loads. (LINT-2)
Warning: In design 'chiptop_1127a0', input port 'TST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'chiptop_1127a0', port 'CSP' is not connected to any nets. (LINT-28)
Warning: In design 'chiptop_1127a0', port 'CSN' is not connected to any nets. (LINT-28)
Warning: In design 'dacmux_a0', port 'r_comp_opt[1]' is not connected to any nets. (LINT-28)
Warning: In design 'regx_a0', port 'regx_r' is not connected to any nets. (LINT-28)
Warning: In design 'sfrmux_a0', port 'iex12' is not connected to any nets. (LINT-28)
Warning: In design 'sfrmux_a0', port 'i2c_int' is not connected to any nets. (LINT-28)
Warning: In design 'timer0_a0', port 't0ff' is not connected to any nets. (LINT-28)
Warning: In design 'timer1_a0', port 't1ff' is not connected to any nets. (LINT-28)
Warning: In design 'isr_a0', port 't0ff' is not connected to any nets. (LINT-28)
Warning: In design 'isr_a0', port 't1ff' is not connected to any nets. (LINT-28)
Warning: In design 'isr_a0', port 'sfrdatai[6]' is not connected to any nets. (LINT-28)
Warning: In design 'extint_a0', port 'sfrdatai[7]' is not connected to any nets. (LINT-28)
Warning: In design 'softrstctrl_a0', port 'sfrdatai[7]' is not connected to any nets. (LINT-28)
Warning: In design 'softrstctrl_a0', port 'sfrdatai[6]' is not connected to any nets. (LINT-28)
Warning: In design 'softrstctrl_a0', port 'sfrdatai[5]' is not connected to any nets. (LINT-28)
Warning: In design 'softrstctrl_a0', port 'sfrdatai[4]' is not connected to any nets. (LINT-28)
Warning: In design 'softrstctrl_a0', port 'sfrdatai[3]' is not connected to any nets. (LINT-28)
Warning: In design 'softrstctrl_a0', port 'sfrdatai[2]' is not connected to any nets. (LINT-28)
Warning: In design 'softrstctrl_a0', port 'sfrdatai[1]' is not connected to any nets. (LINT-28)
Warning: In design 'updprl_a0', port 'pff_c0dat[8]' is not connected to any nets. (LINT-28)
Warning: In design 'updprl_a0', port 'pff_c0dat[7]' is not connected to any nets. (LINT-28)
Warning: In design 'updprl_a0', port 'pff_c0dat[6]' is not connected to any nets. (LINT-28)
Warning: In design 'updprl_a0', port 'pff_c0dat[5]' is not connected to any nets. (LINT-28)
Warning: In design 'updprl_a0', port 'pff_c0dat[4]' is not connected to any nets. (LINT-28)
Warning: In design 'dpdmacc_a0', port 'r_wdat[7]' is not connected to any nets. (LINT-28)
Warning: In design 'dpdmacc_a0', port 'r_wdat[6]' is not connected to any nets. (LINT-28)
Warning: In design 'dpdmacc_a0', port 'r_wdat[5]' is not connected to any nets. (LINT-28)
Warning: In design 'mcu51_a0', input port 'rxd0i' is connected directly to output port 'dbgpo[23]'. (LINT-29)
Warning: In design 'regbank_a0', input port 'pff_full' is connected directly to output port 'dbgpo[22]'. (LINT-29)
Warning: In design 'regbank_a0', input port 'pff_empty' is connected directly to output port 'dbgpo[23]'. (LINT-29)
Warning: In design 'regbank_a0', input port 'pff_ptr[5]' is connected directly to output port 'dbgpo[21]'. (LINT-29)
Warning: In design 'regbank_a0', input port 'pff_ptr[4]' is connected directly to output port 'dbgpo[20]'. (LINT-29)
Warning: In design 'regbank_a0', input port 'pff_ptr[3]' is connected directly to output port 'dbgpo[19]'. (LINT-29)
Warning: In design 'regbank_a0', input port 'pff_ptr[2]' is connected directly to output port 'dbgpo[18]'. (LINT-29)
Warning: In design 'regbank_a0', input port 'pff_ptr[1]' is connected directly to output port 'dbgpo[17]'. (LINT-29)
Warning: In design 'regbank_a0', input port 'pff_ptr[0]' is connected directly to output port 'dbgpo[16]'. (LINT-29)
Warning: In design 'regx_a0', input port 'regx_wdat[1]' is connected directly to output port 'wd_twlb[1]'. (LINT-29)
Warning: In design 'regx_a0', input port 'regx_wdat[0]' is connected directly to output port 'wd_twlb[0]'. (LINT-29)
Warning: In design 'sfrmux_a0', input port 'iex2' is connected directly to output port 'iex2_gate'. (LINT-29)
Warning: In design 'sfrmux_a0', input port 'iex7' is connected directly to output port 'iex7_gate'. (LINT-29)
Warning: In design 'sfrmux_a0', input port 'iex8' is connected directly to output port 'int_vect_8b'. (LINT-29)
Warning: In design 'sfrmux_a0', input port 'iex9' is connected directly to output port 'int_vect_93'. (LINT-29)
Warning: In design 'sfrmux_a0', input port 'iex10' is connected directly to output port 'int_vect_9b'. (LINT-29)
Warning: In design 'sfrmux_a0', input port 'iex11' is connected directly to output port 'int_vect_a3'. (LINT-29)
Warning: In design 'pmurstctrl_a0', input port 'pmuintreq' is connected directly to output port 'cpu_resume'. (LINT-29)
Warning: In design 'updprl_a0', input port 'prx_rcvdords[2]' is connected directly to output port 'prl_txauto[2]'. (LINT-29)
Warning: In design 'updprl_a0', input port 'prx_rcvdords[1]' is connected directly to output port 'prl_txauto[1]'. (LINT-29)
Warning: In design 'updprl_a0', input port 'prx_rcvdords[0]' is connected directly to output port 'prl_txauto[0]'. (LINT-29)
Warning: In design 'fcpegn_a0', input port 'ff_idn' is connected directly to output port 'r_ctl[5]'. (LINT-29)
Warning: In design 'mcu51_a0', output port 'ro' is connected directly to output port 'dbgpo[22]'. (LINT-31)
Warning: In design 'mcu51_a0', output port 'memdatao_comb[7]' is connected directly to output port 'ramdatao[7]'. (LINT-31)
Warning: In design 'mcu51_a0', output port 'memdatao_comb[6]' is connected directly to output port 'ramdatao[6]'. (LINT-31)
Warning: In design 'mcu51_a0', output port 'memdatao_comb[5]' is connected directly to output port 'ramdatao[5]'. (LINT-31)
Warning: In design 'mcu51_a0', output port 'memdatao_comb[4]' is connected directly to output port 'ramdatao[4]'. (LINT-31)
Warning: In design 'mcu51_a0', output port 'memdatao_comb[3]' is connected directly to output port 'ramdatao[3]'. (LINT-31)
Warning: In design 'mcu51_a0', output port 'memdatao_comb[2]' is connected directly to output port 'ramdatao[2]'. (LINT-31)
Warning: In design 'mcu51_a0', output port 'memdatao_comb[1]' is connected directly to output port 'ramdatao[1]'. (LINT-31)
Warning: In design 'mcu51_a0', output port 'memdatao_comb[0]' is connected directly to output port 'ramdatao[0]'. (LINT-31)
Warning: In design 'i2cslv_a0', output port 'o_busev[3]' is connected directly to output port 'o_dbgpo[4]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'pff_rdat[7]' is connected directly to output port 'dbgpo[15]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'pff_rdat[6]' is connected directly to output port 'dbgpo[14]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'pff_rdat[5]' is connected directly to output port 'dbgpo[13]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'pff_rdat[4]' is connected directly to output port 'dbgpo[12]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'pff_rdat[3]' is connected directly to output port 'dbgpo[11]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'pff_rdat[2]' is connected directly to output port 'dbgpo[10]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'pff_rdat[1]' is connected directly to output port 'dbgpo[9]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'pff_rdat[0]' is connected directly to output port 'dbgpo[8]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'prx_rcvinf[4]' is connected directly to output port 'dbgpo[19]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'prx_rcvinf[3]' is connected directly to output port 'dbgpo[17]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'prx_fsm[3]' is connected directly to output port 'dbgpo[23]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'prx_fsm[2]' is connected directly to output port 'dbgpo[22]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'prx_fsm[1]' is connected directly to output port 'dbgpo[21]'. (LINT-31)
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'prx_fsm[0]' is connected directly to output port 'dbgpo[20]'. (LINT-31)
Warning: In design 'regx_a0', output port 'r_imp_osc' is connected directly to output port 'r_xana[22]'. (LINT-31)
Warning: In design 'srambist_a0', output port 'bist_en' is connected directly to output port 'o_bistctl[0]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[15]' is connected directly to output port 'pc_o[15]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[14]' is connected directly to output port 'pc_o[14]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[13]' is connected directly to output port 'pc_o[13]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[12]' is connected directly to output port 'pc_o[12]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[11]' is connected directly to output port 'pc_o[11]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[10]' is connected directly to output port 'pc_o[10]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[9]' is connected directly to output port 'pc_o[9]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[8]' is connected directly to output port 'pc_o[8]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[7]' is connected directly to output port 'pc_o[7]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[6]' is connected directly to output port 'pc_o[6]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[5]' is connected directly to output port 'pc_o[5]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[4]' is connected directly to output port 'pc_o[4]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[3]' is connected directly to output port 'pc_o[3]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[2]' is connected directly to output port 'pc_o[2]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[1]' is connected directly to output port 'pc_o[1]'. (LINT-31)
Warning: In design 'mcu51_cpu_a0', output port 'memaddr[0]' is connected directly to output port 'pc_o[0]'. (LINT-31)
Warning: In design 'syncneg_a0', output port 't0ff' is connected directly to output port 't1ff'. (LINT-31)
Warning: In design 'extint_a0', output port 'iex10' is connected directly to output port 'iex12'. (LINT-31)
Warning: In design 'extint_a0', output port 'iex10' is connected directly to output port 'iex11'. (LINT-31)
Warning: In design 'i2c_a0', output port 'si' is connected directly to output port 'i2ccon_o[3]'. (LINT-31)
Warning: In design 'i2c_a0', output port 'i2csta_o[2]' is connected directly to output port 'i2csta_o[0]'. (LINT-31)
Warning: In design 'i2c_a0', output port 'i2csta_o[2]' is connected directly to output port 'i2csta_o[1]'. (LINT-31)
Warning: In design 'phyrx_a0', output port 'prx_fifowdat[6]' is connected directly to output port 'prx_crcsidat[2]'. (LINT-31)
Warning: In design 'phyrx_a0', output port 'prx_fifowdat[5]' is connected directly to output port 'prx_crcsidat[1]'. (LINT-31)
Warning: In design 'phyrx_a0', output port 'prx_fifowdat[4]' is connected directly to output port 'prx_crcsidat[0]'. (LINT-31)
Warning: In design 'phyrx_a0', output port 'prx_fifowdat[2]' is connected directly to output port 'prx_rxcode[2]'. (LINT-31)
Warning: In design 'phyrx_a0', output port 'prx_fifowdat[1]' is connected directly to output port 'prx_rxcode[1]'. (LINT-31)
Warning: In design 'phyrx_a0', output port 'prx_fifowdat[0]' is connected directly to output port 'prx_rxcode[0]'. (LINT-31)
Warning: In design 'updprl_a0', output port 'prl_txauto[5]' is connected directly to output port 'prl_txauto[3]'. (LINT-31)
Warning: In design 'dpdmacc_a0', output port 'r_dpdmsta[7]' is connected directly to output port 'r_dm'. (LINT-31)
Warning: In design 'fcpegn_a0', output port 'tx_en' is connected directly to output port 'r_ctl[6]'. (LINT-31)
Warning: In design 'chiptop_1127a0', a pin on submodule 'U0_CORE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'XANAV[4]' is connected to logic 0. 
Warning: In design 'chiptop_1127a0', a pin on submodule 'U0_CORE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'STB_OVP' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'channel_sel' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_w' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_r' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_addr[10]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_addr[9]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_addr[8]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_addr[7]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_addr[6]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_addr[5]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_addr[4]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_addr[3]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_addr[2]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_addr[1]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_addr[0]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_wdat[7]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_wdat[6]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_wdat[5]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_wdat[4]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_wdat[3]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_wdat[2]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_wdat[1]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mpb' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dma_wdat[0]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[15]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[14]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[13]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[12]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[11]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[10]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[9]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[8]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[7]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[6]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[5]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[4]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[3]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[2]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[1]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pc_ini[0]' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'slp2wakeup' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wdt_slow' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_mcu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i2c_autoack' is connected to logic 0. 
Warning: In design 'core_a0', a pin on submodule 'u0_regbank' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sfr_addr[7]' is connected to logic 1. 
Warning: In design 'core_a0', a pin on submodule 'u0_fcp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'id_comp' is connected to logic 0. 
Warning: In design 'mcu51_a0', a pin on submodule 'u_sfrmux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't2con[7]' is connected to logic 0. 
Warning: In design 'mcu51_a0', a pin on submodule 'u_sfrmux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't2con[4]' is connected to logic 0. 
Warning: In design 'mcu51_a0', a pin on submodule 'u_sfrmux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't2con[3]' is connected to logic 0. 
Warning: In design 'mcu51_a0', a pin on submodule 'u_sfrmux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't2con[2]' is connected to logic 0. 
Warning: In design 'mcu51_a0', a pin on submodule 'u_sfrmux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't2con[1]' is connected to logic 0. 
Warning: In design 'mcu51_a0', a pin on submodule 'u_sfrmux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 't2con[0]' is connected to logic 0. 
Warning: In design 'regbank_a0', a pin on submodule 'u0_reg28' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rst0' is connected to logic 0. 
Warning: In design 'regbank_a0', a pin on submodule 'u0_regDF' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rst0' is connected to logic 0. 
Warning: In design 'regbank_a0', a pin on submodule 'u0_regAE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rst0' is connected to logic 0. 
Warning: In design 'regbank_a0', a pin on submodule 'u0_regAE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'set2[6]' is connected to logic 0. 
Warning: In design 'i2cslv_a0', a pin on submodule 'db_scl' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'r_opt[1]' is connected to logic 1. 
Warning: In design 'i2cslv_a0', a pin on submodule 'db_scl' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'r_opt[0]' is connected to logic 0. 
Warning: In design 'i2cslv_a0', a pin on submodule 'db_sda' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'r_opt[1]' is connected to logic 0. 
Warning: In design 'i2cslv_a0', a pin on submodule 'db_sda' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'r_opt[0]' is connected to logic 0. 
Warning: In design 'dacmux_a0', a pin on submodule 'u0_cmpsta' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rst0' is connected to logic 0. 
Warning: In design 'regx_a0', a pin on submodule 'u0_reg10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'we' is connected to logic 1. 
Warning: In design 'fcpegn_a0', a pin on submodule 'u0_fcpsta' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rst0' is connected to logic 0. 
Warning: In design 'chiptop_1127a0', the same net is connected to more than one pin on submodule 'U0_CORE'. (LINT-33)
   Net '*Logic0*' is connected to pins 'XANAV[4]', 'STB_OVP''.
Warning: In design 'chiptop_1127a0', the same net is connected to more than one pin on submodule 'U0_CORE'. (LINT-33)
   Net 'tm_atpg' is connected to pins 'atpg_en', 'tm_atpg''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_mpb'. (LINT-33)
   Net '*Logic0*' is connected to pins 'channel_sel', 'dma_w'', 'dma_r', 'dma_addr[10]', 'dma_addr[9]', 'dma_addr[8]', 'dma_addr[7]', 'dma_addr[6]', 'dma_addr[5]', 'dma_addr[4]', 'dma_addr[3]', 'dma_addr[2]', 'dma_addr[1]', 'dma_addr[0]', 'dma_wdat[7]', 'dma_wdat[6]', 'dma_wdat[5]', 'dma_wdat[4]', 'dma_wdat[3]', 'dma_wdat[2]', 'dma_wdat[1]', 'dma_wdat[0]'.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_mpb'. (LINT-33)
   Net 'sram_rdat[7]' is connected to pins 'iram_rdat[7]', 'xram_rdat[7]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_mpb'. (LINT-33)
   Net 'sram_rdat[6]' is connected to pins 'iram_rdat[6]', 'xram_rdat[6]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_mpb'. (LINT-33)
   Net 'sram_rdat[5]' is connected to pins 'iram_rdat[5]', 'xram_rdat[5]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_mpb'. (LINT-33)
   Net 'sram_rdat[4]' is connected to pins 'iram_rdat[4]', 'xram_rdat[4]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_mpb'. (LINT-33)
   Net 'sram_rdat[3]' is connected to pins 'iram_rdat[3]', 'xram_rdat[3]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_mpb'. (LINT-33)
   Net 'sram_rdat[2]' is connected to pins 'iram_rdat[2]', 'xram_rdat[2]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_mpb'. (LINT-33)
   Net 'sram_rdat[1]' is connected to pins 'iram_rdat[1]', 'xram_rdat[1]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_mpb'. (LINT-33)
   Net 'sram_rdat[0]' is connected to pins 'iram_rdat[0]', 'xram_rdat[0]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_mcu'. (LINT-33)
   Net '*Logic0*' is connected to pins 'pc_ini[15]', 'pc_ini[14]'', 'pc_ini[13]', 'pc_ini[12]', 'pc_ini[11]', 'pc_ini[10]', 'pc_ini[9]', 'pc_ini[8]', 'pc_ini[7]', 'pc_ini[6]', 'pc_ini[5]', 'pc_ini[4]', 'pc_ini[3]', 'pc_ini[2]', 'pc_ini[1]', 'pc_ini[0]', 'slp2wakeup', 'wdt_slow', 'i2c_autoack'.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_mcu'. (LINT-33)
   Net 'g_clk' is connected to pins 'clki2c', 'clkmdu'', 'clkur0', 'clktm0', 'clktm1', 'clkwdt', 'clkcpu', 'clkper'.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_regx'. (LINT-33)
   Net 'di_aswk[0]' is connected to pins 'di_drposc', 'di_aswk[0]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_regx'. (LINT-33)
   Net 'di_aswk[4]' is connected to pins 'di_imposc', 'di_aswk[4]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_regx'. (LINT-33)
   Net 'di_aswk[2]' is connected to pins 'di_rd_det', 'di_aswk[2]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_regx'. (LINT-33)
   Net 'di_aswk[1]' is connected to pins 'di_stbovp', 'di_aswk[1]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_srambist'. (LINT-33)
   Net 'sram_rdat[7]' is connected to pins 'iram_rdat[7]', 'xram_rdat[7]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_srambist'. (LINT-33)
   Net 'sram_rdat[6]' is connected to pins 'iram_rdat[6]', 'xram_rdat[6]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_srambist'. (LINT-33)
   Net 'sram_rdat[5]' is connected to pins 'iram_rdat[5]', 'xram_rdat[5]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_srambist'. (LINT-33)
   Net 'sram_rdat[4]' is connected to pins 'iram_rdat[4]', 'xram_rdat[4]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_srambist'. (LINT-33)
   Net 'sram_rdat[3]' is connected to pins 'iram_rdat[3]', 'xram_rdat[3]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_srambist'. (LINT-33)
   Net 'sram_rdat[2]' is connected to pins 'iram_rdat[2]', 'xram_rdat[2]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_srambist'. (LINT-33)
   Net 'sram_rdat[1]' is connected to pins 'iram_rdat[1]', 'xram_rdat[1]''.
Warning: In design 'core_a0', the same net is connected to more than one pin on submodule 'u0_srambist'. (LINT-33)
   Net 'sram_rdat[0]' is connected to pins 'iram_rdat[0]', 'xram_rdat[0]''.
Warning: In design 'mcu51_a0', the same net is connected to more than one pin on submodule 'u_sfrmux'. (LINT-33)
   Net '*Logic0*' is connected to pins 't2con[7]', 't2con[4]'', 't2con[3]', 't2con[2]', 't2con[1]', 't2con[0]'.
Warning: In design 'regbank_a0', the same net is connected to more than one pin on submodule 'u0_regAE'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rst0', 'set2[6]''.
Warning: In design 'i2cslv_a0', the same net is connected to more than one pin on submodule 'db_sda'. (LINT-33)
   Net '*Logic0*' is connected to pins 'r_opt[1]', 'r_opt[0]''.
Warning: In design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6', output port 'dbgpo[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'srambist_a0', output port 'bist_xram' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'syncneg_a0', output port 't0ff' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'syncneg_a0', output port 't1ff' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'isr_a0', output port 'ien0[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'extint_a0', output port 'iex10' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'extint_a0', output port 'iex11' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'extint_a0', output port 'iex12' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'i2c_a0', output port 'i2csta_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'i2c_a0', output port 'i2csta_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'i2c_a0', output port 'i2csta_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'updprl_a0', output port 'prl_txauto[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'updprl_a0', output port 'prl_txauto[5]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'updprl_a0', output port 'prl_txauto[3]' is connected directly to 'logic 1'. (LINT-52)
Information: Design 'anatop_1127a0' does not contain any cells or nets. (LINT-55)
Warning: Net 'xdat_o[0]' has a single tri-state driver.  (LINT-63)
Warning: Net 'xdat_o[1]' has a single tri-state driver.  (LINT-63)
Warning: Net 'xdat_o[2]' has a single tri-state driver.  (LINT-63)
Warning: Net 'xdat_o[3]' has a single tri-state driver.  (LINT-63)
Warning: Net 'xdat_o[4]' has a single tri-state driver.  (LINT-63)
Warning: Net 'xdat_o[5]' has a single tri-state driver.  (LINT-63)
Warning: Net 'xdat_o[6]' has a single tri-state driver.  (LINT-63)
Warning: Net 'xdat_o[7]' has a single tri-state driver.  (LINT-63)
1
list_licenses

Licenses in use:
	Design-Compiler
	HDL-Compiler
1
check_license {
        Design-Compiler         DC-Ultra-Opt         Power-Optimization         Test-Compiler         Test-Compression-Synthesis }
1
#       DC-Ultra-Features 
set period 40
40
create_clock -name CLK [ get_pins U0_ANALOG_TOP/OSC_O ] -period $period
1
create_generated_clock [ get_pins U0_CORE/U0_CLK_MUX/Y] -source [ get_pins U0_ANALOG_TOP/OSC_O ]                 -name MCLK -divide_by 1 ;# for CT_gen can pass through the mux
1
#48MHz  
#  set period1 20.8 
#  create_clock -name CLK1 [ get_pins U0_CORE/DI_GPIO[4] ] -period $period1
#  create_generated_clock [ get_pins U0_CORE/U1_CLK_MUX/Z] -source [ get_pins U0_CORE/DI_GPIO[4] ] #               -name SCLK -divide_by 1 ;
#  set_input_delay  7 -clock SCLK [ all_inputs ]
#  set_output_delay 5 -clock SCLK [ all_outputs ]
set_input_delay 10 -clock MCLK [ all_inputs ]
1
set_output_delay 7 -clock MCLK [ all_outputs ]
1
#  set_max_transition 1.98 $top
set_clock_uncertainty -setup 0.5 [all_clocks]
1
set_clock_uncertainty -hold  0.5 [all_clocks]
1
set_ideal_network [ get_pins {U0_CORE/U0_CLK_MUX/Y U0_CORE/U0_MCLK_ICG/ECK} ]
1
#  set_ideal_network [ get_driving_pin [ get_pins U0_CORE/u0_regbank/srstz ]]
#  set_ideal_network [ get_pins {U0_CORE/U0_SCAN_EN/Z} ]
#  set_dont_touch_network [ get_pins {U0_CORE/U0_SCAN_EN/Z} ]
#  set_ideal_network [ get_pins {U0_CORE/U0_TCK_BUF/Z} ]
#  set_dont_touch_network [ get_pins {U0_CORE/U0_TCK_BUF/Z} ]
set dont_touch_cs [ remove_from_collection [ get_cells -hier { U0_* } ] [ get_cells U0_CORE ]]
{U0_CORE/u0_regbank/U0_MASK_0 U0_CORE/u0_regbank/U0_MASK_1 U0_CORE/u0_regbank/U0_MASK_2 U0_CORE/u0_regbank/U0_MASK_3 U0_CORE/u0_regbank/U0_MASK_4 U0_CORE/u0_divclk/U0_D1P5M_ICG U0_CORE/u0_divclk/U0_D500K_ICG U0_CORE/u0_divclk/U0_D100K_ICG U0_CORE/u0_divclk/U0_D50K_ICG U0_CORE/u0_divclk/U0_D0P5K_ICG U0_CORE/U0_ASWCLK_BUF[0] U0_CORE/U0_ASWCLK_BUF[1] U0_CORE/U0_ASWCLK_BUF[2] U0_CORE/U0_ASWCLK_BUF[3] U0_CORE/U0_ASWCLK_BUF[4] U0_CORE/U0_ASWCLK_BUF[5] U0_CORE/U0_ASWCLK_BUF[6] U0_CORE/U0_ASWCLK_BUF[7] U0_CORE/U0_ASWCLK_BUF[8] U0_CORE/U0_ASWCLK_BUF[9] U0_CORE/U0_DETCLK_BUF[0] U0_CORE/U0_DETCLK_BUF[1] U0_CORE/U0_DETCLK_BUF[2] U0_CORE/U0_DETCLK_BUF[3] U0_CORE/U0_DETCLK_BUF[4] U0_CORE/U0_DETCLK_BUF[5] U0_CORE/U0_DETCLK_BUF[6] U0_CORE/U0_DETCLK_BUF[7] U0_CORE/U0_DETCLK_BUF[8] U0_CORE/U0_DETCLK_BUF[9] U0_CORE/U0_SCAN_EN U0_CORE/U0_CLK_MUX U0_CORE/U0_DCLKMUX U0_CORE/U0_ACLKMUX U0_CORE/U0_MCK_BUF U0_CORE/U0_TCK_BUF U0_CORE/U0_MCLK_ICG U0_CORE/U0_SRAM_ICG U0_CORE/U0_REVIDZ[0] U0_CORE/U0_REVIDZ[1] U0_CORE/U0_REVIDZ[2] U0_CORE/U0_REVIDZ[3] U0_CORE/U0_REVIDZ[4] U0_CORE/U0_REVIDZ[5] U0_CORE/U0_REVIDZ[6] U0_ANALOG_TOP U0_SRAM U0_CODE[0] U0_CODE[1]}
set_dont_touch $dont_touch_cs
1
set_false_path -from [ get_ports { TST } ]
1
#  set_false_path -from [get_clocks MCLK] -to [get_clocks SCLK]
#  set_false_path -from [get_clocks SCLK] -to [get_clocks MCLK]
#  set_false_path -from [get_clocks MCLK] -to [get_clocks CLK1]
#  set_false_path -from [get_clocks CLK1] -to [get_clocks MCLK]
set_disable_timing [ get_lib_cells -of PAD_* ] -to DI -from IE
1
set_disable_timing [ get_cells U0_CORE/U0_MCK_BUF ] -to Y -from A
1
set_disable_timing [ get_cells U0_CORE/U0_TCK_BUF ] -to Y -from A
1
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
1
#  set_wire_load_model [all_design] -name vis18_wl40 -library $std_cell
set_wire_load_mode top
1
set_operating_conditions PVT_1P62V_125C -library $std_cell
Using operating conditions 'PVT_1P62V_125C' found in library 'worst'.
1
set_max_fanout 10 $top
1
set dont_use_cs [ get_lib_cells [ list 			$std_cell/DLY* 			$std_cell/CK* 			$std_cell/SDFF* 			]]
{worst/SDFFNQX1 worst/SDFFNQX2 worst/SDFFNQX4 worst/SDFFNQXL worst/SDFFNQXX1 worst/SDFFNQXX2 worst/SDFFNQXX4 worst/SDFFNQXXL worst/SDFFNRQX1 worst/SDFFNRQX2 worst/SDFFNRQX4 worst/SDFFNRQXL worst/SDFFNRQXX1 worst/SDFFNRQXX2 worst/SDFFNRQXX4 worst/SDFFNRQXXL worst/SDFFNSQX1 worst/SDFFNSQX2 worst/SDFFNSQX4 worst/SDFFNSQXL worst/SDFFNSQXX1 worst/SDFFNSQXX2 worst/SDFFNSQXX4 worst/SDFFNSQXXL worst/SDFFNSRQX1 worst/SDFFNSRQX2 worst/SDFFNSRQX4 worst/SDFFNSRQXL worst/SDFFNSRQXX1 worst/SDFFNSRQXX2 worst/SDFFNSRQXX4 worst/SDFFNSRQXXL worst/SDFFQX1 worst/SDFFQX2 worst/SDFFQX4 worst/SDFFQXL worst/SDFFQXX1 worst/SDFFQXX2 worst/SDFFQXX4 worst/SDFFQXXL worst/SDFFRQX1 worst/SDFFRQX2 worst/SDFFRQX4 worst/SDFFRQXL worst/SDFFRQXX1 worst/SDFFRQXX2 worst/SDFFRQXX4 worst/SDFFRQXXL worst/SDFFSQX1 worst/SDFFSQX2 worst/SDFFSQX4 worst/SDFFSQXL worst/SDFFSQXX1 worst/SDFFSQXX2 worst/SDFFSQXX4 worst/SDFFSQXXL worst/SDFFSRQX1 worst/SDFFSRQX2 worst/SDFFSRQX4 worst/SDFFSRQXL worst/SDFFSRQXX1 worst/SDFFSRQXX2 worst/SDFFSRQXX4 worst/SDFFSRQXXL worst/CKAND2X1 worst/CKAND2X2 worst/CKAND2X4 worst/CKAND2XL worst/CKAND3X1 worst/CKAND3X2 worst/CKAND3X4 worst/CKAND3XL worst/CKBUFX1 worst/CKBUFX12 worst/CKBUFX16 worst/CKBUFX2 worst/CKBUFX20 worst/CKBUFX24 worst/CKBUFX3 worst/CKBUFX30 worst/CKBUFX36 worst/CKBUFX4 worst/CKBUFX6 worst/CKBUFX8 worst/CKBUFXL worst/CKINVX1 worst/CKINVX12 worst/CKINVX16 worst/CKINVX2 worst/CKINVX20 worst/CKINVX24 worst/CKINVX3 worst/CKINVX30 worst/CKINVX36 worst/CKINVX4 worst/CKINVX6 worst/CKINVX8 worst/CKINVXL worst/CKMUX2X1 worst/CKMUX2X2 ...}
set_dont_use $dont_use_cs
1
set_clock_gating_style -pos integrated -neg integrated 			-control_point before -control_signal scan_enable

Current clock gating style....
Sequential cell: latch
Minimum register bank size: 3
Minimum bank size for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: -
Hold time for clock gate: -
Clock gating circuitry (positive edge): integrated
Clock gating circuitry (negative edge): integrated
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: before
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
compile -map_effort high -area_effort high -scan -gate_clock
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | H-2013.03-DWBB_201303.1 |     *     |
| Licensed DW Building Blocks        | H-2013.03-DWBB_201303.1 |     *     |
============================================================================


Information: There are 566 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: The trip points for the library named STX018SIO1P4M_WORST differ from those in the library named MSL18B_1536X8_RW10TM4_16_20210603_worst_syn. (TIM-164)
Warning: IO pad 'IODMURUDA_A0' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'IOBMURUDA_A0' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'IOBMURUDA_A1' is unusable: unknown logic function.  (OPT-1022)
Warning: Operating condition PVT_1P62V_125C set on design chiptop_1127a0 has different process,
voltage and temperatures parameters than the parameters at which target library 
STX018SIO1P4M_WORST is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SNPS_CLOCK_GATE_HIGH_core_a0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_glpwm_a0_1'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_1'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_1'
  Processing 'glpwm_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_glpwm_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_0'
  Processing 'glpwm_a0_0'
  Processing 'divclk_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_srambist_a0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_6'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_1'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH5_1'
  Processing 'glreg_WIDTH1_0'
  Processing 'srambist_a0'
Information: Added key list 'DesignWare' to design 'srambist_a0'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_regx_a0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'dbnc_a0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_a0_1'
  Mapping integrated clock gating circuitry
  Processing 'dbnc_a0_1'
  Processing 'dbnc_WIDTH2_TIMEOUT2_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_7'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_8'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_9'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH7_0'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH7_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_10'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_11'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_12'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_13'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_14'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_0'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH6_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_1'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH6_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_15'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_6_00000002'
  Mapping integrated clock gating circuitry
  Processing 'glreg_6_00000002'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_16'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_16'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_17'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_17'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_18'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_18'
  Processing 'regx_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_cvctl_a0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_19'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_19'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_20'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_20'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_21'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_21'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_22'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_22'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_23'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_23'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_24'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_24'
  Processing 'cvctl_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_fcpcrc_a0'
  Mapping integrated clock gating circuitry
  Processing 'fcpcrc_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_fcpegn_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_2'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_3'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_4'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_0'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH8_0'
  Processing 'glsta_a0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000000'
  Mapping integrated clock gating circuitry
  Processing 'glreg_8_00000000'
  Processing 'fcpegn_a0'
Information: Added key list 'DesignWare' to design 'fcpegn_a0'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_0'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH5_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_5'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_filter150us_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'filter150us_a0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_filter150us_a0_1'
  Mapping integrated clock gating circuitry
  Processing 'filter150us_a0_1'
  Processing 'ff_sync_0'
  Processing 'dpdmacc_a0'
Information: Added key list 'DesignWare' to design 'dpdmacc_a0'. (DDB-72)
  Processing 'fcp_a0'
  Processing 'glreg_WIDTH2_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_25'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_25'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_26'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_26'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_27'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_27'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_28'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_28'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_1'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH8_1'
  Processing 'glsta_a0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_29'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_29'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_30'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_30'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_31'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_31'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_32'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_32'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_33'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_33'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_34'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_34'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_35'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_35'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_36'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_36'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_37'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_37'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_38'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_38'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_39'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_39'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_40'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_40'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_41'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_41'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_42'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_42'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_43'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_43'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_44'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_44'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_45'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_45'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_46'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_46'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_2'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH6_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_47'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_47'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_48'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_48'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH7_1'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH7_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_shmux_00000005_00000012_00000012_0'
  Mapping integrated clock gating circuitry
  Processing 'shmux_00000005_00000012_00000012'
  Processing 'SNPS_CLOCK_GATE_HIGH_dac2sar_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_0'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH10_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_1'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH10_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_2'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH10_2'
  Processing 'dac2sar_a0'
Information: Added key list 'DesignWare' to design 'dac2sar_a0'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_00000012'
  Mapping integrated clock gating circuitry
  Processing 'glreg_00000012'
  Processing 'dacmux_a0'
Information: Added key list 'DesignWare' to design 'dacmux_a0'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3'
  Mapping integrated clock gating circuitry
  Processing 'dbnc_WIDTH3'
  Processing 'SNPS_CLOCK_GATE_HIGH_updprl_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_PrlTimer_1112a0'
  Mapping integrated clock gating circuitry
  Processing 'PrlTimer_1112a0'
  Processing 'updprl_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_0'
  Mapping integrated clock gating circuitry
  Processing 'phyff_DEPTH_NUM34_DEPTH_NBT6'
  Processing 'SNPS_CLOCK_GATE_HIGH_phycrc_a0'
  Mapping integrated clock gating circuitry
  Processing 'phycrc_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_phytx_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'phytx_a0'
Information: Added key list 'DesignWare' to design 'phytx_a0'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_phyidd_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'phyidd_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_phyrx_adp_0'
  Mapping integrated clock gating circuitry
  Processing 'phyrx_adp'
Information: Added key list 'DesignWare' to design 'phyrx_adp'. (DDB-72)
  Processing 'phyrx_db'
Information: Added key list 'DesignWare' to design 'phyrx_db'. (DDB-72)
  Processing 'phyrx_a0'
Information: Added key list 'DesignWare' to design 'phyrx_a0'. (DDB-72)
  Processing 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2cslv_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'i2cdbnc_a0_0'
  Processing 'i2cslv_a0'
Information: Added key list 'DesignWare' to design 'i2cslv_a0'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_regbank_a0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_49'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_49'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_50'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_50'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_51'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_51'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_52'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_52'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_53'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_53'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_0000001f'
  Mapping integrated clock gating circuitry
  Processing 'glreg_8_0000001f'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000004'
  Mapping integrated clock gating circuitry
  Processing 'glreg_8_00000004'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_4_00000004'
  Mapping integrated clock gating circuitry
  Processing 'glreg_4_00000004'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_54'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_54'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_55'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_55'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_2'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH8_2'
  Processing 'glsta_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_0'
  Mapping integrated clock gating circuitry
  Processing 'dbnc_WIDTH3_TIMEOUT5_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_1'
  Mapping integrated clock gating circuitry
  Processing 'dbnc_WIDTH3_TIMEOUT5_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_2'
  Mapping integrated clock gating circuitry
  Processing 'dbnc_WIDTH3_TIMEOUT5_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_3'
  Mapping integrated clock gating circuitry
  Processing 'dbnc_WIDTH3_TIMEOUT5_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_4'
  Mapping integrated clock gating circuitry
  Processing 'dbnc_WIDTH3_TIMEOUT5_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_a0_2'
  Mapping integrated clock gating circuitry
  Processing 'dbnc_a0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_0'
  Mapping integrated clock gating circuitry
  Processing 'dbnc_WIDTH4_TIMEOUT14_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_1'
  Mapping integrated clock gating circuitry
  Processing 'dbnc_WIDTH4_TIMEOUT14_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_2'
  Mapping integrated clock gating circuitry
  Processing 'dbnc_WIDTH4_TIMEOUT14_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000028'
  Mapping integrated clock gating circuitry
  Processing 'glreg_8_00000028'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_56'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_56'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_57'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_57'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_58'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_58'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_59'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_59'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_60'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_60'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_61'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_61'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_62'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_62'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_63'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_63'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH4'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH4'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_64'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_64'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_3'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH8_3'
  Processing 'glsta_a0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_65'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_65'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_66'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_66'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000032'
  Mapping integrated clock gating circuitry
  Processing 'glreg_8_00000032'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000098'
  Mapping integrated clock gating circuitry
  Processing 'glreg_8_00000098'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_000000f0'
  Mapping integrated clock gating circuitry
  Processing 'glreg_8_000000f0'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH3'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH3'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000011'
  Mapping integrated clock gating circuitry
  Processing 'glreg_8_00000011'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_8_00000001'
  Mapping integrated clock gating circuitry
  Processing 'glreg_8_00000001'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_67'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_67'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_4'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH8_4'
  Processing 'glsta_a0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_68'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_68'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_7_70'
  Mapping integrated clock gating circuitry
  Processing 'glreg_7_70'
  Processing 'glreg_1_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_6_00000018'
  Mapping integrated clock gating circuitry
  Processing 'glreg_6_00000018'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_69'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_69'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_70'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_70'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_71'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_71'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_72'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_72'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_73'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_73'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_2'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH5_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_74'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_74'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_75'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_75'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_76'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_76'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_77'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_77'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_5'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH8_5'
  Processing 'glsta_a0_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_6'
  Mapping integrated clock gating circuitry
  Processing 'glreg_WIDTH8_6'
  Processing 'glsta_a0_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_78'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_78'
  Processing 'SNPS_CLOCK_GATE_HIGH_glreg_a0_79'
  Mapping integrated clock gating circuitry
  Processing 'glreg_a0_79'
  Processing 'regbank_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_ictlr_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'ictlr_a0'
Information: Added key list 'DesignWare' to design 'ictlr_a0'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_softrstctrl_a0'
  Mapping integrated clock gating circuitry
  Processing 'softrstctrl_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_i2c_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'i2c_a0'
Information: Added key list 'DesignWare' to design 'i2c_a0'. (DDB-72)
  Processing 'extint_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_isr_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'isr_a0'
Information: The register 'ien4_reg_reg[5]' will be removed. (OPT-1207)
Information: The register 'ien3_reg_reg[5]' will be removed. (OPT-1207)
Information: The register 'ien4_reg_reg[4]' will be removed. (OPT-1207)
Information: The register 'ien3_reg_reg[4]' will be removed. (OPT-1207)
Information: The register 'ien4_reg_reg[3]' will be removed. (OPT-1207)
Information: The register 'ien3_reg_reg[3]' will be removed. (OPT-1207)
Information: The register 'ien4_reg_reg[2]' will be removed. (OPT-1207)
Information: The register 'ien3_reg_reg[2]' will be removed. (OPT-1207)
Information: The register 'ien4_reg_reg[1]' will be removed. (OPT-1207)
Information: The register 'ien3_reg_reg[1]' will be removed. (OPT-1207)
Information: The register 'ien4_reg_reg[0]' will be removed. (OPT-1207)
Information: The register 'ien3_reg_reg[0]' will be removed. (OPT-1207)
  Processing 'SNPS_CLOCK_GATE_HIGH_watchdog_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'watchdog_a0'
Information: Added key list 'DesignWare' to design 'watchdog_a0'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_timer1_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'timer1_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_timer0_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'timer0_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_serial0_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'serial0_a0'
Information: Added key list 'DesignWare' to design 'serial0_a0'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_ports_a0'
  Mapping integrated clock gating circuitry
  Processing 'ports_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_mdu_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'mdu_a0'
  Processing 'wakeupctrl_a0'
  Processing 'pmurstctrl_a0'
  Processing 'sfrmux_a0'
  Processing 'syncneg_a0'
  Processing 'SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_0'
  Mapping integrated clock gating circuitry
  Processing 'mcu51_cpu_a0'
Information: Added key list 'DesignWare' to design 'mcu51_cpu_a0'. (DDB-72)
  Processing 'mcu51_a0'
  Processing 'mpb_a0'
Information: Added key list 'DesignWare' to design 'mpb_a0'. (DDB-72)
  Processing 'core_a0'
  Processing 'chiptop_1127a0'

  Updating timing information
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'chiptop_1127a0'. (PWR-757)
Warning: Not identifying 'U0_CORE/U0_MCLK_ICG' as a clock gating cell: Inconsistent register activation edges (PWR-859)
Information: Automatically identified 340 gating element(s) (PWR-877)
Information: Identified elements are: {U0_CORE/u0_pwm[1]/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm[1]/clk_gate_pwmcnt_reg, U0_CORE/u0_pwm[0]/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm[0]/clk_gate_pwmcnt_reg, U0_CORE/u0_srambist/u0_bistdat/clk_gate_mem_reg, U0_CORE/u0_srambist/u0_bistctl/clk_gate_mem_reg, U0_CORE/u0_srambist/clk_gate_adr_reg, U0_CORE/u0_regx/u0_rdet_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_sbov_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_reg1E/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1D/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1C/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1B/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1A/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_tmp18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg17/clk_gate_mem_reg, U0_CORE/u0_regx/u1_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg13/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg07/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg04/clk_gate_mem_reg, U0_CORE/u0_regx/clk_gate_d_lt_gpi_reg, U0_CORE/u0_cvctl/u0_sdischg/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs23/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs01/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_idac_shift/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_v_comp/clk_gate_mem_reg, U0_CORE/u0_cvctl/clk_gate_sdischg_cnt_reg, U0_CORE/u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg, U0_CORE/u0_dacmux/u1_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u1_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_isofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_adofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[17].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[16].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[15].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[14].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[13].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[12].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[11].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[10].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[9].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[8].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[7].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[6].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[5].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[4].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[3].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[2].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[1].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[0].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_daclsb/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dactl/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_cs_mux_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_r_dacis_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg, U0_CORE/u0_dacmux/u0_compi/clk_gate_mem_reg, U0_CORE/u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg, U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_CpMsgId_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_cs_prcl_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_adr_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_txbuf_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_pshptr_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[33], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[32], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[31], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[30], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[29], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[28], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[27], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[26], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[25], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[24], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[23], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[22], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[21], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[20], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[19], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[18], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[17], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[16], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[15], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[14], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[13], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[12], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[11], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[10], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[9], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[8], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[7], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[6], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[5], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[4], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[3], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[2], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[1], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[0], U0_CORE/u0_updphy/u0_phycrc/clk_gate_crc32_r_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bytcnt_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bitcnt_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_ttranwin_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans0_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans1_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_bcnt_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cccnt_reg, U0_CORE/u0_updphy/clk_gate_cclow_cnt_reg, U0_CORE/u0_i2cslv/clk_gate_lt_ofs_reg, U0_CORE/u0_i2cslv/clk_gate_lt_buf_reg, U0_CORE/u0_i2cslv/clk_gate_rwbuf_reg, U0_CORE/u0_i2cslv/clk_gate_adcnt_reg, U0_CORE/u0_i2cslv/clk_gate_cs_bit_reg, U0_CORE/u0_regbank/u0_regF6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regF5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE8/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u1_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAF/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAE/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_scp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_regAC/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAB/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA2/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg94/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg8F/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDF/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDE/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD9/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD5/clk_gate_mem_reg, U0_CORE/u0_regbank/u4_regD4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg31/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg28/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg27/clk_gate_mem_reg, U0_CORE/u0_regbank/u2_reg26/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg25/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg21/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg20/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg14/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg11/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg06/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg04/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg03/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg01/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg00/clk_gate_mem_reg, U0_CORE/u0_regbank/clk_gate_rstcnt_reg, U0_CORE/u0_ictlr/clk_gate_cs_ft_reg, U0_CORE/u0_ictlr/clk_gate_c_adr_reg, U0_CORE/u0_ictlr/clk_gate_c_ptr_reg, U0_CORE/u0_ictlr/clk_gate_c_buf_reg[0], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[1], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[2], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[3], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[4], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[5], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[6], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[7], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[8], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[9], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[10], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[11], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[12], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[13], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[14], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[15], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[16], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[17], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[18], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[19], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[20], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[21], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[22], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[23], U0_CORE/u0_ictlr/clk_gate_adr_p_reg, U0_CORE/u0_ictlr/clk_gate_a_bit_reg, U0_CORE/u0_ictlr/clk_gate_wspp_cnt_reg, U0_CORE/u0_mcu/u_softrstctrl/clk_gate_srst_count_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_fsmsta_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count2_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count1_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_framesync_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_indelay_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cadr_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_setup_counter_r_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cdat_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2ccon_reg, U0_CORE/u0_mcu/u_isr/clk_gate_intvect_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip0_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien2_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien0_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtl_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdth_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_pres_16_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_cycles_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_th1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_tl1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_t1_mode_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_tl0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_th0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_t0_ct_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0buf_r_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_rxd0_vec_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_tim_baud_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0relh_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0rell_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0con_s_reg, U0_CORE/u0_mcu/u_ports/clk_gate_p0_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md5_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md4_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md3_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md2_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md1_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md0_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_arcon_s_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_divtempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_multempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[31], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[30], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[29], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[28], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[27], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[26], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[25], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[24], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[23], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[22], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[21], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[20], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[19], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[18], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[17], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[16], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[15], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[14], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[13], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[12], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[11], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[10], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[9], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[8], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[7], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[6], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[5], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[4], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[3], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[2], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[1], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[0], U0_CORE/u0_mcu/u_cpu/clk_gate_waitcnt_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_temp_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[0], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[1], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[2], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[3], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[4], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[5], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[6], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[7], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[0], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[1], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[2], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[3], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[4], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[5], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[6], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[7], U0_CORE/u0_mcu/u_cpu/clk_gate_bitno_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_finishmul_reg, U0_CORE/clk_gate_d_dodat_reg}
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'core_a0_DW_leftsh_0'
Information: Added key list 'DesignWare' to design 'core_a0'. (DDB-72)
  Mapping 'core_a0_DW_leftsh_1'
  Mapping 'glpwm_a0_1_DW_cmp_0'
  Processing 'glpwm_a0_1_DW01_dec_0'
  Mapping 'glpwm_a0_0_DW_cmp_0'
  Processing 'glpwm_a0_0_DW01_dec_0'
  Processing 'divclk_a0_DW01_inc_0'
  Processing 'srambist_a0_DW01_inc_0'
  Processing 'srambist_a0_DW01_dec_0'
  Processing 'srambist_a0_DW01_dec_1'
  Mapping 'regx_a0_DW_rightsh_0'
  Mapping 'regx_a0_DW_leftsh_0'
Information: Added key list 'DesignWare' to design 'regx_a0'. (DDB-72)
  Mapping 'cvctl_a0_DW_cmp_0'
  Processing 'cvctl_a0_DW01_inc_0'
  Processing 'cvctl_a0_DW01_add_0'
  Mapping 'cvctl_a0_DW_cmp_1'
  Processing 'cvctl_a0_DW01_inc_1'
  Mapping 'cvctl_a0_DW_cmp_2'
  Mapping 'cvctl_a0_DW_cmp_3'
  Mapping 'cvctl_a0_DW_cmp_4'
  Mapping 'cvctl_a0_DW_cmp_5'
  Mapping 'cvctl_a0_DW_cmp_6'
  Mapping 'fcpegn_a0_DW_cmp_0'
  Processing 'fcpegn_a0_DW01_add_0'
  Mapping 'fcpegn_a0_DW_cmp_1'
  Processing 'fcpegn_a0_DW01_sub_0'
  Mapping 'fcpegn_a0_DW_cmp_2'
  Mapping 'fcpegn_a0_DW_cmp_3'
  Processing 'fcpegn_a0_DW01_sub_1'
  Mapping 'fcpegn_a0_DW_cmp_5'
  Mapping 'fcpegn_a0_DW_cmp_6'
  Processing 'fcpegn_a0_DW01_add_1'
  Processing 'fcpegn_a0_DW01_dec_0'
  Mapping 'fcpegn_a0_DW_cmp_7'
  Processing 'fcpegn_a0_DW01_add_2'
  Processing 'fcpegn_a0_DW01_inc_0'
  Mapping 'fcpegn_a0_DW_cmp_8'
  Mapping 'fcpegn_a0_DW_cmp_9'
  Mapping 'fcpegn_a0_DW_cmp_10'
  Processing 'fcpegn_a0_DW01_add_3'
  Processing 'fcpegn_a0_DW01_inc_1'
  Processing 'fcpegn_a0_DW01_cmp6_0'
  Processing 'fcpegn_a0_DW01_cmp6_1'
  Processing 'fcpegn_a0_DW01_add_4'
  Processing 'fcpegn_a0_DW01_cmp6_2'
  Processing 'fcpegn_a0_DW01_add_5'
  Processing 'fcpegn_a0_DW01_cmp6_3'
  Mapping 'fcpegn_a0_DW_cmp_11'
  Processing 'fcpegn_a0_DW01_add_6'
  Processing 'fcpegn_a0_DW01_cmp2_0'
  Mapping 'fcpegn_a0_DW_cmp_12'
  Mapping 'fcpegn_a0_DW_cmp_13'
  Processing 'filter150us_a0_0_DW01_inc_0'
  Mapping 'filter150us_a0_0_DW_cmp_0'
  Mapping 'filter150us_a0_0_DW_cmp_1'
  Mapping 'filter150us_a0_0_DW_cmp_2'
  Processing 'filter150us_a0_1_DW01_inc_0'
  Mapping 'filter150us_a0_1_DW_cmp_0'
  Mapping 'filter150us_a0_1_DW_cmp_1'
  Mapping 'filter150us_a0_1_DW_cmp_2'
  Processing 'dacmux_a0_DW01_add_0'
  Processing 'dacmux_a0_DW01_add_1'
  Processing 'dacmux_a0_DW01_add_2'
  Processing 'dacmux_a0_DW01_add_3'
  Processing 'dacmux_a0_DW01_add_4'
  Processing 'dacmux_a0_DW01_add_5'
  Processing 'dacmux_a0_DW01_add_6'
  Processing 'dacmux_a0_DW01_add_7'
  Processing 'dacmux_a0_DW01_add_8'
  Processing 'dacmux_a0_DW01_add_9'
  Processing 'dacmux_a0_DW01_add_10'
  Processing 'dacmux_a0_DW01_add_11'
  Processing 'dacmux_a0_DW01_add_12'
  Processing 'dacmux_a0_DW01_add_13'
  Processing 'dacmux_a0_DW01_add_14'
  Processing 'dacmux_a0_DW01_add_15'
  Processing 'dacmux_a0_DW01_add_16'
  Processing 'dacmux_a0_DW01_add_17'
  Mapping 'dacmux_a0_DW_leftsh_0'
  Mapping 'dacmux_a0_DW_leftsh_1'
  Mapping 'shmux_00000005_00000012_00000012_DW_leftsh_0'
Information: Added key list 'DesignWare' to design 'shmux_00000005_00000012_00000012'. (DDB-72)
  Processing 'shmux_00000005_00000012_00000012_DW01_cmp6_0'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_0'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_0'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_0'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_1'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_1'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_1'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_2'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_2'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_2'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_3'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_3'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_3'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_4'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_4'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_4'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_5'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_5'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_5'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_6'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_6'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_6'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_7'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_7'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_7'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_8'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_8'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_8'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_9'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_9'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_9'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_10'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_10'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_10'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_11'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_11'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_11'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_12'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_12'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_12'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_13'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_13'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_13'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_14'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_14'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_14'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_15'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_15'
  Processing 'shmux_00000005_00000012_00000012_DW01_add_15'
  Processing 'shmux_00000005_00000012_00000012_DW01_sub_16'
  Mapping 'shmux_00000005_00000012_00000012_DW_cmp_16'
  Processing 'shmux_00000005_00000012_00000012_DW01_inc_0'
  Processing 'dac2sar_a0_DW01_add_0'
  Processing 'dac2sar_a0_DW01_add_1'
  Processing 'dac2sar_a0_DW01_add_2'
  Processing 'dac2sar_a0_DW01_inc_0'
  Processing 'dac2sar_a0_DW01_dec_0'
  Processing 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6_DW01_dec_0'
  Mapping 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6_DW_rightsh_0'
Information: Added key list 'DesignWare' to design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6'. (DDB-72)
  Processing 'updprl_a0_DW01_dec_0'
  Processing 'updprl_a0_DW01_inc_0'
  Mapping 'updprl_a0_DW_cmp_0'
  Processing 'PrlTimer_1112a0_DW01_inc_0'
  Mapping 'PrlTimer_1112a0_DW_cmp_0'
  Mapping 'PrlTimer_1112a0_DW_cmp_1'
  Processing 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW01_add_0'
  Processing 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW01_sub_0'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_0'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_2'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_3'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_4'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_5'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_6'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_7'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_8'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_9'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_10'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_11'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_12'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_13'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_14'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_15'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_16'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_17'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_18'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_19'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_20'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_21'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_22'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_23'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_24'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_25'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_26'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_27'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_28'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_29'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_30'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_31'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_32'
  Mapping 'phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_33'
  Processing 'phytx_a0_DW01_inc_0'
  Mapping 'phytx_a0_DW_cmp_0'
  Processing 'phytx_a0_DW01_cmp6_0'
  Processing 'phyidd_a0_DW01_sub_0'
  Processing 'phyidd_a0_DW01_sub_1'
  Processing 'phyidd_a0_DW01_inc_0'
  Processing 'phyrx_a0_DW01_inc_0'
  Mapping 'phyrx_a0_DW_cmp_0'
  Mapping 'phyrx_a0_DW_cmp_1'
  Mapping 'phyrx_a0_DW_cmp_2'
  Processing 'phyrx_adp_DW01_dec_0'
  Processing 'phyrx_adp_DW01_inc_0'
  Processing 'phyrx_adp_DW01_dec_1'
  Mapping 'phyrx_adp_DW_cmp_0'
  Mapping 'phyrx_adp_DW_cmp_1'
  Mapping 'phyrx_adp_DW_cmp_2'
  Processing 'phyrx_adp_DW_div_tc_0'
  Mapping 'phyrx_adp_DW_inc_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Processing 'phyrx_adp_DW01_absval_0'
  Processing 'phyrx_adp_DW01_inc_1'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Processing 'i2cslv_a0_DW01_add_0'
  Processing 'regbank_a0_DW01_add_0'
  Processing 'regbank_a0_DW01_inc_0'
  Processing 'regbank_a0_DW01_inc_1'
  Mapping 'regbank_a0_DW_rightsh_0'
  Mapping 'regbank_a0_DW_leftsh_0'
Information: Added key list 'DesignWare' to design 'regbank_a0'. (DDB-72)
  Processing 'ictlr_a0_DW01_sub_0'
  Mapping 'ictlr_a0_DW_cmp_0'
  Mapping 'ictlr_a0_DW_cmp_1'
  Mapping 'ictlr_a0_DW_cmp_2'
  Mapping 'ictlr_a0_DW_cmp_3'
  Mapping 'ictlr_a0_DW_cmp_4'
  Processing 'ictlr_a0_DW01_inc_0'
  Processing 'ictlr_a0_DW01_inc_1'
  Processing 'ictlr_a0_DW01_dec_0'
  Mapping 'ictlr_a0_DW_cmp_5'
  Mapping 'ictlr_a0_DW_cmp_6'
  Processing 'ictlr_a0_DW01_add_0'
  Processing 'ictlr_a0_DW01_inc_2'
  Processing 'ictlr_a0_DW01_cmp6_0'
  Processing 'ictlr_a0_DW01_add_1'
  Processing 'mcu51_a0_DW01_inc_0'
  Processing 'watchdog_a0_DW01_inc_0'
  Processing 'watchdog_a0_DW01_inc_1'
  Processing 'watchdog_a0_DW01_add_0'
  Processing 'timer1_a0_DW01_inc_0'
  Processing 'timer1_a0_DW01_inc_1'
  Processing 'timer0_a0_DW01_inc_0'
  Processing 'timer0_a0_DW01_inc_1'
  Processing 'serial0_a0_DW01_inc_0'
  Processing 'mdu_a0_DW01_add_0'
  Processing 'mdu_a0_DW01_add_1'
  Processing 'mdu_a0_DW01_sub_0'
  Processing 'mdu_a0_DW01_dec_0'
  Processing 'mcu51_cpu_a0_DW01_add_0'
  Processing 'mcu51_cpu_a0_DW01_sub_0'
  Processing 'mcu51_cpu_a0_DW01_sub_1'
  Processing 'mcu51_cpu_a0_DW01_add_1'
  Processing 'mcu51_cpu_a0_DW01_inc_0'
  Processing 'mcu51_cpu_a0_DW01_inc_1'
  Processing 'mcu51_cpu_a0_DW01_add_2'
  Processing 'mcu51_cpu_a0_DW01_add_3'
  Processing 'mcu51_cpu_a0_DW01_add_4'
  Processing 'mcu51_cpu_a0_DW01_add_5'
  Processing 'mcu51_cpu_a0_DW01_add_6'
  Processing 'mcu51_cpu_a0_DW01_inc_2'
  Mapping 'mpb_a0_DW_cmp_0'
  Mapping 'mpb_a0_DW_cmp_1'
  Mapping 'mpb_a0_DW_cmp_2'
  Mapping 'mpb_a0_DW_cmp_3'
  Mapping 'mpb_a0_DW_cmp_4'
  Mapping 'mpb_a0_DW_cmp_5'
  Mapping 'mpb_a0_DW_cmp_6'
  Mapping 'mpb_a0_DW_cmp_7'
  Mapping 'mpb_a0_DW_cmp_8'
  Processing 'fcpegn_a0_DW01_add_7'
  Mapping 'fcpegn_a0_DW_mult_uns_0'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'mcu51_cpu_a0_DW01_add_7'
  Processing 'mcu51_cpu_a0_DW01_add_8'
  Mapping 'mcu51_cpu_a0_DW_mult_uns_0'
  Mapping 'mcu51_cpu_a0_DW_mult_uns_1'
  Processing 'cvctl_a0_DW01_sub_0'
  Processing 'cvctl_a0_DW01_add_1'
  Processing 'cvctl_a0_DW01_add_2'
  Processing 'cvctl_a0_DW01_add_3'
  Processing 'cvctl_a0_DW01_sub_1'
  Processing 'fcpegn_a0_DW01_add_8'
  Mapping 'fcpegn_a0_DW_mult_uns_1'
  Processing 'DW01_add_width4'
  Processing 'mcu51_cpu_a0_DW01_add_9'
  Processing 'DW01_add_width4'
  Mapping 'DW_mult_uns'
Information: Added key list 'DesignWare' to design 'dp_cluster_1_6'. (DDB-72)
  Processing 'DW01_add_width4'
  Mapping 'DW_mult_uns'
Information: Added key list 'DesignWare' to design 'dp_cluster_0_5'. (DDB-72)
  Processing 'fcpegn_a0_DW01_inc_2'
  Mapping 'fcpegn_a0_DW_mult_uns_2'
Information: Skipping clock gating on design chiptop_1127a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcp_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_core_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design core_a0_MUX_OP_8_3_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design core_a0_MUX_OP_8_3_1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design core_a0_MUX_OP_8_3_1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design core_a0_MUX_OP_8_3_1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sfrmux_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pmurstctrl_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design wakeupctrl_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design glsta_a0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design glsta_a0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design glsta_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design glsta_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design glsta_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regbank_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2cslv_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design glsta_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_MUX_OP_32_5_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dpdmacc_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cvctl_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regx_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_srambist_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glpwm_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glpwm_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_MUX_OP_32_5_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_MUX_OP_8_3_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_MUX_OP_8_3_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_MUX_OP_8_3_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mdu_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ports_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_serial0_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_timer0_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_timer1_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_watchdog_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_isr_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2c_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_softrstctrl_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_6_00000018, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_7_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_8_00000001, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_8_00000011, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_8_000000f0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_8_00000098, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_8_00000032, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_8_00000028, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dbnc_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_4_00000004, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_8_00000004, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_8_0000001f, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyrx_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_a0_MUX_OP_8_3_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_a0_MUX_OP_8_3_1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyidd_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phytx_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phytx_a0_MUX_OP_8_3_1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phycrc_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_updprl_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_00000012, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dac2sar_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_shmux_00000005_00000012_00000012_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH7_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design glsta_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fcpegn_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fcpcrc_a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_6_00000002, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH7_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dbnc_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dbnc_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyrx_adp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_PrlTimer_1112a0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_filter150us_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_filter150us_a0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_8_00000000, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fcpegn_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fcpegn_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fcpegn_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fcpegn_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_shmux_00000005_00000012_00000012_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dac2sar_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_updprl_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_updprl_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_updprl_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_updprl_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phytx_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyidd_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyidd_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyrx_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyrx_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyrx_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyrx_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyrx_a0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyrx_a0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyrx_adp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyrx_adp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_phyrx_adp_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2cslv_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2cslv_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2cslv_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2cslv_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ictlr_a0_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2c_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2c_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2c_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2c_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2c_a0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2c_a0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2c_a0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2c_a0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_isr_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_isr_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_isr_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_isr_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_isr_a0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_watchdog_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_watchdog_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_watchdog_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_watchdog_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_timer1_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_timer1_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_timer0_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_timer0_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_serial0_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_serial0_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_serial0_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_serial0_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_serial0_a0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_serial0_a0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_serial0_a0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_serial0_a0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_serial0_a0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_serial0_a0_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mdu_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mdu_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mdu_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mdu_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mdu_a0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mdu_a0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design glpwm_a0_1_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design glpwm_a0_1_DW01_dec_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design glpwm_a0_0_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design glpwm_a0_0_DW01_dec_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design divclk_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design srambist_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design srambist_a0_DW01_dec_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design regx_a0_DW_rightsh_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW_cmp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW_cmp_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW_cmp_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW_cmp_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW_cmp_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW_cmp_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_sub_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_dec_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_add_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_cmp6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_cmp6_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_add_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_cmp6_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_add_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_cmp6_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_add_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_cmp2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_cmp_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design filter150us_a0_0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design filter150us_a0_0_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design filter150us_a0_0_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design filter150us_a0_0_DW_cmp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design filter150us_a0_1_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design filter150us_a0_1_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design filter150us_a0_1_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design filter150us_a0_1_DW_cmp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dacmux_a0_DW01_add_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_cmp6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_add_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_sub_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW_cmp_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shmux_00000005_00000012_00000012_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dac2sar_a0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dac2sar_a0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dac2sar_a0_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dac2sar_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dac2sar_a0_DW01_dec_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6_DW01_dec_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design updprl_a0_DW01_dec_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design updprl_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design updprl_a0_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PrlTimer_1112a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PrlTimer_1112a0_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PrlTimer_1112a0_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyff_DEPTH_NUM34_DEPTH_NBT6_DW_cmp_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phytx_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phytx_a0_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phytx_a0_DW01_cmp6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyidd_a0_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyidd_a0_DW01_sub_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyidd_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_a0_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_a0_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_a0_DW_cmp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_adp_DW01_dec_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_adp_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_adp_DW01_dec_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_adp_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_adp_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_adp_DW_cmp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_adp_DW_div_tc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_adp_DW_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_adp_DW01_absval_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design phyrx_adp_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design i2cslv_a0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design regbank_a0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design regbank_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design regbank_a0_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design regbank_a0_DW_rightsh_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW_cmp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW_cmp_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW_cmp_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW01_dec_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW_cmp_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW_cmp_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW01_inc_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW01_cmp6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ictlr_a0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design watchdog_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design watchdog_a0_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design watchdog_a0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design timer1_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design timer1_a0_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design timer0_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design timer0_a0_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design serial0_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mdu_a0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mdu_a0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mdu_a0_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mdu_a0_DW01_dec_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_sub_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_add_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_add_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_add_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_add_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_inc_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mpb_a0_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mpb_a0_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mpb_a0_DW_cmp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mpb_a0_DW_cmp_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mpb_a0_DW_cmp_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mpb_a0_DW_cmp_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mpb_a0_DW_cmp_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mpb_a0_DW_cmp_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mpb_a0_DW_cmp_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_add_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_mult_uns_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_add_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_add_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW_mult_uns_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW_mult_uns_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW01_add_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cvctl_a0_DW01_sub_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_add_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_mult_uns_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mcu51_cpu_a0_DW01_add_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW01_inc_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fcpegn_a0_DW_mult_uns_2, since there are no registers. (PWR-806)
Information: Performing clock-gating on design core_a0. (PWR-730)
Information: Performing clock-gating on design mpb_a0. (PWR-730)
Information: Performing clock-gating on design mcu51_a0. (PWR-730)
Information: Performing clock-gating on design ictlr_a0. (PWR-730)
Information: Performing clock-gating on design regbank_a0. (PWR-730)
Information: Performing clock-gating on design i2cslv_a0. (PWR-730)
Information: Performing clock-gating on design updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6. (PWR-730)
Information: Performing clock-gating on design dacmux_a0. (PWR-730)
Information: Performing clock-gating on design cvctl_a0. (PWR-730)
Information: Performing clock-gating on design regx_a0. (PWR-730)
Information: Performing clock-gating on design srambist_a0. (PWR-730)
Information: Performing clock-gating on design divclk_a0. (PWR-730)
Information: Performing clock-gating on design glpwm_a0_0. (PWR-730)
Information: Performing clock-gating on design glpwm_a0_1. (PWR-730)
Information: Performing clock-gating on design mcu51_cpu_a0. (PWR-730)
Information: Performing clock-gating on design syncneg_a0. (PWR-730)
Information: Performing clock-gating on design mdu_a0. (PWR-730)
Information: Performing clock-gating on design ports_a0. (PWR-730)
Information: Performing clock-gating on design serial0_a0. (PWR-730)
Information: Performing clock-gating on design timer0_a0. (PWR-730)
Information: Performing clock-gating on design timer1_a0. (PWR-730)
Information: Performing clock-gating on design watchdog_a0. (PWR-730)
Information: Performing clock-gating on design isr_a0. (PWR-730)
Information: Performing clock-gating on design extint_a0. (PWR-730)
Information: Performing clock-gating on design i2c_a0. (PWR-730)
Information: Performing clock-gating on design softrstctrl_a0. (PWR-730)
Information: Performing clock-gating on design glreg_a0_79. (PWR-730)
Information: Performing clock-gating on design glreg_a0_78. (PWR-730)
Information: Performing clock-gating on design glreg_a0_77. (PWR-730)
Information: Performing clock-gating on design glreg_a0_76. (PWR-730)
Information: Performing clock-gating on design glreg_a0_75. (PWR-730)
Information: Performing clock-gating on design glreg_a0_74. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH5_2. (PWR-730)
Information: Performing clock-gating on design glreg_a0_73. (PWR-730)
Information: Performing clock-gating on design glreg_a0_72. (PWR-730)
Information: Performing clock-gating on design glreg_a0_71. (PWR-730)
Information: Performing clock-gating on design glreg_a0_70. (PWR-730)
Information: Performing clock-gating on design glreg_a0_69. (PWR-730)
Information: Performing clock-gating on design glreg_6_00000018. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH1_6. (PWR-730)
Information: Performing clock-gating on design glreg_1_1. (PWR-730)
Information: Performing clock-gating on design glreg_7_70. (PWR-730)
Information: Performing clock-gating on design glreg_a0_68. (PWR-730)
Information: Performing clock-gating on design glreg_a0_67. (PWR-730)
Information: Performing clock-gating on design glreg_8_00000001. (PWR-730)
Information: Performing clock-gating on design glreg_8_00000011. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH3. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH2_2. (PWR-730)
Information: Performing clock-gating on design glreg_8_000000f0. (PWR-730)
Information: Performing clock-gating on design glreg_8_00000098. (PWR-730)
Information: Performing clock-gating on design glreg_8_00000032. (PWR-730)
Information: Performing clock-gating on design glreg_a0_66. (PWR-730)
Information: Performing clock-gating on design glreg_a0_65. (PWR-730)
Information: Performing clock-gating on design glreg_a0_64. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH4. (PWR-730)
Information: Performing clock-gating on design glreg_a0_63. (PWR-730)
Information: Performing clock-gating on design glreg_a0_62. (PWR-730)
Information: Performing clock-gating on design glreg_a0_61. (PWR-730)
Information: Performing clock-gating on design glreg_a0_60. (PWR-730)
Information: Performing clock-gating on design glreg_a0_59. (PWR-730)
Information: Performing clock-gating on design glreg_a0_58. (PWR-730)
Information: Performing clock-gating on design glreg_a0_57. (PWR-730)
Information: Performing clock-gating on design glreg_a0_56. (PWR-730)
Information: Performing clock-gating on design glreg_8_00000028. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH4_TIMEOUT14_2. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH4_TIMEOUT14_1. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH4_TIMEOUT14_0. (PWR-730)
Information: Performing clock-gating on design dbnc_a0_2. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH3_TIMEOUT5_4. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH3_TIMEOUT5_3. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH3_TIMEOUT5_2. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH3_TIMEOUT5_1. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH3_TIMEOUT5_0. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_13. (PWR-730)
Information: Performing clock-gating on design glreg_a0_55. (PWR-730)
Information: Performing clock-gating on design glreg_a0_54. (PWR-730)
Information: Performing clock-gating on design glreg_4_00000004. (PWR-730)
Information: Performing clock-gating on design glreg_8_00000004. (PWR-730)
Information: Performing clock-gating on design glreg_8_0000001f. (PWR-730)
Information: Performing clock-gating on design glreg_a0_53. (PWR-730)
Information: Performing clock-gating on design glreg_a0_52. (PWR-730)
Information: Performing clock-gating on design glreg_a0_51. (PWR-730)
Information: Performing clock-gating on design glreg_a0_50. (PWR-730)
Information: Performing clock-gating on design glreg_a0_49. (PWR-730)
Information: Performing clock-gating on design i2cdbnc_a0_1. (PWR-730)
Information: Performing clock-gating on design phyrx_a0. (PWR-730)
Information: Performing clock-gating on design phyidd_a0. (PWR-730)
Information: Performing clock-gating on design phytx_a0. (PWR-730)
Information: Performing clock-gating on design phycrc_a0. (PWR-730)
Information: Performing clock-gating on design phyff_DEPTH_NUM34_DEPTH_NBT6. (PWR-730)
Information: Performing clock-gating on design updprl_a0. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH3. (PWR-730)
Information: Performing clock-gating on design glreg_00000012. (PWR-730)
Information: Performing clock-gating on design dac2sar_a0. (PWR-730)
Information: Performing clock-gating on design shmux_00000005_00000012_00000012. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH7_1. (PWR-730)
Information: Performing clock-gating on design glreg_a0_48. (PWR-730)
Information: Performing clock-gating on design glreg_a0_47. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH6_2. (PWR-730)
Information: Performing clock-gating on design glreg_a0_46. (PWR-730)
Information: Performing clock-gating on design glreg_a0_45. (PWR-730)
Information: Performing clock-gating on design glreg_a0_44. (PWR-730)
Information: Performing clock-gating on design glreg_a0_43. (PWR-730)
Information: Performing clock-gating on design glreg_a0_42. (PWR-730)
Information: Performing clock-gating on design glreg_a0_41. (PWR-730)
Information: Performing clock-gating on design glreg_a0_40. (PWR-730)
Information: Performing clock-gating on design glreg_a0_39. (PWR-730)
Information: Performing clock-gating on design glreg_a0_38. (PWR-730)
Information: Performing clock-gating on design glreg_a0_37. (PWR-730)
Information: Performing clock-gating on design glreg_a0_36. (PWR-730)
Information: Performing clock-gating on design glreg_a0_35. (PWR-730)
Information: Performing clock-gating on design glreg_a0_34. (PWR-730)
Information: Performing clock-gating on design glreg_a0_33. (PWR-730)
Information: Performing clock-gating on design glreg_a0_32. (PWR-730)
Information: Performing clock-gating on design glreg_a0_31. (PWR-730)
Information: Performing clock-gating on design glreg_a0_30. (PWR-730)
Information: Performing clock-gating on design glreg_a0_29. (PWR-730)
Information: Performing clock-gating on design glreg_a0_28. (PWR-730)
Information: Performing clock-gating on design glreg_a0_27. (PWR-730)
Information: Performing clock-gating on design glreg_a0_26. (PWR-730)
Information: Performing clock-gating on design glreg_a0_25. (PWR-730)
Information: Performing clock-gating on design fcpegn_a0. (PWR-730)
Information: Performing clock-gating on design fcpcrc_a0. (PWR-730)
Information: Performing clock-gating on design glreg_a0_24. (PWR-730)
Information: Performing clock-gating on design glreg_a0_23. (PWR-730)
Information: Performing clock-gating on design glreg_a0_22. (PWR-730)
Information: Performing clock-gating on design glreg_a0_21. (PWR-730)
Information: Performing clock-gating on design glreg_a0_20. (PWR-730)
Information: Performing clock-gating on design glreg_a0_19. (PWR-730)
Information: Performing clock-gating on design glreg_a0_18. (PWR-730)
Information: Performing clock-gating on design glreg_a0_17. (PWR-730)
Information: Performing clock-gating on design glreg_a0_16. (PWR-730)
Information: Performing clock-gating on design glreg_6_00000002. (PWR-730)
Information: Performing clock-gating on design glreg_a0_15. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH6_1. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH6_0. (PWR-730)
Information: Performing clock-gating on design glreg_a0_14. (PWR-730)
Information: Performing clock-gating on design glreg_a0_13. (PWR-730)
Information: Performing clock-gating on design glreg_a0_12. (PWR-730)
Information: Performing clock-gating on design glreg_a0_11. (PWR-730)
Information: Performing clock-gating on design glreg_a0_10. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH7_0. (PWR-730)
Information: Performing clock-gating on design glreg_a0_9. (PWR-730)
Information: Performing clock-gating on design glreg_a0_8. (PWR-730)
Information: Performing clock-gating on design glreg_a0_7. (PWR-730)
Information: Performing clock-gating on design dbnc_a0_1. (PWR-730)
Information: Performing clock-gating on design dbnc_a0_0. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH5_1. (PWR-730)
Information: Performing clock-gating on design glreg_a0_6. (PWR-730)
Information: Performing clock-gating on design glreg_a0_0. (PWR-730)
Information: Performing clock-gating on design glreg_a0_1. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH8_6. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH8_5. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH8_4. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH8_3. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH8_2. (PWR-730)
Information: Performing clock-gating on design phyrx_db. (PWR-730)
Information: Performing clock-gating on design phyrx_adp. (PWR-730)
Information: Performing clock-gating on design PrlTimer_1112a0. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH10_2. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH10_1. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH10_0. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH8_1. (PWR-730)
Information: Performing clock-gating on design ff_sync_2. (PWR-730)
Information: Performing clock-gating on design filter150us_a0_1. (PWR-730)
Information: Performing clock-gating on design filter150us_a0_0. (PWR-730)
Information: Performing clock-gating on design glreg_a0_5. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH5_0. (PWR-730)
Information: Performing clock-gating on design glreg_8_00000000. (PWR-730)
Information: Performing clock-gating on design glreg_a0_4. (PWR-730)
Information: Performing clock-gating on design glreg_a0_3. (PWR-730)
Information: Performing clock-gating on design glreg_a0_2. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH8_0. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH1_0. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH1_1. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH1_2. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH1_3. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH1_4. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH1_5. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH2_0. (PWR-730)
Information: Performing clock-gating on design glreg_WIDTH2_1. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_0. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_1. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_2. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_3. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_4. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_5. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_6. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_7. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_8. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_9. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_10. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_11. (PWR-730)
Information: Performing clock-gating on design dbnc_WIDTH2_TIMEOUT2_12. (PWR-730)
Information: Performing clock-gating on design i2cdbnc_a0_0. (PWR-730)
Information: Performing clock-gating on design ff_sync_0. (PWR-730)
Information: Performing clock-gating on design ff_sync_1. (PWR-730)
Warning: No scan equivalent exists for cell U0_CORE/r_lt_gpi_reg[3] (DLNQX4). (TEST-120)
Information: There are 3 other cells with the same violation. (TEST-171)
Warning: No scan equivalent exists for cell U0_CORE/d_dodat_reg[2] (DFFQX4). (TEST-120)
Information: There are 1994 other cells with the same violation. (TEST-171)
Warning: No scan equivalent exists for cell U0_CORE/u0_mpb/pg0_wrwait_reg (DFFRQX4). (TEST-120)
Information: There are 1150 other cells with the same violation. (TEST-171)
Warning: No scan equivalent exists for cell U0_CORE/u0_ictlr/cs_n_reg (DFFNQX4). (TEST-120)
Information: There are 21 other cells with the same violation. (TEST-171)
Warning: No scan equivalent exists for cell U0_CORE/u0_regbank/osc_gate_n_reg[0] (DFFNRQX4). (TEST-120)
Information: There are 3 other cells with the same violation. (TEST-171)
Warning: No scan equivalent exists for cell U0_CORE/u0_i2cslv/rwbuf_reg[0] (DFFSQX4). (TEST-120)
Information: There are 66 other cells with the same violation. (TEST-171)
Warning: No scan equivalent exists for cell U0_CORE/u0_i2cslv/db_scl/r_i2c_reg (DFFSQXX4). (TEST-120)
Information: There is 1 other cell with the same violation. (TEST-173)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'cvctl_a0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'filter150us_a0_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'filter150us_a0_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'PrlTimer_1112a0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'phyff_DEPTH_NUM34_DEPTH_NBT6'. (DDB-72)
Information: Added key list 'DesignWare' to design 'glpwm_a0_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'glpwm_a0_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'updprl_a0'. (DDB-72)
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36 1558915.6     10.02    1189.6    5612.8                          
    0:00:36 1558915.6     10.02    1189.6    5612.8                          
    0:00:36 1567163.6     10.02    1189.6    5332.8                          
    0:00:36 1600429.8     11.35    1687.8    3475.2                          
  Selecting implementations
  Structuring 'phyrx_adp_DW_div_tc_1'
  Mapping 'phyrx_adp_DW_div_tc_1'
  Structuring 'phyrx_adp_DW_div_tc_2'
  Mapping 'phyrx_adp_DW_div_tc_2'
  Structuring 'phyrx_adp_DW01_absval_1'
  Mapping 'phyrx_adp_DW01_absval_1'
  Structuring 'phyrx_adp_DW01_inc_2'
  Mapping 'phyrx_adp_DW01_inc_2'
  Structuring 'phyrx_adp_DW_div_tc_3'
  Mapping 'phyrx_adp_DW_div_tc_3'
  Structuring 'phyrx_adp_DW01_absval_2'
  Mapping 'phyrx_adp_DW01_absval_2'
  Structuring 'phyrx_adp_DW01_inc_3'
  Mapping 'phyrx_adp_DW01_inc_3'
  Structuring 'phyrx_adp_DW_div_tc_4'
  Mapping 'phyrx_adp_DW_div_tc_4'
  Structuring 'phyrx_adp_DW01_absval_3'
  Mapping 'phyrx_adp_DW01_absval_3'
  Structuring 'phyrx_adp_DW01_inc_4'
  Mapping 'phyrx_adp_DW01_inc_4'
  Allocating blocks in 'DW_div_tc_a_width9_b_width4'
  Allocating blocks in 'DW_div_a_width9_b_width4_tc_mode1_rem_mode1'
  Building model 'DW_div_a_width9_b_width4_tc_mode1_rem_mode1' (mlt)
  Allocating blocks in 'DW_div_a_width9_b_width4_tc_mode1_rem_mode1'
  Structuring 'phyrx_adp_DW_div_tc_5'
  Mapping 'phyrx_adp_DW_div_tc_5'
  Allocating blocks in 'DW_div_tc_a_width9_b_width4'
  Allocating blocks in 'DW_div_a_width9_b_width4_tc_mode1_rem_mode1'
  Building model 'DW_div_tc_a_width9_b_width4' (mlt)
  Structuring 'phyrx_adp_DW_div_tc_6'
  Mapping 'phyrx_adp_DW_div_tc_6'
    0:00:47 1628651.0      0.84       8.4    1616.1                          
    0:00:47 1628651.0      0.84       8.4    1616.1                          
    0:00:47 1628651.0      0.84       8.4    1616.1                          
    0:00:47 1628620.0      0.84       8.4    1616.1                          
    0:00:47 1628620.0      0.84       8.4    1616.1                          
    0:00:54 1291231.0      3.58      55.0    1606.8                          
    0:00:54 1290392.7      2.72      21.3    1605.8                          
    0:00:56 1289233.7      1.24       7.6    1605.8                          
    0:00:56 1289117.2      1.43       9.6    1605.8                          
    0:00:57 1289223.3      1.06       6.2    1605.8                          
    0:00:57 1289238.8      1.08       6.3    1605.8                          
    0:00:57 1289262.1      0.71       3.3    1605.8                          
    0:00:57 1289213.0      0.36       1.2    1605.8                          
    0:00:58 1289238.8      0.41       1.4    1605.8                          
    0:00:58 1289262.1      0.12       0.3    1605.8                          
    0:00:58 1289300.9      0.01       0.0    1605.8                          
    0:00:58 1289288.0      0.00       0.0    1605.8                          
    0:00:58 1289288.0      0.00       0.0    1605.8                          
    0:00:59 1287893.5      0.00       0.0    1605.8                          
    0:00:59 1287893.5      0.00       0.0    1605.8                          
    0:01:00 1288488.5      0.04       0.1    1149.5                          
    0:01:02 1288835.2      0.00       0.0     943.3                          
    0:01:03 1289091.4      0.03       0.1     783.3                          
    0:01:03 1289259.5      0.00       0.0     680.3                          
    0:01:03 1289373.4      0.00       0.0     608.3                          
    0:01:04 1289453.6      0.00       0.0     569.3                          
    0:01:04 1289531.2      0.00       0.0     532.3                          
    0:01:04 1289582.9      0.00       0.0     501.3                          
    0:01:04 1289619.2      0.00       0.0     491.3                          
    0:01:04 1289619.2      0.00       0.0     491.3                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:04 1289619.2      0.00       0.0     491.3                          
    0:01:04 1289619.2      0.00       0.0     491.3                          
    0:01:04 1289614.0      0.00       0.0     491.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:04 1289614.0      0.00       0.0     491.3                          
    0:01:05 1289699.4      0.00       0.0     469.0 U0_CORE/u0_mcu/u_cpu/pc_o[4]
    0:01:05 1289999.5      0.00       0.0     339.0 U0_CORE/u0_mcu/u_cpu/pc_o[5]
    0:01:05 1290227.1      0.00       0.0     286.0 U0_CORE/u0_dacmux/r_adofs[0]
    0:01:05 1290346.2      0.00       0.0     197.0 U0_CORE/u0_dacmux/u0_shmux/r_dac_en[13]
    0:01:05 1290491.0      0.00       0.0     101.0 U0_CORE/u0_regx/regx_wdat[7]
    0:01:06 1290656.6      0.00       0.0      11.0 U0_CORE/u0_regx/regx_wdat[3]
    0:01:06 1290773.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:06 1290773.0      0.00       0.0       0.0                          
    0:01:06 1290773.0      0.00       0.0       0.0                          
    0:01:07 1288742.1      0.02       0.0       0.0                          
    0:01:07 1287872.8      0.02       0.0       0.0                          
    0:01:07 1287389.0      0.03       0.1       0.0                          
    0:01:08 1287125.1      0.03       0.1       0.0                          
    0:01:08 1286920.7      0.03       0.1       0.0                          
    0:01:08 1286791.3      0.03       0.1       0.0                          
    0:01:08 1286687.9      0.03       0.1       0.0                          
    0:01:08 1286610.2      0.03       0.1       0.0                          
    0:01:08 1286553.3      0.03       0.1       0.0                          
    0:01:08 1286501.6      0.03       0.1       0.0                          
    0:01:08 1286449.8      0.03       0.1       0.0                          
    0:01:09 1286367.0      0.03       0.1       0.0                          
    0:01:09 1286323.1      0.03       0.1       0.0                          
    0:01:09 1286281.7      0.03       0.1       0.0                          
    0:01:09 1286240.3      0.03       0.1       0.0                          
    0:01:09 1286191.1      0.03       0.1       0.0                          
    0:01:09 1286191.1      0.03       0.1       0.0                          
    0:01:09 1286201.5      0.00       0.0       0.0                          
    0:01:09 1285391.7      0.87       5.7       0.0                          
    0:01:09 1285164.0      0.81       5.2       0.0                          
    0:01:09 1285158.8      0.81       5.2       0.0                          
    0:01:09 1285158.8      0.81       5.2       0.0                          
    0:01:09 1285158.8      0.81       5.2       0.0                          
    0:01:09 1285158.8      0.81       5.2       0.0                          
    0:01:09 1285158.8      0.81       5.2       0.0                          
    0:01:09 1285158.8      0.81       5.2       0.0                          
    0:01:10 1285508.1      0.00       0.0       0.0                          
Loading db file '/mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/std_worst.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db'

  Optimization Complete
  ---------------------
1
list_attributes
 
****************************************
Report : attribute definition
Design :
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:06 2023
****************************************

Attributes:
    r - read-only
    u - user-defined

Attribute name                               Class      Type       Attributes
--------------------------------------------------------------------------------
ABO                                          library    byte_array u
DCT_terminals_attributes                     lib_pin    string     u
DCT_terminals_name                           lib_pin    string     u
DDB_EXTRACT_HIGH_FAN_OUT_THRESHOLD_ATTR      lib_cell   integer    u
DDB_HIER_TOTAL_UNGROUP_AREA_ATTR             lib_cell   integer    u
DDB_PRE_COLORING_EXTR_ATTR                   lib_cell   boolean    u
DDB_REAL_METALFILL_EXTR_ATTR                 lib_cell   integer    u
DDB_REFERENCE_DIRECTION_EXTR_ATTR            lib_cell   integer    u
DDB_VIR_SHIELD_EXTR_ATTR                     lib_cell   boolean    u
DesignWare                                   design     boolean    u
DesignWare_release                           design     string     u
DesignWare_version                           design     string     u
MAX_EMULATION_TLUP_FILE                      lib_cell   string     u
MAX_TLUP_FILE                                lib_cell   string     u
MIN_EMULATION_TLUP_FILE                      lib_cell   string     u
MIN_TLUP_FILE                                lib_cell   string     u
Mini mesh root                               lib_pin    boolean    u
Multi-mode CTS/CTO clock ordering            lib_cell   string     u
SR_sync_pin                                  lib_pin    boolean    u
TLUP_MAP_FILE                                lib_cell   string     u
TLUP_USE_LAYER_NAME_FROM_TECH_FILE           lib_cell   boolean    u
abstract                                     design     string     u
abstract_interface_pin_mode                  lib_pin    integer    u
actual_best_early_fall_clock_latency         pin        float      u
actual_best_early_rise_clock_latency         pin        float      u
actual_best_late_fall_clock_latency          pin        float      u
actual_best_late_rise_clock_latency          pin        float      u
actual_pin_cap_max                           pin        float      u
actual_pin_cap_min                           pin        float      u
actual_worst_early_fall_clock_latency        pin        float      u
actual_worst_early_rise_clock_latency        pin        float      u
actual_worst_late_fall_clock_latency         pin        float      u
actual_worst_late_rise_clock_latency         pin        float      u
ahfs_allow_constant_net                      lib_cell   boolean    u
ahfs_is_incremental_mode                     lib_cell   boolean    u
arc_rise_fall_attr_count                     library    integer    u
area_coefficient                             library    float      u
area_of_design                               design     float      u
area_opt                                     design     boolean    u
area_rec_parameters_number_attr              lib_cell   integer    u
array_master_num_words                       cell       integer    u
array_ref                                    cell       integer    u
arrival_window                               pin        string     u
arrival_window                               port       string     u
ascii_scandef_component                      lib_pin    string     u
ascii_scandef_dont_touch                     lib_pin    boolean    u
ascii_scandef_size_only                      lib_pin    boolean    u
ascii_scandef_start_stop                     lib_pin    string     u
ascii_scandef_timing_size_only               lib_pin    boolean    u
ascii_scandef_top                            lib_cell   string     u
asynch_force_00                              cell       boolean    u
asynch_force_01                              cell       boolean    u
asynch_force_10                              cell       boolean    u
asynch_force_11                              cell       boolean    u
auto_route_guide_count                       lib_cell   integer    u
auto_route_guide_prefix                      lib_cell   string     u
ba_resistance_max                            net        float      u
ba_resistance_min                            net        float      u
bb_base_cell_area                            lib_cell   float      u
bb_base_cell_orient                          lib_cell   integer    u
bb_base_cell_site                            lib_cell   string     u
bbox_ll                                      cell       string     u
bbox_ll                                      physcell   string     u
bbox_ll                                      placement_keepout
                                                        string     u
bbox_ur                                      cell       string     u
bbox_ur                                      physcell   string     u
bbox_ur                                      placement_keepout
                                                        string     u
bc_dont_link                                 cell       boolean    u
boundary_opt                                 lib_cell   boolean    u
buffer_for_cts_boundary_cell                 lib_cell   string     u
buffer_for_cts_buffer_sizing_only            lib_cell   string     u
buffer_for_cts_delay_insert_only             lib_cell   string     u
buffer_for_cts_synthesis                     lib_cell   string     u
bus_name                                     net        string     u
bus_name                                     pin        string     u
bus_name                                     port       string     u
capacitive_load_units                        library    float      u
ccs_recv_lib_flag_created                    library    boolean    u
cgrs_clock_domain_num_stages                 lib_pin    integer    u
check_binding                                design     string     u
check_module                                 design     string     u
check_params                                 design     string     u
check_pin_widths                             design     string     u
check_point_tainted                          lib_cell   boolean    u
clear_preset_var1                            lib_cell   integer    u
clear_preset_var2                            lib_cell   integer    u
clock_gate_fanout                            cell       integer    u
clock_gate_gicg_neg_seqmap                   lib_cell   integer    u
clock_gate_gicg_pos_seqmap                   lib_cell   integer    u
clock_gate_has_observation                   cell       boolean    u
clock_gate_has_postcontrol                   cell       boolean    u
clock_gate_has_precontrol                    cell       boolean    u
clock_gate_level                             cell       integer    u
clock_gate_module_fanout                     cell       integer    u
clock_gate_multi_stage_fanout                cell       integer    u
clock_gate_register_fanout                   cell       integer    u
clock_gate_retention_pin                     lib_pin    boolean    u
clock_gate_transitive_register_fanout        cell       integer    u
clock_gating_depth                           cell       integer    u
clock_opt_net_percentage                     lib_cell   float      u
clock_opt_netroute                           lib_cell   boolean    u
clock_opt_no_ndr_assignment                  lib_cell   boolean    u
clock_opt_pattern_id                         lib_cell   integer    u
clock_opt_routing_only                       lib_cell   boolean    u
clock_specific_buffer_for_cts_boundary_cell  lib_pin    string     u
clock_specific_buffer_for_cts_buffer_sizing_only
                                             lib_pin    string     u
clock_specific_buffer_for_cts_delay_insert_only
                                             lib_pin    string     u
clock_specificbuffer_for_cts_synthesis       lib_pin    string     u
clocked_on                                   port       boolean    u
cmap_freeze_flag                             lib_cell   boolean    u
comment                                      library    string     u
compile_abo_cpu_time                         lib_cell   float      u
compile_cpu_hostname                         lib_cell   string     u
compile_lib_cpu_time                         lib_cell   float      u
compile_rbo_cpu_time                         lib_cell   float      u
compile_scan_state                           lib_cell   integer    u
compile_tdrs_cpu_time                        lib_cell   float      u
compile_tot_cpu_time                         lib_cell   float      u
compile_tot_wall_time                        lib_cell   float      u
component_implementation                     lib_cell   string     u
constant_value                               pin        string     u
constant_value                               port       string     u
contained_implementations                    cell       string     u
contained_implementations                    design     string     u
contained_modules                            cell       string     u
contained_modules                            design     string     u
contained_operators                          cell       string     u
copy_design_reference_number                 cell       integer    u
cp_floatpin                                  lib_pin    boolean    u
cp_floatpin_delay_early_max_fall             lib_pin    float      u
cp_floatpin_delay_early_max_rise             lib_pin    float      u
cp_floatpin_delay_early_min_fall             lib_pin    float      u
cp_floatpin_delay_early_min_rise             lib_pin    float      u
cp_floatpin_delay_late_max_fall              lib_pin    float      u
cp_floatpin_delay_late_max_rise              lib_pin    float      u
cp_floatpin_delay_late_min_fall              lib_pin    float      u
cp_floatpin_delay_late_min_rise              lib_pin    float      u
cp_source_lantency                           lib_pin    string     u
create_core_area_direction                   lib_cell   integer    u
create_design_layer_direction                lib_cell   string     u
create_ilm_all                               lib_cell   boolean    u
create_ilm_auto_detect_clocks                lib_cell   boolean    u
create_ilm_auto_ignore                       lib_cell   boolean    u
create_ilm_auto_ignore_mode                  lib_cell   string     u
create_ilm_case_analysis                     lib_pin    boolean    u
create_ilm_case_controlled_ports             lib_cell   string     u
create_ilm_compact                           lib_cell   boolean    u
create_ilm_compact_type                      lib_cell   string     u
create_ilm_debug                             lib_cell   boolean    u
create_ilm_extract                           lib_cell   boolean    u
create_ilm_generate_float_pin                lib_cell   boolean    u
create_ilm_identify                          lib_cell   boolean    u
create_ilm_ignore_perc                       lib_cell   float      u
create_ilm_ignore_ports                      lib_cell   string     u
create_ilm_include_shared_paths              lib_cell   boolean    u
create_ilm_include_xtalk                     lib_cell   boolean    u
create_ilm_keep_boundary_cells               lib_cell   boolean    u
create_ilm_keep_full_clock_tree              lib_cell   boolean    u
create_ilm_keep_macros                       lib_cell   boolean    u
create_ilm_keep_parasitics                   lib_cell   boolean    u
create_ilm_latch_level                       lib_cell   integer    u
create_ilm_merge_file                        lib_cell   string     u
create_ilm_must_connect_ports                lib_cell   string     u
create_ilm_no_auto_ignore                    lib_cell   boolean    u
create_ilm_no_physical                       lib_cell   boolean    u
create_ilm_optimizable                       lib_cell   boolean    u
create_ilm_output_file                       lib_cell   string     u
create_ilm_physical                          lib_cell   boolean    u
create_ilm_scenarios                         lib_cell   string     u
create_ilm_side_load_options                 lib_cell   string     u
create_ilm_slack_range                       lib_cell   float      u
create_ilm_trans_max_fall                    lib_pin    float      u
create_ilm_trans_max_rise                    lib_pin    float      u
create_ilm_trans_min_fall                    lib_pin    float      u
create_ilm_trans_min_rise                    lib_pin    float      u
create_ilm_traverse_disabled                 lib_cell   boolean    u
create_ilm_use_para_view                     lib_cell   boolean    u
create_ilm_use_parasitics                    lib_cell   boolean    u
create_ilm_verbose                           lib_cell   boolean    u
create_placement_keepout_blocked_layers      lib_cell   string     u
create_placement_keepout_category            lib_cell   string     u
create_placement_keepout_llx                 lib_cell   string     u
create_placement_keepout_lly                 lib_cell   string     u
create_placement_keepout_name                lib_cell   string     u
create_placement_keepout_no_attr             lib_cell   string     u
create_placement_keepout_percentage          lib_cell   string     u
create_placement_keepout_type                lib_cell   string     u
create_placement_keepout_urx                 lib_cell   string     u
create_placement_keepout_ury                 lib_cell   string     u
create_site_row_coo_x                        lib_cell   string     u
create_site_row_coo_y                        lib_cell   string     u
create_site_row_count                        lib_cell   string     u
create_site_row_dir                          lib_cell   string     u
create_site_row_kind                         lib_cell   string     u
create_site_row_name                         lib_cell   string     u
create_site_row_orient                       lib_cell   string     u
create_site_row_site_type                    lib_cell   string     u
create_site_row_space                        lib_cell   string     u
create_wiring_keepouts_layer                 lib_cell   string     u
create_wiring_keepouts_llx                   lib_cell   string     u
create_wiring_keepouts_lly                   lib_cell   string     u
create_wiring_keepouts_name                  lib_cell   string     u
create_wiring_keepouts_urx                   lib_cell   string     u
create_wiring_keepouts_ury                   lib_cell   string     u
cross_supply_driver                          lib_pin    boolean    u
cross_supply_load                            lib_pin    boolean    u
ct_floatpin_scale_max                        lib_cell   float      u
ct_floatpin_scale_min                        lib_cell   float      u
ctdn_area_recovery                           lib_cell   boolean    u
ctdn_area_recovery_default                   lib_cell   boolean    u
ctdn_drc_fixing                              lib_cell   boolean    u
ctdn_drc_fixing_default                      lib_cell   boolean    u
ctdn_dummy_load_insertion                    lib_cell   boolean    u
ctdn_dummy_load_insertion_default            lib_cell   boolean    u
ctdn_enable_multicorner_optimization         lib_cell   string     u
ctdn_enable_multicorner_optimization_default lib_cell   string     u
ctdn_gate_relocation                         lib_cell   boolean    u
ctdn_gate_relocation_default                 lib_cell   boolean    u
ctdn_gate_sizing                             lib_cell   boolean    u
ctdn_gate_sizing_default                     lib_cell   boolean    u
ctdn_multi_corner_insert                     lib_cell   string     u
ctdn_multi_corner_skew                       lib_cell   string     u
ctdn_preserve_level                          lib_cell   boolean    u
ctdn_preserve_level_default                  lib_cell   boolean    u
ctdn_relax_insertion                         lib_cell   boolean    u
ctdn_relax_insertion_default                 lib_cell   boolean    u
ctdn_route_balancing                         lib_cell   boolean    u
ctdn_route_balancing_default                 lib_cell   boolean    u
ctdn_split_leaf_level_clusters               lib_cell   float      u
ctdn_split_leaf_level_clusters_default       lib_cell   float      u
ctdn_split_second_level_clusters             lib_cell   float      u
ctdn_split_second_level_clusters_default     lib_cell   float      u
ctdn_split_unbalanced_clusters               lib_cell   boolean    u
ctdn_split_unbalanced_clusters_default       lib_cell   boolean    u
cts_clk_source_max_fall                      lib_pin    float      u
cts_clk_source_max_rise                      lib_pin    float      u
cts_clk_source_min_fall                      lib_pin    float      u
cts_clk_source_min_rise                      lib_pin    float      u
cts_config_file_read                         lib_cell   string     u
cts_config_file_write                        lib_cell   string     u
cts_design_skew_level                        lib_cell   boolean    u
cts_hf_cts_root_pin                          lib_pin    integer    u
cts_hf_cts_sink_pin                          lib_pin    integer    u
cts_is_nonstop_float_pin                     lib_pin    boolean    u
cts_leaf_icg_float                           lib_cell   float      u
cts_leaf_icg_latency                         lib_cell   float      u
cts_logic_level_balance                      lib_cell   boolean    u
cts_max_cap_global                           lib_cell   float      u
cts_max_fanout_global                        lib_cell   integer    u
cts_max_tran_global                          lib_cell   float      u
cts_nonstop_float_pin_max_del                lib_pin    float      u
cts_nonstop_float_pin_max_del_fall           lib_pin    float      u
cts_nonstop_float_pin_min_del                lib_pin    float      u
cts_nonstop_float_pin_min_del_fall           lib_pin    float      u
cts_pin_skew_level                           lib_pin    integer    u
cts_scenario                                 lib_cell   string     u
cts_top_mode                                 lib_cell   boolean    u
current_dft_partition                        lib_cell   string     u
current_unit                                 library    integer    u
data_in                                      port       boolean    u
date                                         design     string     u
date                                         library    string     u
db_lib_equal_opp_attach_pruned               library    boolean    u
db_lib_gen_specific_attach_pruned            library    boolean    u
db_lib_logdb_pruned                          library    boolean    u
db_lib_power_data_pruned                     library    boolean    u
db_lib_seq_specific_attach_pruned            library    boolean    u
db_lib_specific_fmseq_attach_pruned          library    boolean    u
db_lib_specific_gen_attach_pruned            library    boolean    u
db_lib_specific_seq_attach_pruned            library    boolean    u
db_lib_test_cells_attach_pruned              library    boolean    u
db_lib_timing_data_pruned                    library    boolean    u
dbl_des                                      lib_cell   string     u
dbl_ioord                                    cell       boolean    u
dbl_iord                                     cell       boolean    u
dbl_keep                                     cell       boolean    u
dbl_oord                                     cell       boolean    u
dbl_ref_dblink_case_insensitive              cell       boolean    u
dbl_ref_hdl_canonical_params                 cell       string     u
dbl_ref_hdl_library                          cell       string     u
dbl_ref_hdl_parameters                       cell       string     u
dbl_ref_hdl_template                         cell       string     u
dbl_type                                     cell       integer    u
dbl_uniquified_ref_name                      cell       string     u
dc=0                                         cell       boolean    u
dc_inf_paths                                 lib_pin    string     u
dc_topographical_done                        lib_cell   boolean    u
dc_topographical_leakage_done                lib_cell   boolean    u
dct design is ready to process site rows     lib_cell   boolean    u
dct die area llx                             lib_cell   integer    u
dct die area lly                             lib_cell   integer    u
dct die area urx                             lib_cell   integer    u
dct die area ury                             lib_cell   integer    u
dct_change_macro_view_cmd                    lib_cell   string     u
dct_congestion_flow_done                     lib_cell   boolean    u
dct_congestion_option_params                 lib_cell   string     u
dct_core_area_is_from_user                   lib_cell   boolean    u
dct_design_is_physical_block                 lib_cell   boolean    u
dct_dw_rp_constraints                        lib_cell   string     u
dct_epc_std_cell_mode                        lib_cell   string     u
dct_port_loc_inherit_attr                    lib_pin    boolean    u
dct_rectilinear die_area_outline             lib_cell   string     u
dct_rp_constraints_is_propagated             lib_cell   boolean    u
dct_rp_locations                             lib_cell   string     u
dct_save_user_port_shape                     lib_pin    string     u
dct_spg_flow_done                            lib_cell   boolean    u
dctbounds region coords                      lib_cell   string     u
dctbounds region names                       lib_cell   string     u
dctbounds region types                       lib_cell   string     u
dctbounds_power_guide                        lib_cell   string     u
dctbounds_region_colors                      lib_cell   string     u
decoder                                      cell       boolean    u
decoder_net                                  net        integer    u
def_out                                      lib_cell   string     u
default_cell_leakage_power                   library    float      u
default_connection_class                     library    string     u
default_inout_pin_cap                        library    float      u
default_input_pin_cap                        library    float      u
default_intrinsic_fall                       library    float      u
default_intrinsic_rise                       library    float      u
default_leakage_power_density                library    float      u
default_max_fanout                           library    float      u
default_max_transition                       library    float      u
default_min_porosity                         library    float      u
default_ocv_derate_distance_group            library    string     u
default_ocv_derate_group                     library    string     u
default_operating_conditions                 library    string     u
default_output_pin_cap                       library    float      u
default_part                                 library    string     u
default_threshold_voltage_group              library    string     u
default_wire_load_area                       library    float      u
default_wire_load_capacitance                library    float      u
default_wire_load_mode                       lib_cell   string     u
default_wire_load_resistance                 library    float      u
degenerated                                  library    boolean    u
delay_calc_arnoldi_effort                    lib_cell   string     u
delay_calc_awe_effort                        lib_cell   string     u
delay_calc_clockroute_mode                   lib_cell   string     u
delay_calc_postroute_mode                    lib_cell   string     u
delay_calc_preroute_mode                     lib_cell   string     u
density_outside_block                        lib_cell   float      u
derived_always_on                            lib_pin    boolean    u
design_cap_unit                              lib_cell   float      u
design_current_unit                          lib_cell   float      u
design_has_net_layer_constraints             lib_cell   boolean    u
design_has_this_scenario                     lib_cell   boolean    u
design_max_layer_constraints                 lib_cell   integer    u
design_min_layer_constraints                 lib_cell   integer    u
design_power_unit                            lib_cell   float      u
design_resistance_unit                       lib_cell   float      u
design_set_loc_unmapped_reg                  lib_cell   boolean    u
design_spg_is_restored                       lib_cell   boolean    u
design_time_unit                             lib_cell   float      u
design_tio_restrictions_reason               lib_cell   boolean    u
design_voltage_unit                          lib_cell   float      u
designer                                     design     string     u
dft_xtol_pipe                                lib_cell   integer    u
dft_xtol_pipe_clk                            lib_cell   string     u
display_contents                             cell       string     u
dist_conversion_factor                       library    integer    u
distance_unit                                library    integer    u
do_abo_rev                                   library    integer    u
do_link_pos                                  library    integer    u
do_pos                                       library    integer    u
do_rev                                       library    integer    u
dont_promote_layer                           lib_cell   boolean    u
dont_show                                    lib_cell   boolean    u
dont_touch_network_no_propagate              lib_pin    boolean    u
dont_touch_ref_design                        cell       boolean    u
dont_use_routing_rules                       lib_cell   string     u
driver_fall_transition_max                   pin        float      u
driver_fall_transition_max                   port       float      u
driver_fall_transition_min                   pin        float      u
driver_fall_transition_min                   port       float      u
driver_rise_transition_max                   pin        float      u
driver_rise_transition_max                   port       float      u
driver_rise_transition_min                   pin        float      u
driver_rise_transition_min                   port       float      u
driver_to_receiver                           lib_cell   boolean    u
driving_cell_dont_scale_max                  port       boolean    u
driving_cell_dont_scale_min                  port       boolean    u
driving_cell_fall_max                        port       string     u
driving_cell_fall_min                        port       string     u
driving_cell_from_pin_fall_max               port       string     u
driving_cell_from_pin_fall_min               port       string     u
driving_cell_from_pin_rise_max               port       string     u
driving_cell_from_pin_rise_min               port       string     u
driving_cell_library_fall_max                port       string     u
driving_cell_library_fall_min                port       string     u
driving_cell_library_rise_max                port       string     u
driving_cell_library_rise_min                port       string     u
driving_cell_multiplier_max                  port       float      u
driving_cell_multiplier_min                  port       float      u
driving_cell_no_drc_max                      port       boolean    u
driving_cell_no_drc_min                      port       boolean    u
driving_cell_pin_fall_max                    port       string     u
driving_cell_pin_fall_min                    port       string     u
driving_cell_pin_rise_max                    port       string     u
driving_cell_pin_rise_min                    port       string     u
driving_cell_rise_max                        port       string     u
driving_cell_rise_min                        port       string     u
dtn_spread                                   lib_pin    boolean    u
dual_site_tech_type                          library    string     u
dual_site_technology                         library    boolean    u
dummy_db_ref                                 design     boolean    u
dw_has_zero_area                             design     boolean    u
dw_oi_ctrl                                   lib_pin    boolean    u
dw_real_db_nl                                design     boolean    u
dwcf_async_mux                               cell       boolean    u
dynamic_power_opto                           lib_cell   boolean    u
dynamic_source_early_fall_delay              lib_pin    float      u
dynamic_source_early_fall_min_delay          lib_pin    float      u
dynamic_source_early_rise_delay              lib_pin    float      u
dynamic_source_early_rise_min_delay          lib_pin    float      u
dynamic_source_late_fall_delay               lib_pin    float      u
dynamic_source_late_fall_min_delay           lib_pin    float      u
dynamic_source_late_rise_delay               lib_pin    float      u
dynamic_source_late_rise_min_delay           lib_pin    float      u
ebst_data_array                              library    byte_array u
ebst_data_id                                 port       integer    u
ebst_processed                               library    integer    u
ebst_unused_input                            port       boolean    u
ebst_valid                                   design     boolean    u
ebst_valid_only_for_tc                       design     boolean    u
em_temp_degradation_factor                   library    float      u
enable                                       port       boolean    u
enable_ccap_or_filtering                     lib_cell   boolean    u
encrypted_root                               design     boolean    u
endpoint_margin_max_fall                     lib_pin    float      u
endpoint_margin_max_rise                     lib_pin    float      u
endpoint_margin_min_fall                     lib_pin    float      u
endpoint_margin_min_rise                     lib_pin    float      u
esax_library_leak_power_unit_scale           library    float      u
evaluation_order                             port       integer    u
extended_name                                library    string     u
extended_series_parallel                     design     boolean    u
extended_series_parallel                     port       boolean    u
extract_max_res_scale_by_layer_attr          lib_cell   string     u
extract_min_res_scale_by_layer_attr          lib_cell   string     u
extract_via_scale_file                       lib_cell   string     u
fastest                                      cell       boolean    u
feasibility_compare_mode                     lib_cell   integer    u
feasibility_design_slack_threshold           lib_cell   float      u
feasibility_enable                           lib_cell   boolean    u
feasibility_enable_check_point               lib_cell   boolean    u
feasibility_fanout_limit                     lib_cell   integer    u
feasibility_group_io                         lib_cell   boolean    u
feasibility_io_margin                        lib_cell   integer    u
feasibility_path_groups_slack_threshold      lib_cell   string     u
feasibility_reporting                        lib_cell   boolean    u
feasibility_zp_margin                        lib_cell   integer    u
feasibility_zp_violations                    lib_cell   boolean    u
feasibility_zwl_margin                       lib_cell   integer    u
feasibility_zwl_violations                   lib_cell   boolean    u
fmlink_constant_port                         pin        boolean    u
fmt_stdb_is_stdb                             lib_cell   boolean    u
force                                        port       boolean    u
force_inverter_removal                       library    boolean    u
fpga_allow_duplicate_degenerated_gates       library    boolean    u
fpga_parameters                              cell       string     u
fpga_prefer_undegenerated_gates              library    boolean    u
fpga_tech                                    library    string     u
func_id                                      cell       string     u
func_operator                                lib_cell   string     u
gen_exact_comparison                         cell       boolean    u
genid                                        design     string     u
gensh_complex                                lib_cell   boolean    u
gensh_csa                                    lib_cell   boolean    u
glo_default                                  design     integer    u
has_created_ufc                              library    boolean    u
has_port_attribute                           lib_pin    boolean    u
has_related_supply                           lib_pin    boolean    u
has_ungr_dw                                  design     boolean    u
hcm_max_level_rc_delay_cstr                  lib_pin    string     u
hcm_max_rc_delay_cstr                        lib_pin    float      u
hcm_max_total_level_rc_delay_cstr            lib_pin    string     u
hcm_max_total_rc_delay_cstr                  lib_pin    float      u
hdl_canonical_default_params                 lib_cell   string     u
hdl_canonical_params                         lib_cell   string     u
hdl_canonical_params_etc_attr                lib_cell   string     u
hdl_config_name                              lib_cell   string     u
hdl_default_architecture                     cell       string     u
hdl_default_parameters                       lib_cell   string     u
hdl_library                                  lib_cell   string     u
hdl_ori_long_name                            cell       string     u
hdl_parameter_types                          lib_cell   string     u
hdl_parameters                               lib_cell   string     u
hdl_port_types                               lib_cell   string     u
hdl_reference                                lib_cell   boolean    u
hdl_template                                 lib_cell   string     u
hdl_template_was_renamed                     cell       boolean    u
hdl_useful_select_op                         cell       boolean    u
height                                       cell       float      u
height                                       physcell   float      u
height_coefficient                           library    float      u
hidden_reference                             cell       boolean    u
high_fanout_nets                             lib_cell   boolean    u
hold_uncertainty                             clock      float      u
hold_uncertainty                             pin        float      u
hold_uncertainty                             port       float      u
hookup_power_gating_ports_default_naming_style
                                             lib_cell   string     u
hookup_power_gating_ports_naming_style       lib_cell   string     u
hvt_cluster_is_good                          lib_cell   boolean    u
hvt_cluster_is_relaxed                       lib_cell   boolean    u
ice_canonical_nand2_delay                    lib_cell   float      u
ice_canonical_xor2_delay                     lib_cell   float      u
icg_set_margin                               lib_cell   boolean    u
ideal_network_spread_attr                    lib_pin    boolean    u
ideal_opt_place_spread_attr                  lib_pin    boolean    u
identify_shift_registers                     lib_cell   boolean    u
ignore_dont_use                              design     string     u
ignore_layers_max_layer                      lib_cell   integer    u
ignore_layers_min_layer                      lib_cell   integer    u
ilm_case_controlled_port                     lib_pin    boolean    u
ilm_design_has_conflicting_case              lib_cell   boolean    u
ilm_design_has_dangling_pins                 lib_cell   boolean    u
ilm_design_has_net_mw_ids                    lib_cell   boolean    u
ilm_has_limited_tie_offs                     lib_cell   boolean    u
ilm_pin_is_dangling                          lib_pin    boolean    u
ilm_port_slack_max_fall                      lib_pin    float      u
ilm_port_slack_max_rise                      lib_pin    float      u
ilm_port_slack_min_fall                      lib_pin    float      u
ilm_port_slack_min_rise                      lib_pin    float      u
ilm_propagate_pin_value                      lib_pin    boolean    u
ilm_propagated_cts_exception_attr            lib_cell   boolean    u
ilm_real_all_net_count                       lib_cell   integer    u
ilm_real_all_netgroup_count                  lib_cell   integer    u
in_place_swap_mode                           library    integer    u
include_pin_resistance                       lib_cell   boolean    u
inferred_power_domain                        power_domain
                                                        boolean    u
instance_name_suffix                         lib_cell   string     u
internal_node                                port       string     u
internal_pin                                 port       boolean    u
internal_supply_net                          supply_net boolean    u
inverters_only                               lib_cell   boolean    u
is_array_master                              cell       boolean    u
is_array_read                                cell       boolean    u
is_array_write                               cell       boolean    u
is_async_pin                                 pin        boolean    u
is_async_pin                                 port       boolean    u
is_bussed                                    net        boolean    u
is_bussed                                    pin        boolean    u
is_bussed                                    port       boolean    u
is_clear_pin                                 pin        boolean    u
is_clear_pin                                 port       boolean    u
is_clock_gate                                cell       boolean    u
is_clock_gate_clock_pin                      pin        boolean    u
is_clock_gate_enable_pin                     pin        boolean    u
is_clock_gate_observation_pin                pin        boolean    u
is_clock_gate_output_pin                     pin        boolean    u
is_clock_gate_test_pin                       pin        boolean    u
is_clock_gated                               cell       boolean    u
is_clock_gating_check                        cell       boolean    u
is_clock_gating_design                       design     boolean    u
is_clock_gating_observability_design         design     boolean    u
is_clock_network_cell                        cell       boolean    u
is_clock_pin                                 pin        boolean    u
is_clock_pin                                 port       boolean    u
is_clock_used_as_clock                       pin        boolean    u
is_clock_used_as_clock                       port       boolean    u
is_clock_used_as_data                        pin        boolean    u
is_clock_used_as_data                        port       boolean    u
is_data_pin                                  pin        boolean    u
is_data_pin                                  port       boolean    u
is_dummy_buffer                              cell       boolean    u
is_dummy_fsm                                 cell       boolean    u
is_fall_edge_triggered_clock_pin             pin        boolean    u
is_fall_edge_triggered_clock_pin             port       boolean    u
is_fall_edge_triggered_data_pin              pin        boolean    u
is_fall_edge_triggered_data_pin              port       boolean    u
is_function_operation                        cell       boolean    u
is_generated                                 clock      boolean    u
is_gicg                                      cell       boolean    u
is_hier_model                                design     boolean    u
is_icg                                       cell       boolean    u
is_isolated_operator                         cell       boolean    u
is_latch_based_clock_gate                    cell       boolean    u
is_latch_free_clock_gate                     cell       boolean    u
is_latch_loop_breaker                        pin        boolean    u
is_latch_loop_breaker                        port       boolean    u
is_long_port                                 port       boolean    u
is_loop_operation                            cell       boolean    u
is_mcmm_ilm                                  lib_cell   boolean    u
is_memory_master                             cell       boolean    u
is_memory_oper                               cell       boolean    u
is_memory_read                               cell       boolean    u
is_memory_write                              cell       boolean    u
is_module                                    lib_cell   boolean    u
is_mselector_model                           design     boolean    u
is_multibit                                  design     boolean    u
is_negative_edge_clock_gate                  cell       boolean    u
is_negative_level_sensitive_clock_pin        pin        boolean    u
is_negative_level_sensitive_clock_pin        port       boolean    u
is_negative_level_sensitive_data_pin         pin        boolean    u
is_negative_level_sensitive_data_pin         port       boolean    u
is_on_clock_network                          pin        boolean    u
is_on_clock_network                          port       boolean    u
is_operand_isolation_control_pin             pin        boolean    u
is_operand_isolation_data_pin                pin        boolean    u
is_operand_isolation_output_pin              pin        boolean    u
is_operand_isolator                          cell       boolean    u
is_physical_only                             cell       boolean    u
is_physical_only                             physcell   boolean    u
is_positive_edge_clock_gate                  cell       boolean    u
is_positive_level_sensitive_clock_pin        pin        boolean    u
is_positive_level_sensitive_clock_pin        port       boolean    u
is_positive_level_sensitive_data_pin         pin        boolean    u
is_positive_level_sensitive_data_pin         port       boolean    u
is_preset_pin                                pin        boolean    u
is_preset_pin                                port       boolean    u
is_read_operation                            cell       boolean    u
is_retention_cell                            cell       boolean    u
is_retention_latch                           cell       boolean    u
is_retention_register                        cell       boolean    u
is_retention_restore_pin                     pin        boolean    u
is_retention_save_pin                        pin        boolean    u
is_rise_edge_triggered_clock_pin             pin        boolean    u
is_rise_edge_triggered_clock_pin             port       boolean    u
is_rise_edge_triggered_data_pin              pin        boolean    u
is_rise_edge_triggered_data_pin              port       boolean    u
is_seq_function_operation                    cell       boolean    u
is_signal_probe                              cell       boolean    u
is_var_assgn                                 cell       boolean    u
is_write_operation                           cell       boolean    u
issue_guide_imp                              design     boolean    u
k_process_cell_degradation                   library    float      u
k_process_cell_fall                          library    float      u
k_process_cell_leakage_power                 library    float      u
k_process_cell_rise                          library    float      u
k_process_drive_current                      library    float      u
k_process_fall_propagation                   library    float      u
k_process_fall_transition                    library    float      u
k_process_hold_fall                          library    float      u
k_process_hold_rise                          library    float      u
k_process_internal_power                     library    float      u
k_process_intrinsic_fall                     library    float      u
k_process_intrinsic_rise                     library    float      u
k_process_min_period                         library    float      u
k_process_min_pulse_width_high               library    float      u
k_process_min_pulse_width_low                library    float      u
k_process_nochange_fall                      library    float      u
k_process_nochange_rise                      library    float      u
k_process_pin_cap                            library    float      u
k_process_pin_fall_cap                       library    float      u
k_process_pin_rise_cap                       library    float      u
k_process_recovery_fall                      library    float      u
k_process_recovery_rise                      library    float      u
k_process_removal_fall                       library    float      u
k_process_removal_rise                       library    float      u
k_process_rise_propagation                   library    float      u
k_process_rise_transition                    library    float      u
k_process_setup_fall                         library    float      u
k_process_setup_rise                         library    float      u
k_process_skew_fall                          library    float      u
k_process_skew_rise                          library    float      u
k_process_wire_cap                           library    float      u
k_process_wire_res                           library    float      u
k_temp_cell_degradation                      library    float      u
k_temp_cell_fall                             library    float      u
k_temp_cell_leakage_power                    library    float      u
k_temp_cell_rise                             library    float      u
k_temp_drive_current                         library    float      u
k_temp_fall_propagation                      library    float      u
k_temp_fall_transition                       library    float      u
k_temp_hold_fall                             library    float      u
k_temp_hold_rise                             library    float      u
k_temp_internal_power                        library    float      u
k_temp_intrinsic_fall                        library    float      u
k_temp_intrinsic_rise                        library    float      u
k_temp_min_period                            library    float      u
k_temp_min_pulse_width_high                  library    float      u
k_temp_min_pulse_width_low                   library    float      u
k_temp_nochange_fall                         library    float      u
k_temp_nochange_rise                         library    float      u
k_temp_pin_cap                               library    float      u
k_temp_recovery_fall                         library    float      u
k_temp_recovery_rise                         library    float      u
k_temp_removal_fall                          library    float      u
k_temp_removal_rise                          library    float      u
k_temp_rise_propagation                      library    float      u
k_temp_rise_transition                       library    float      u
k_temp_setup_fall                            library    float      u
k_temp_setup_rise                            library    float      u
k_temp_skew_fall                             library    float      u
k_temp_skew_rise                             library    float      u
k_temp_wire_cap                              library    float      u
k_temp_wire_res                              library    float      u
k_volt_cell_degradation                      library    float      u
k_volt_cell_fall                             library    float      u
k_volt_cell_leakage_power                    library    float      u
k_volt_cell_rise                             library    float      u
k_volt_drive_current                         library    float      u
k_volt_fall_propagation                      library    float      u
k_volt_fall_transition                       library    float      u
k_volt_hold_fall                             library    float      u
k_volt_hold_rise                             library    float      u
k_volt_internal_power                        library    float      u
k_volt_intrinsic_fall                        library    float      u
k_volt_intrinsic_rise                        library    float      u
k_volt_min_period                            library    float      u
k_volt_min_pulse_width_high                  library    float      u
k_volt_min_pulse_width_low                   library    float      u
k_volt_nochange_fall                         library    float      u
k_volt_nochange_rise                         library    float      u
k_volt_pin_cap                               library    float      u
k_volt_recovery_fall                         library    float      u
k_volt_recovery_rise                         library    float      u
k_volt_removal_fall                          library    float      u
k_volt_removal_rise                          library    float      u
k_volt_rise_propagation                      library    float      u
k_volt_rise_transition                       library    float      u
k_volt_setup_fall                            library    float      u
k_volt_setup_rise                            library    float      u
k_volt_skew_fall                             library    float      u
k_volt_skew_rise                             library    float      u
k_volt_wire_cap                              library    float      u
k_volt_wire_res                              library    float      u
keepout_margin_max_padding_per_macro         lib_cell   float      u
keepout_margin_min_padding_per_macro         lib_cell   float      u
keepout_margin_tracks_per_pin                lib_cell   float      u
keyword                                      design     string     u
latch_loop_breaker_setting                   lib_pin    integer    u
lc_labeled_dont_use_dont_touch               design     boolean    u
leakage_aware_opto                           lib_cell   boolean    u
leakage_power_model                          lib_cell   integer    u
leakage_power_mvth_weights                   lib_cell   string     u
leakage_power_opto                           lib_cell   boolean    u
leakage_power_unit                           library    integer    u
level_shifter_location                       lib_cell   integer    u
lib_ccs_nldm_conversion_attempted            library    boolean    u
lib_pin_eqop_group                           lib_pin    integer    u
lib_timestamp_during_creation_in_this_session
                                             library    integer    u
library_cell_timing_check                    port       boolean    u
library_changed                              library    boolean    u
library_compiler_version                     library    string     u
library_features                             library    integer    u
library_has_cell_leakage_power_data          library    boolean    u
lim_derate_wire_length                       lib_cell   float      u
lim_rc_data                                  lib_cell   string     u
lod_canon_ref_wire_length                    lib_cell   integer    u
logdb_ref_cnt                                design     integer    u
lookup_flag                                  cell       boolean    u
lvl_sens                                     design     string     u
lvl_sens2                                    design     string     u
max_area                                     lib_cell   float      u
max_fall_eff_capacitance                     pin        float      u
max_fall_eff_capacitance                     port       float      u
max_fall_local_slack                         pin        float      u
max_fall_local_slack                         port       float      u
max_fall_slack                               pin        float      u
max_fall_slack                               port       float      u
max_low_vth                                  lib_cell   string     u
max_low_vth_percentage                       lib_cell   float      u
max_low_vth_type                             lib_cell   integer    u
max_rise_eff_capacitance                     pin        float      u
max_rise_eff_capacitance                     port       float      u
max_rise_local_slack                         pin        float      u
max_rise_local_slack                         port       float      u
max_rise_slack                               pin        float      u
max_rise_slack                               port       float      u
max_slack                                    pin        float      u
max_slack                                    port       float      u
max_wired_emitters                           lib_cell   float      u
mcmm_dominant_scenario                       lib_cell   string     u
memory_name                                  cell       string     u
memory_oper_is_read                          cell       boolean    u
min_area                                     design     boolean    u
min_fall_eff_capacitance                     pin        float      u
min_fall_eff_capacitance                     port       float      u
min_fall_slack                               pin        float      u
min_fall_slack                               port       float      u
min_net_fall_delay                           lib_pin    float      u
min_net_fall_delay                           pin        float      u
min_net_rise_delay                           pin        float      u
min_pulse_width_high                         lib_pin    float      u
min_pulse_width_low                          lib_pin    float      u
min_rise_eff_capacitance                     pin        float      u
min_rise_eff_capacitance                     port       float      u
min_rise_slack                               pin        float      u
min_rise_slack                               port       float      u
min_slack                                    pin        float      u
min_slack                                    port       float      u
mpc_fixed_core_for_rect_core                 lib_cell   boolean    u
mpc_hide_core_llx                            lib_cell   integer    u
mpc_hide_core_lly                            lib_cell   integer    u
mpc_hide_core_urx                            lib_cell   integer    u
mpc_hide_core_ury                            lib_cell   integer    u
mpc_hide_port_loc_x                          lib_pin    integer    u
mpc_hide_port_loc_y                          lib_pin    integer    u
mpc_hide_port_orient                         lib_pin    integer    u
mpc_hide_port_shape_layer                    lib_pin    integer    u
mpc_hide_port_shape_llx                      lib_pin    integer    u
mpc_hide_port_shape_lly                      lib_pin    integer    u
mpc_hide_port_shape_urx                      lib_pin    integer    u
mpc_hide_port_shape_ury                      lib_pin    integer    u
mpc_user_port_shape                          lib_pin    string     u
mpc_user_port_shape_location                 lib_pin    string     u
mpm_only_library                             library    boolean    u
multi_bit_dselector_high                     library    string     u
multi_bit_dselector_low                      library    string     u
multi_bit_mux                                library    string     u
multi_bit_selector                           library    string     u
multiple                                     port       boolean    u
mv_opcond_index                              design     integer    u
negedge_clk                                  design     string     u
negedge_clk2                                 design     string     u
net_fall_delay                               lib_pin    float      u
net_fall_delay                               pin        float      u
net_rise_delay                               pin        float      u
next_state                                   port       boolean    u
nid_dft_clk_init_cycles                      lib_cell   integer    u
nid_taint                                    lib_cell   string     u
no_legalize_fopt                             lib_cell   boolean    u
no_pulldown_pin_property                     library    string     u
nom_process                                  library    float      u
nom_temperature                              library    float      u
nom_voltage                                  library    float      u
nonpaired_twin_inc_delay_func                library    string     u
object_is_scan_domain_crossing               lib_pin    string     u
obsolete_dct_prioritize_area_correlation     lib_cell   boolean    u
odl_opto_markings_done                       lib_cell   boolean    u
oien_component                               design     string     u
old_pg_pin_syntax                            library    boolean    u
one_bit_mux                                  library    string     u
one_bit_selector                             library    string     u
operand_isolation_style                      cell       string     u
opt_ungroup_ref_design                       cell       boolean    u
opt_ungrp2                                   lib_cell   boolean    u
optimize_buffer_trees                        lib_cell   boolean    u
optimized_useful_skew                        lib_cell   boolean    u
orig_name                                    lib_pin    string     u
output_threshold_pct_fall                    library    float      u
output_threshold_pct_rise                    library    float      u
output_voltage                               port       string     u
pass1_area                                   lib_cell   float      u
pass1_area_pre_abo                           design     float      u
pco_capture_clock                            lib_pin    boolean    u
pco_override                                 lib_pin    boolean    u
pco_update_clock                             lib_pin    boolean    u
pdft_cmd_call                                lib_cell   boolean    u
pdft_is_scan_in_pin                          lib_pin    integer    u
pdft_is_scan_info_modified                   lib_cell   boolean    u
pdft_is_scan_start_stop_pin                  lib_pin    integer    u
physical_cell_height                         cell       integer    u
physical_cell_height                         design     integer    u
physical_cell_width                          cell       integer    u
physical_cell_width                          design     integer    u
piece_type                                   library    string     u
pin_capacitance                              port       string     u
pin_capacitance_max                          pin        float      u
pin_capacitance_min                          pin        float      u
pin_constraint_bound_name                    lib_pin    string     u
pin_constraint_bound_type                    lib_pin    integer    u
pin_constraint_exclude_side                  lib_pin    string     u
pin_constraint_offedge_attr                  lib_pin    integer    u
pin_constraint_side_attr                     lib_pin    integer    u
pin_constraint_space_attr                    lib_pin    integer    u
pin_function_class                           port       string     u
pin_has_per_clock_exception                  lib_pin    boolean    u
pin_is_active_high                           port       boolean    u
pin_is_clock_to_data                         pin        boolean    u
pin_is_clock_to_data_on_current_scn          pin        boolean    u
pin_is_clock_to_data_per_scn                 lib_pin    boolean    u
pin_is_dominant_clock                        lib_pin    boolean    u
pin_mog_func_id                              lib_pin    string     u
pin_on_clock_network                         pin        boolean    u
pin_on_clock_network_on_current_scn          pin        boolean    u
pin_on_clock_network_per_scn                 lib_pin    boolean    u
pin_recv_been_processed                      library    boolean    u
pin_unused_in_cell                           design     boolean    u
pin_unused_in_cell                           port       boolean    u
pin_used_in_function                         port       boolean    u
pin_used_in_input_map                        port       boolean    u
plmgr_nid_space_attr                         lib_cell   string     u
plopt_skip_init_place                        lib_cell   boolean    u
plopt_skip_pre_condition                     lib_cell   boolean    u
port_is_data_port                            lib_pin    boolean    u
posedge_clk                                  design     string     u
posedge_clk2                                 design     string     u
power_controller_instance_name               lib_cell   string     u
power_do_rticg                               lib_cell   boolean    u
power_down                                   lib_cell   boolean    u
power_group_flags                            lib_pin    integer    u
power_opt_clock_gating                       lib_cell   boolean    u
power_opt_dynamic_power_effort               lib_cell   string     u
power_opt_dynamic_power_option               lib_cell   boolean    u
power_opt_leakage_power_effort               lib_cell   string     u
power_opt_leakage_power_option               lib_cell   boolean    u
power_opt_low_power_placement                lib_cell   boolean    u
power_retention_cg                           lib_cell   string     u
power_unit                                   library    integer    u
pp_class                                     port       integer    u
pp_sense                                     port       boolean    u
ppl_areset_polarity                          lib_cell   string     u
ppl_areset_port                              lib_cell   string     u
ppl_clock_polarity                           lib_cell   string     u
ppl_clock_port                               lib_cell   string     u
ppl_pipestall_polarity                       lib_cell   string     u
ppl_pipestall_port                           lib_cell   string     u
ppl_sreset_polarity                          lib_cell   string     u
ppl_sreset_port                              lib_cell   string     u
ppl_stages                                   cell       integer    u
ppl_stages                                   lib_cell   integer    u
pre_route_fopt_mode                          lib_cell   boolean    u
preferred_input_pad_voltage                  library    string     u
preferred_output_pad_slew_rate_control       library    integer    u
preferred_output_pad_voltage                 library    string     u
preserve_boundary                            lib_cell   string     u
preserve_hierarchy                           lib_pin    boolean    u
primary_cts_corner                           lib_cell   string     u
properties                                   cell       string     u
properties                                   design     string     u
psnmp_flags                                  lib_pin    integer    u
psnmp_oname                                  lib_pin    string     u
psnmp_snames                                 lib_pin    string     u
pulling_resistance_unit                      library    integer    u
pvt_signature                                design     string     u
pwr_cg_design_has_phys_aware_cg              lib_cell   boolean    u
pwr_cg_inclusion_criteria                    lib_cell   integer    u
pwr_cg_inclusion_criteria                    power_domain
                                                        integer    u
pwr_cg_ins_cg_invoked                        lib_cell   boolean    u
pwr_cg_is_ungated_registers_info             lib_cell   boolean    u
pwr_cg_style_options                         lib_cell   string     u
pwr_cg_weak_expr                             lib_cell   string     u
pwr_ct_cell_internal_power                   lib_pin    float      u
pwr_ct_cell_internal_power_unit              lib_pin    string     u
pwr_ct_cell_leakage_power                    lib_pin    float      u
pwr_ct_cell_leakage_power_unit               lib_pin    string     u
pwr_ct_net_switching_power                   lib_pin    float      u
pwr_ct_net_switching_power_unit              lib_pin    string     u
pwr_cte_abandoned_attr                       lib_cell   boolean    u
pwr_cte_requested                            lib_cell   boolean    u
pwr_hvt_flow                                 lib_cell   boolean    u
pwr_sg_inclusion_criteria                    lib_cell   integer    u
pwr_sg_inclusion_criteria                    power_domain
                                                        integer    u
pwr_sg_is_ungated_registers_info             lib_cell   boolean    u
rc_pattern_priority                          lib_cell   string     u
rc_scaling_max_id                            lib_cell   integer    u
rc_scaling_number                            lib_cell   integer    u
rc_scaling_pattern_number                    lib_cell   integer    u
read_port_name                               cell       string     u
read_sched_step                              cell       integer    u
receiver_fall_transition_max                 pin        float      u
receiver_fall_transition_max                 port       float      u
receiver_fall_transition_min                 pin        float      u
receiver_fall_transition_min                 port       float      u
receiver_rise_transition_max                 pin        float      u
receiver_rise_transition_max                 port       float      u
receiver_rise_transition_min                 pin        float      u
receiver_rise_transition_min                 port       float      u
ref_is_unlinkable                            cell       boolean    u
related_ground_net_name                      pin        string     u
related_ground_net_name                      port       string     u
related_ground_pins                          port       string     u
related_power_net_name                       pin        string     u
related_power_net_name                       port       string     u
related_power_pins                           port       string     u
resistance_unit                              library    integer    u
retention_style                              cell       string     u
retiming_flop                                lib_pin    boolean    u
roi_do_datapath_gating                       lib_cell   integer    u
roi_gating_style                             lib_cell   integer    u
roi_num_gated_ops                            lib_cell   integer    u
roi_num_ungated_ops                          lib_cell   integer    u
ropt_fopt_drc_net                            lib_cell   string     u
ropt_fopt_drc_pin                            lib_cell   string     u
ropt_fopt_effort                             lib_cell   string     u
ropt_fopt_hold_endpoint                      lib_cell   string     u
ropt_fopt_hold_margin                        lib_cell   string     u
ropt_fopt_mode                               lib_cell   string     u
ropt_fopt_setup_endpoint                     lib_cell   string     u
ropt_fopt_setup_margin                       lib_cell   string     u
ropt_fopt_xtalk                              lib_cell   string     u
route_opt_dummy1                             lib_cell   string     u
route_opt_dummy2                             lib_cell   boolean    u
route_opt_dummy3                             lib_cell   integer    u
route_opt_eco_sr_loop                        lib_cell   integer    u
route_opt_fix_hold_mode                      lib_cell   string     u
route_opt_groute_congestion_map              lib_cell   string     u
route_opt_groute_mode                        lib_cell   integer    u
route_opt_route_runtime_limit                lib_cell   integer    u
route_opt_route_threshold                    lib_cell   integer    u
route_opt_sr_loop                            lib_cell   integer    u
route_opt_ta_xtalk_mode                      lib_cell   integer    u
route_opt_wvia_sr_loop                       lib_cell   integer    u
route_opt_xtalk_loop                         lib_cell   integer    u
route_opt_xtalk_sr_loop                      lib_cell   integer    u
routing_utilization                          library    float      u
rp_change_name_attr                          lib_cell   string     u
rp_change_name_is_processed_attr             lib_cell   boolean    u
rsop_mutex_cv_count                          lib_cell   integer    u
rsop_mutex_st_count                          lib_cell   integer    u
scalar_power_lut_template_set                library    boolean    u
scan_bidir_port_mode                         lib_pin    integer    u
scan_end_of_chain_lockup                     lib_pin    boolean    u
scan_lockup                                  lib_pin    boolean    u
scan_state_route_clocks                      lib_cell   boolean    u
scan_state_route_enables                     lib_cell   boolean    u
scan_state_route_serial                      lib_cell   boolean    u
scan_state_type                              lib_cell   integer    u
scenario_option_cts_corner_max               lib_cell   boolean    u
scenario_option_cts_corner_min               lib_cell   boolean    u
scenario_option_cts_mode                     lib_cell   boolean    u
scenario_option_dynamic_power                lib_cell   boolean    u
scenario_option_hold                         lib_cell   boolean    u
scenario_option_hold_only                    lib_cell   boolean    u
scenario_option_leakage_only                 lib_cell   boolean    u
scenario_option_leakage_power                lib_cell   boolean    u
scenario_option_para                         lib_cell   boolean    u
scenario_option_setup                        lib_cell   boolean    u
scenario_pre_compression_name                lib_cell   string     u
scenario_pre_compression_options             lib_cell   integer    u
scm_inferred_mux_attr                        cell       boolean    u
scm_mux_op_ungroup_attr                      cell       boolean    u
seqmap_cell_sync_reset                       lib_cell   integer    u
seqmap_cell_sync_set                         lib_cell   integer    u
sequential                                   design     boolean    u
sequential_oper_name                         cell       string     u
sequential_output                            port       boolean    u
series_parallel                              port       boolean    u
set_block_io_delay_str                       lib_pin    string     u
set_dft_connect_data                         lib_cell   string     u
set_dft_connect_data_length                  lib_cell   integer    u
set_dft_signal                               lib_pin    integer    u
set_optimize_dft_options                     lib_cell   boolean    u
set_optimize_dft_options_force_repartition   lib_cell   boolean    u
set_optimize_dft_options_high_effort         lib_cell   boolean    u
set_optimize_dft_options_partition           lib_cell   boolean    u
set_optimize_dft_options_repartition_method  lib_cell   integer    u
set_optimize_dft_options_single_dir          lib_cell   boolean    u
set_pin_cts_non_stop                         lib_pin    boolean    u
set_placement_area_llx                       lib_cell   integer    u
set_placement_area_lly                       lib_cell   integer    u
set_placement_area_urx                       lib_cell   integer    u
set_placement_area_ury                       lib_cell   integer    u
set_pnet_option_object_types                 lib_cell   string     u
set_port_location_x                          lib_pin    integer    u
set_port_location_y                          lib_pin    integer    u
set_ssg_data                                 lib_cell   string     u
set_ssg_data_length                          lib_cell   integer    u
set_test_power_modes_data                    lib_cell   string     u
set_test_power_modes_data_length             lib_cell   integer    u
setup_uncertainty                            clock      float      u
setup_uncertainty                            pin        float      u
setup_uncertainty                            port       float      u
shift_register_flop                          lib_cell   boolean    u
shift_registers_extracted                    lib_cell   boolean    u
si_delta_delay_max_fall                      lib_pin    float      u
si_delta_delay_max_rise                      lib_pin    float      u
si_delta_delay_min_fall                      lib_pin    float      u
si_delta_delay_min_rise                      lib_pin    float      u
si_total_coupling_capacitance                lib_pin    float      u
si_total_effective_driver_strength           lib_pin    float      u
signoff_opt_pt_exec_dir                      lib_cell   string     u
signoff_opt_pt_hold_slack_limit              lib_cell   float      u
signoff_opt_pt_license_limit                 lib_cell   integer    u
signoff_opt_pt_max_image                     lib_cell   string     u
signoff_opt_pt_min_image                     lib_cell   string     u
signoff_opt_pt_min_post_tcl_file             lib_cell   string     u
signoff_opt_pt_post_tcl_file                 lib_cell   string     u
signoff_opt_pt_pre_tcl_file                  lib_cell   string     u
signoff_opt_pt_scenario_image                lib_cell   string     u
signoff_opt_pt_scenario_mode                 lib_cell   string     u
signoff_opt_pt_scenario_post_tcl_file        lib_cell   string     u
signoff_opt_pt_scenario_pre_tcl_file         lib_cell   string     u
signoff_opt_pt_scenario_sdc_file             lib_cell   string     u
signoff_opt_pt_sdc_file                      lib_cell   string     u
signoff_opt_pt_setup_slack_limit             lib_cell   float      u
signoff_opt_star_max_image                   lib_cell   string     u
signoff_opt_star_min_image                   lib_cell   string     u
signoff_opt_star_scenario_image              lib_cell   string     u
signoff_opt_starrcxt_cmd_file                lib_cell   string     u
signoff_opt_starrcxt_csh_file                lib_cell   string     u
signoff_opt_starrcxt_exec_dir                lib_cell   string     u
signoff_opt_starrcxt_map_file                lib_cell   string     u
signoff_opt_starrcxt_max_nxtgrd_file         lib_cell   string     u
signoff_opt_starrcxt_min_nxtgrd_file         lib_cell   string     u
signoff_opt_starrcxt_mode                    lib_cell   integer    u
signoff_opt_starrcxt_num_partitions          lib_cell   integer    u
signoff_opt_starrcxt_scenario_nxtgrd_file    lib_cell   string     u
simulation                                   library    boolean    u
site1_area                                   library    float      u
site2_area                                   library    float      u
sites_ratio                                  library    float      u
skew_grp_name                                lib_pin    string     u
skew_grp_root_pin                            lib_pin    string     u
skip_vao_hierarchy                           lib_cell   boolean    u
slack_based_max_net_delay                    lib_cell   string     u
slack_based_max_transition                   lib_cell   string     u
slew_derate_from_library                     library    float      u
smallest                                     cell       boolean    u
source_file_name                             library    string     u
special_location                             port       string     u
spg_ao_strategy_signature                    lib_cell   string     u
spg_cells_signature                          lib_cell   string     u
spg_keepout_signature                        lib_cell   string     u
spg_obstruction_signature                    lib_cell   string     u
spg_ports_signature                          lib_cell   string     u
spg_power_domain_signature                   lib_cell   string     u
spg_site_row_signature                       lib_cell   string     u
spg_voltage_area_signature                   lib_cell   string     u
stall                                        port       string     u
state_function                               port       string     u
stl_srs_in_design                            lib_cell   boolean    u
store_value                                  port       boolean    u
synhi_cache_limit                            design     integer    u
synlib_area                                  design     float      u
synlib_array_naming_style                    design     string     u
synlib_has_sequential                        design     boolean    u
synlib_is_temp_dp_name                       design     boolean    u
tdrc_bidi_mode_in_shift                      lib_pin    integer    u
tdrc_simv_info                               lib_cell   integer    u
temp_cstr_scale_factor                       lib_cell   float      u
temperature_from_max_lib                     lib_cell   float      u
temperature_from_min_lib                     lib_cell   float      u
test_cell                                    design     boolean    u
test_dft_drc_tmax_set_build_options          lib_cell   string     u
test_dft_drc_tmax_set_busses                 lib_cell   string     u
test_dft_drc_tmax_set_contention             lib_cell   string     u
test_dft_drc_tmax_set_drc_options            lib_cell   string     u
test_dft_drc_tmax_set_learning               lib_cell   string     u
test_dft_drc_tmax_set_netlist                lib_cell   string     u
test_dft_drc_tmax_set_rule                   lib_cell   string     u
test_dft_drc_tmax_set_simulation             lib_cell   string     u
test_dft_sdef_attr                           lib_cell   boolean    u
test_dft_transp_mode_attr                    lib_cell   boolean    u
test_dft_xcell_violation                     lib_cell   boolean    u
test_driver_pin_for_transp_cells             lib_pin    integer    u
test_hookup_clock_gates_only                 lib_cell   boolean    u
test_pipeline                                lib_cell   boolean    u
test_pipeline                                lib_pin    boolean    u
test_scan_def_expand                         lib_cell   boolean    u
test_scan_def_file_compressed_size           lib_cell   integer    u
test_scan_def_file_compressed_size           lib_pin    integer    u
test_scan_def_file_data                      lib_cell   string     u
test_scan_def_file_data                      lib_pin    string     u
test_scan_def_file_uncompressed_size         lib_cell   integer    u
test_scan_def_file_uncompressed_size         lib_pin    integer    u
test_scan_flop_power_gating                  lib_cell   string     u
test_scan_flop_power_gating_length           lib_cell   integer    u
test_scan_type                               design     integer    u
thickness_variation_file                     lib_cell   string     u
threshold_voltage_channel_width_factors      library    byte_array u
time_scale                                   library    integer    u
time_unit_name                               library    string     u
timing_check                                 pin        boolean    u
timing_core                                  design     boolean    u
timing_model_type                            design     string     u
timing_size_only_scenarios                   lib_pin    string     u
total_capacitance_max                        net        float      u
total_capacitance_min                        net        float      u
total_coupling_capacitance                   net        float      u
tpp_signature                                lib_cell   integer    u
tpp_stitched                                 lib_cell   integer    u
trans_01                                     port       string     u
trans_0Z                                     port       string     u
trans_1Z                                     port       string     u
transition_override                          pin        boolean    u
transition_override                          port       boolean    u
transitive_slack_max_fall                    pin        float      u
transitive_slack_max_fall                    port       float      u
transitive_slack_max_rise                    pin        float      u
transitive_slack_max_rise                    port       float      u
tv_dont_touch                                lib_pin    integer    u
tv_timing_file_name_attr                     lib_cell   string     u
ufc_created_by_lc                            design     boolean    u
unconnected_pin_property                     library    string     u
upf_first_connect_convert_pg_cmd             supply_net boolean    u
upf_first_convert_pg_cmd                     supply_net string     u
upf_first_convert_pg_cmd                     supply_port
                                                        string     u
upf_first_create_convert_pg_cmd              supply_net boolean    u
upf_first_create_convert_pg_cmd              supply_port
                                                        boolean    u
upf_isolation_name_attr                      lib_pin    string     u
upf_last_convert_pg_cmd                      supply_net string     u
upf_last_convert_pg_cmd                      supply_port
                                                        string     u
upf_retention_strategy                       lib_cell   string     u
use_default_vhdl_generics_in_comp            lib_cell   boolean    u
va_parameters                                library    byte_array u
valid_porosity                               library    boolean    u
valid_routing_layers                         library    boolean    u
variable_name                                cell       string     u
vendor                                       design     string     u
verilogout_inout_force_direction             lib_pin    string     u
vh_split_design_attr                         lib_cell   boolean    u
vhdlin_ref                                   lib_cell   boolean    u
voltage_unit                                 library    integer    u
waveform                                     clock      string     u
width_coefficient                            library    float      u
wire_capacitance_max                         net        float      u
wire_capacitance_min                         net        float      u
wire_load_mode                               design     string     u
wire_load_selection_group_max                design     string     u
wire_load_selection_group_min                design     string     u
within_block_abstraction                     cell       boolean    u
within_block_abstraction                     net        boolean    u
within_block_abstraction                     pin        boolean    u
worst_fall_slack                             pin        float      u
worst_fall_slack                             port       float      u
worst_rise_slack                             pin        float      u
worst_rise_slack                             port       float      u
worst_slack                                  pin        float      u
worst_slack                                  port       float      u
write_port_name                              cell       string     u
write_sched_step                             cell       integer    u
xor_opt                                      design     boolean    u
--------------------------------------------------------------------------------
1
#  report_clock_gating
report_clock_gating -ungated -v -nosplit
 
****************************************
Report : clock_gating
        -ungated
        -verbose
        -nosplit
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:06 2023
****************************************


--------------------------------------------------------------------------------
                             Ungated Register Report
--------------------------------------------------------------------------------
           Ungated Register     |  Reason                  |  What Next?
--------------------------------------------------------------------------------
    U0_CORE/u0_mpb/r_pg0_rdrdy_reg | Constant enable condition | -
    U0_CORE/u0_mpb/xram_rdsel_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_mpb/xram_rdsel_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_mpb/pg0_rdwait_reg | Min bitwidth not met   |  -
    U0_CORE/u0_mpb/pg0_wrwait_reg | Min bitwidth not met   |  -
    U0_CORE/u0_mcu/timer_1ms_reg[13] | Constant enable condition | -
    U0_CORE/u0_mcu/timer_1ms_reg[8] | Min bitwidth not met |  -
    U0_CORE/u0_mcu/timer_1ms_reg[9] | Constant enable condition | -
    U0_CORE/u0_mcu/timer_1ms_reg[10] | Constant enable condition | -
    U0_CORE/u0_mcu/timer_1ms_reg[11] | Constant enable condition | -
    U0_CORE/u0_mcu/timer_1ms_reg[12] | Min bitwidth not met | -
    U0_CORE/u0_mcu/timer_1ms_reg[5] | Min bitwidth not met |  -
    U0_CORE/u0_mcu/timer_1ms_reg[6] | Constant enable condition | -
    U0_CORE/u0_mcu/timer_1ms_reg[7] | Constant enable condition | -
    U0_CORE/u0_mcu/timer_1ms_reg[4] | Constant enable condition | -
    U0_CORE/u0_mcu/timer_1ms_reg[3] | Constant enable condition | -
    U0_CORE/u0_mcu/timer_1ms_reg[2] | Constant enable condition | -
    U0_CORE/u0_mcu/timer_1ms_reg[1] | Constant enable condition | -
    U0_CORE/u0_mcu/timer_1ms_reg[0] | Constant enable condition | -
    U0_CORE/u0_ictlr/d_hold_reg[3] | Constant enable condition | -
    U0_CORE/u0_ictlr/dummy_reg[1] | Min bitwidth not met   |  -
    U0_CORE/u0_ictlr/d_hold_reg[1] | Constant enable condition | -
    U0_CORE/u0_ictlr/d_hold_reg[2] | Constant enable condition | -
    U0_CORE/u0_ictlr/dummy_reg[0] | Min bitwidth not met   |  -
    U0_CORE/u0_ictlr/d_hold_reg[0] | Constant enable condition | -
    U0_CORE/u0_ictlr/un_hold_reg | Min bitwidth not met    |  -
    U0_CORE/u0_ictlr/re_p_reg   |  Min bitwidth not met    |  -
    U0_CORE/u0_ictlr/r_twlb_reg[0] | Min bitwidth not met  |  -
    U0_CORE/u0_ictlr/r_twlb_reg[1] | Min bitwidth not met  |  -
    U0_CORE/u0_ictlr/r_rdy_reg  |  Min bitwidth not met    |  -
    U0_CORE/u0_ictlr/ck_n_reg[0] | Min bitwidth not met    |  -
    U0_CORE/u0_ictlr/cs_n_reg   |  Min bitwidth not met    |  -
    U0_CORE/u0_ictlr/ck_n_reg[1] | Min bitwidth not met    |  -
    U0_CORE/u0_regbank/r_phyrst_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_regbank/d_p0_reg[7] | Constant enable condition | -
    U0_CORE/u0_regbank/d_p0_reg[6] | Constant enable condition | -
    U0_CORE/u0_regbank/d_p0_reg[5] | Constant enable condition | -
    U0_CORE/u0_regbank/d_p0_reg[4] | Constant enable condition | -
    U0_CORE/u0_regbank/d_p0_reg[3] | Constant enable condition | -
    U0_CORE/u0_regbank/d_p0_reg[2] | Constant enable condition | -
    U0_CORE/u0_regbank/d_p0_reg[1] | Constant enable condition | -
    U0_CORE/u0_regbank/d_p0_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/r_phyrst_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regbank/oscdwn_shft_reg[2] | Constant enable condition | -
    U0_CORE/u0_regbank/oscdwn_shft_reg[1] | Constant enable condition | -
    U0_CORE/u0_regbank/osc_gate_n_reg[3] | Constant enable condition | -
    U0_CORE/u0_regbank/osc_gate_n_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/osc_gate_n_reg[1] | Constant enable condition | -
    U0_CORE/u0_regbank/osc_gate_n_reg[2] | Constant enable condition | -
    U0_CORE/u0_regbank/drstz_reg[1] | Constant enable condition | -
    U0_CORE/u0_regbank/oscdwn_shft_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/drstz_reg[0] | Constant enable condition | -
    U0_CORE/u0_i2cslv/sdat_reg  |  Min bitwidth not met    |  -
    U0_CORE/u0_i2cslv/cs_rwb_reg | Min bitwidth not met    |  -
    U0_CORE/u0_i2cslv/cs_sta_reg[1] | Min bitwidth not met |  -
    U0_CORE/u0_i2cslv/cs_sta_reg[0] | Min bitwidth not met |  -
    U0_CORE/u0_updphy/d_cc_reg[1] | Constant enable condition | -
    U0_CORE/u0_updphy/d_cc_reg[0] | Constant enable condition | -
    U0_CORE/u0_dacmux/syn_comp_reg[1] | Constant enable condition | -
    U0_CORE/u0_dacmux/syn_comp_reg[0] | Constant enable condition | -
    U0_CORE/u0_cvctl/div20_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_cvctl/div20_cnt_reg[3] | Constant enable condition | -
    U0_CORE/u0_cvctl/div20_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_cvctl/div20_cnt_reg[2] | Constant enable condition | -
    U0_CORE/u0_cvctl/div20_cnt_reg[4] | Constant enable condition | -
    U0_CORE/u0_cvctl/clk_5k_reg |  Constant enable condition | -
    U0_CORE/u0_regx/d_regx_addr_reg[2] | Constant enable condition | -
    U0_CORE/u0_regx/d_we16_reg  |  Constant enable condition | -
    U0_CORE/u0_regx/d_lt_drp_reg | Constant enable condition | -
    U0_CORE/u0_regx/d_di_tst_reg | Constant enable condition | -
    U0_CORE/u0_regx/d_lt_aswk_reg[5] | Constant enable condition | -
    U0_CORE/u0_regx/d_lt_aswk_reg[4] | Constant enable condition | -
    U0_CORE/u0_regx/d_lt_aswk_reg[3] | Constant enable condition | -
    U0_CORE/u0_regx/d_lt_aswk_reg[2] | Constant enable condition | -
    U0_CORE/u0_regx/d_lt_aswk_reg[1] | Constant enable condition | -
    U0_CORE/u0_regx/d_lt_aswk_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/d_regx_addr_reg[4] | Constant enable condition | -
    U0_CORE/u0_regx/d_regx_addr_reg[3] | Constant enable condition | -
    U0_CORE/u0_regx/d_regx_addr_reg[1] | Constant enable condition | -
    U0_CORE/u0_regx/d_regx_addr_reg[6] | Constant enable condition | -
    U0_CORE/u0_regx/d_regx_addr_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/d_regx_addr_reg[5] | Constant enable condition | -
    U0_CORE/u0_regx/lt_aswk_reg[5] | Constant enable condition | -
    U0_CORE/u0_regx/lt_aswk_reg[4] | Constant enable condition | -
    U0_CORE/u0_regx/lt_aswk_reg[3] | Constant enable condition | -
    U0_CORE/u0_regx/lt_aswk_reg[2] | Constant enable condition | -
    U0_CORE/u0_regx/lt_aswk_reg[1] | Constant enable condition | -
    U0_CORE/u0_regx/lt_aswk_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/lt_drp_reg  |  Constant enable condition | -
    U0_CORE/u0_srambist/busy_dly_reg | Constant enable condition | -
    U0_CORE/u0_srambist/r_bistfault_reg | Min bitwidth not met | -
    U0_CORE/u0_srambist/bistctl_re_reg | Constant enable condition | -
    U0_CORE/u0_srambist/rw_sta_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_srambist/rw_sta_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_divclk/div100k_2_reg | Constant enable condition | -
    U0_CORE/u0_divclk/div50k_100_reg[6] | Constant enable condition | -
    U0_CORE/u0_divclk/div50k_100_reg[5] | Constant enable condition | -
    U0_CORE/u0_divclk/div50k_100_reg[4] | Min bitwidth not met | -
    U0_CORE/u0_divclk/div1p5m_3_reg[1] | Constant enable condition | -
    U0_CORE/u0_divclk/div1p5m_3_reg[0] | Constant enable condition | -
    U0_CORE/u0_divclk/div8_reg[1] | Min bitwidth not met   |  -
    U0_CORE/u0_divclk/div8_reg[0] | Constant enable condition | -
    U0_CORE/u0_divclk/div50k_100_reg[1] | Constant enable condition | -
    U0_CORE/u0_divclk/div50k_100_reg[0] | Constant enable condition | -
    U0_CORE/u0_divclk/div50k_100_reg[3] | Min bitwidth not met | -
    U0_CORE/u0_divclk/div50k_100_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_divclk/div500k_5_reg[0] | Constant enable condition | -
    U0_CORE/u0_divclk/div500k_5_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_divclk/div8_reg[2] | Min bitwidth not met   |  -
    U0_CORE/u0_divclk/div500k_5_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_cpu/cpu_resume_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_cpu/d_hold_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_cpu/cpu_resume_fff_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/reset_ff2_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/rsttosrst_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/rsttowdt_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/int1_ff2_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/int0_ff2_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/rxd0_ff2_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/sdai_ff2_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[7] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[5] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[3] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[1] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[0] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[6] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[2] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[4] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/rst_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/int0_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/int1_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[6] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[5] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[4] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[2] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[1] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[0] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/rxd0_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[7] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[3] | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/sdai_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_syncneg/reset_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/setmdef_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/set_div16_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_mdu/set_div32_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_mdu/counter_st_reg[0] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/counter_st_reg[2] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/counter_st_reg[4] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/counter_st_reg[3] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/counter_st_reg[1] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/oper_reg_reg[1] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/oper_reg_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_mdu/oper_reg_reg[3] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_mdu/oper_reg_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[15] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[14] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[13] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[12] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[11] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[10] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[8] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[9] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/arcon_s_reg[7] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_mdu/arcon_s_reg[6] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[7] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[6] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[5] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[4] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[2] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[3] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[1] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/norm_reg_reg[0] | Constant enable condition | -
    U0_CORE/u0_mcu/u_mdu/mdu_op_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_mdu/mdu_op_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/ti_tmp_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/rxd0_ff_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_serial0/baud_r_count_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/ri_tmp_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/fluctuation_conter_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/s0con2_tmp_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/receive_11_bits_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/fluctuation_conter_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/ri0_fall_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/ri0_ff_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_serial0/rxd0_fall_fl_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/clk_count_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/clk_count_reg[0] | Constant enable condition | -
    U0_CORE/u0_mcu/u_serial0/rxd0_val_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_serial0/clk_count_reg[3] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/clk_count_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/rxd0_fall_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_serial0/clk_ov12_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_serial0/t_baud_ov_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_serial0/baud_r2_clk_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_serial0/r_start_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/t1ov_ff_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_serial0/baud_rate_ov_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_serial0/r_clk_ov2_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_serial0/rxd0o_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_serial0/t_start_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/txd0_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/bd_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/smod_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/s0con_s_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/s0con_s_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_serial0/s0con_s_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer0/t1clr_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer0/clk_count_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer0/tl0_ov_ff_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer0/th0_ov_ff_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer0/clk_count_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer0/clk_count_reg[0] | Constant enable condition | -
    U0_CORE/u0_mcu/u_timer0/t0clr_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer0/clk_count_reg[3] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer0/clk_ov12_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_timer0/t0_tf0_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer0/t0_tf1_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer0/t0_tr1_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer0/t0_tr0_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer1/th1_ov_ff_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer1/clk_count_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer1/clk_count_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer1/clk_count_reg[0] | Constant enable condition | -
    U0_CORE/u0_mcu/u_timer1/clk_count_reg[3] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer1/t1clr_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer1/tl1_ov_ff_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer1/clk_ov12_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_timer1/t1_tf1_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_timer1/t1_tr1_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_watchdog/wdt_act_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_watchdog/wdts_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_watchdog/wdt_normal_ff_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_watchdog/wdt_tm_sync_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_watchdog/wdt_normal_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_watchdog/wdt_act_sync_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_watchdog/wdtrefresh_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_watchdog/ip0wdts_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_watchdog/wdt_tm_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_isr/is_reg_s_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_isr/is_reg_s_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_isr/is_reg_s_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_isr/is_reg_s_reg[3] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_isr/irq_r_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_isr/isr_tm_reg_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/int4_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_extint/int5_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_extint/int6_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_extint/int7_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_extint/int8_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_extint/int9_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_extint/iex2_set_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex3_set_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex4_set_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex5_set_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex6_set_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex7_set_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex8_set_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex9_set_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/int0_fall_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/int1_fall_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/int2_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_extint/int3_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_extint/int0_clr_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/int1_clr_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/int0_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_extint/int1_ff1_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_extint/iex8_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex9_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex5_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex6_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex4_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex2_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex7_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/ie0_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/ie1_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/iex3_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/it1_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/i2fr_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/it0_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_extint/i3fr_s_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/i2ccon_reg[3] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/scli_ff_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/sdai_ff_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/clk_count2_ov_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/sdai_ff_reg_reg[2] | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/sdai_ff_reg_reg[0] | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/sdai_ff_reg_reg[1] | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/rst_delay_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/clk_count1_ov_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/bsd7_reg | Min bitwidth not met   |  -
    U0_CORE/u0_mcu/u_i2c/scli_ff_reg_reg[2] | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/starto_en_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/sclscl_reg | Min bitwidth not met |  -
    U0_CORE/u0_mcu/u_i2c/scli_ff_reg_reg[1] | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/scli_ff_reg_reg[0] | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/write_data_r_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/nedetect_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/clkint_ff_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/bclkcnt_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/bclkcnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/bsd7_tmp_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/busfree_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/fsmsync_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/clkint_reg | Min bitwidth not met |  -
    U0_CORE/u0_mcu/u_i2c/adrcompen_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/pedetect_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/adrcomp_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/fsmsync_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/fsmsync_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/sclint_reg | Min bitwidth not met |  -
    U0_CORE/u0_mcu/u_i2c/fsmdet_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/fsmdet_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/fsmdet_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/sdaint_reg | Min bitwidth not met |  -
    U0_CORE/u0_mcu/u_i2c/ack_reg | Min bitwidth not met    |  -
    U0_CORE/u0_mcu/u_i2c/fsmmod_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/fsmmod_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/fsmmod_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/sclo_int_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/wait_for_setup_r_reg | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/sdao_int_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_i2c/i2csta_reg[4] | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/i2csta_reg[3] | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/i2csta_reg[2] | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/i2csta_reg[0] | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/i2csta_reg[1] | Constant enable condition | -
    U0_CORE/u0_mcu/u_i2c/i2ccon_reg[4] | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_softrstctrl/srst_ff0_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_softrstctrl/srst_ff1_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_softrstctrl/srst_r_reg | Min bitwidth not met | -
    U0_CORE/u0_mcu/u_softrstctrl/srstflag_reg | Min bitwidth not met | -
    U0_CORE/u0_regbank/u0_reg26/mem_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_regbank/u1_reg26/mem_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_regbank/u3_regD4/mem_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_regbank/u3_regD4/mem_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regbank/u2_ovp_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u1_ocp_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u1_uvp_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u1_ovp_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_otpi_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_ocp_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_uvp_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u1_scp_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_dmf_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_otps_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_otps_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_otps_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_otps_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_i2cslv/db_scl/d_i2c_reg[0] | Constant enable condition | -
    U0_CORE/u0_i2cslv/db_scl/d_i2c_reg[1] | Constant enable condition | -
    U0_CORE/u0_i2cslv/db_scl/d_i2c_reg[2] | Constant enable condition | -
    U0_CORE/u0_i2cslv/db_scl/r_i2c_reg | Min bitwidth not met | -
    U0_CORE/u0_updphy/u0_phyrx/shrtrans_reg | Min bitwidth not met | -
    U0_CORE/u0_updphy/u0_phyidd/ntrancnt_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_updphy/u0_phyidd/ntrancnt_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_updphy/u0_phyidd/ccidle_reg | Min bitwidth not met | -
    U0_CORE/u0_updphy/u0_phytx/ptx_cc_reg | Min bitwidth not met | -
    U0_CORE/u0_updphy/u0_phytx/cs_txph_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_updphy/u0_phytx/cs_txph_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_updphy/u0_phytx/cs_txph_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_updphy/u0_phyff/locked_reg | Min bitwidth not met | -
    U0_CORE/u0_updphy/u0_updprl/canyon_m0_reg | Min bitwidth not met | -
    U0_CORE/u0_updphy/u0_sqlch_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_dac2sar/sh_rst_n_reg | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[0] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[1] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[2] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[3] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[4] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[5] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[6] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[7] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[8] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[9] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[10] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[11] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[12] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[13] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[14] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[15] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[16] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[17] | Constant enable condition | -
    U0_CORE/u0_dacmux/u0_shmux/cs_mux_reg[5] | Min bitwidth not met | -
    U0_CORE/u0_fcp/u0_fcpegn/rx_byte_pchk_reg | Constant enable condition | -
    U0_CORE/u0_fcp/u0_fcpegn/rx_trans_8_chg_reg | Min bitwidth not met | -
    U0_CORE/u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg[3] | Min bitwidth not met | -
    U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg[2] | Min bitwidth not met | -
    U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_fcp/u0_fcpegn/tx_dbuf_keep_empty_reg | Min bitwidth not met | -
    U0_CORE/u0_regx/u0_sbov_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u0_rdet_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[1] | Constant enable condition | -
    U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[4] | Constant enable condition | -
    U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[5] | Constant enable condition | -
    U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[6] | Constant enable condition | -
    U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[2] | Constant enable condition | -
    U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[7] | Constant enable condition | -
    U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[0] | Constant enable condition | -
    U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[3] | Constant enable condition | -
    U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cs_d_cc_reg | Min bitwidth not met | -
    U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/ena_reg | Min bitwidth not met | -
    U0_CORE/u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg[1] | Constant enable condition | -
    U0_CORE/u0_srambist/u0_bistfault/mem_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_regx/u1_reg1C/mem_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_regx/u0_reg10/mem_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_regbank/u0_regD4/mem_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_regbank/u1_regD4/mem_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_regbank/u2_regD4/mem_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_dacmux/u2_saren/mem_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_dacmux/u2_saren/mem_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_dacmux/u2_dacen/mem_reg[0] | Min bitwidth not met | -
    U0_CORE/u0_dacmux/u2_dacen/mem_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regx/u4_xana_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regx/u4_xana_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u4_xana_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u4_xana_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regx/u3_xana_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regx/u3_xana_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u3_xana_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u3_xana_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regx/u2_xana_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regx/u2_xana_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u2_xana_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u2_xana_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regx/u1_xana_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regx/u1_xana_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u1_xana_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u1_xana_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regx/u0_xana_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regx/u0_xana_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u0_xana_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u0_xana_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regx/u0_iosc_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regx/u0_iosc_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u0_iosc_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u0_iosc_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regx/u0_dosc_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regx/u0_dosc_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u0_dosc_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u0_dosc_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regx/u0_ts_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regx/u0_ts_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u0_ts_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regx/u0_ts_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regbank/u0_v5oc_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_v5oc_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_v5oc_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_v5oc_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regbank/u0_scp_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_scp_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_scp_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_scp_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regbank/u0_ovp_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_ovp_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_ovp_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_ovp_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regbank/u0_cc2_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_cc2_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_cc2_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_cc2_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_regbank/u0_cc1_db/db_cnt_reg[1] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_cc1_db/db_cnt_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_cc1_db/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_regbank/u0_cc1_db/d_org_reg[1] | Min bitwidth not met | -
    U0_CORE/u0_i2cslv/db_sda/d_i2c_reg[2] | Constant enable condition | -
    U0_CORE/u0_i2cslv/db_sda/d_i2c_reg[0] | Constant enable condition | -
    U0_CORE/u0_i2cslv/db_sda/d_i2c_reg[1] | Constant enable condition | -
    U0_CORE/u0_i2cslv/db_sda/r_i2c_reg | Min bitwidth not met | -
    U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg[1] | Constant enable condition | -
    U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg[0] | Constant enable condition | -
    U0_CORE/u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg[1] | Constant enable condition | -
                                |                          |
--------------------------------------------------------------------------------


                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |      340         |
          |                                       |                  |
          |    Number of Gated registers          |  2765 (85.31%)   |
          |                                       |                  |
          |    Number of Ungated registers        |   476 (14.69%)   |
          |                                       |                  |
          |    Total number of registers          |     3241         |
          ------------------------------------------------------------



1
#  compile_ultra -scan -gate_clock ;# not licensed
report_timing -path_type full_clock_expanded -input_pin
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full_clock_expanded
        -delay max
        -input_pins
        -max_paths 1
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:07 2023
****************************************

Operating Conditions: PVT_1P62V_125C   Library: worst
Wire Load Model Mode: top

  Startpoint: U0_CORE/u0_updphy/u0_updprl/cs_prcl_reg[1]
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg[8]
            (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_updphy/u0_updprl/cs_prcl_reg[1]/C (DFFQX1)
                                                          0.00       0.00 r
  U0_CORE/u0_updphy/u0_updprl/cs_prcl_reg[1]/Q (DFFQX1)
                                                          0.82       0.82 r
  U0_CORE/u0_updphy/u0_updprl/U17/A (INVXL)               0.00       0.82 r
  U0_CORE/u0_updphy/u0_updprl/U17/Y (INVXL)               0.26       1.09 f
  U0_CORE/u0_updphy/u0_updprl/U24/A (NAND21X1)            0.00       1.09 f
  U0_CORE/u0_updphy/u0_updprl/U24/Y (NAND21X1)            0.15       1.24 r
  U0_CORE/u0_updphy/u0_updprl/U23/A (INVXL)               0.00       1.24 r
  U0_CORE/u0_updphy/u0_updprl/U23/Y (INVXL)               0.19       1.43 f
  U0_CORE/u0_updphy/u0_updprl/U18/A (NAND32X1)            0.00       1.43 f
  U0_CORE/u0_updphy/u0_updprl/U18/Y (NAND32X1)            0.19       1.62 r
  U0_CORE/u0_updphy/u0_updprl/U67/A (INVX1)               0.00       1.62 r
  U0_CORE/u0_updphy/u0_updprl/U67/Y (INVX1)               0.45       2.07 f
  U0_CORE/u0_updphy/u0_updprl/prl_idle (updprl_a0)        0.00       2.07 f
  U0_CORE/u0_updphy/U43/A (INVX1)                         0.00       2.07 f
  U0_CORE/u0_updphy/U43/Y (INVX1)                         0.33       2.41 r
  U0_CORE/u0_updphy/U42/A (INVX1)                         0.00       2.41 r
  U0_CORE/u0_updphy/U42/Y (INVX1)                         0.43       2.84 f
  U0_CORE/u0_updphy/U27/B (AND2X1)                        0.00       2.84 f
  U0_CORE/u0_updphy/U27/Y (AND2X1)                        0.41       3.25 f
  U0_CORE/u0_updphy/u0_phytx/r_txnumk[2] (phytx_a0)       0.00       3.25 f
  U0_CORE/u0_updphy/u0_phytx/U21/C (AOI22BXL)             0.00       3.25 f
  U0_CORE/u0_updphy/u0_phytx/U21/Y (AOI22BXL)             0.48       3.73 r
  U0_CORE/u0_updphy/u0_phytx/U186/D (OAI31XL)             0.00       3.73 r
  U0_CORE/u0_updphy/u0_phytx/U186/Y (OAI31XL)             0.51       4.24 f
  U0_CORE/u0_updphy/u0_phytx/U184/B (AOI32X1)             0.00       4.24 f
  U0_CORE/u0_updphy/u0_phytx/U184/Y (AOI32X1)             0.45       4.70 r
  U0_CORE/u0_updphy/u0_phytx/U8/B (AO21X1)                0.00       4.70 r
  U0_CORE/u0_updphy/u0_phytx/U8/Y (AO21X1)                0.65       5.34 r
  U0_CORE/u0_updphy/u0_phytx/U98/A (INVX3)                0.00       5.34 r
  U0_CORE/u0_updphy/u0_phytx/U98/Y (INVX3)                0.15       5.49 f
  U0_CORE/u0_updphy/u0_phytx/U25/B (GEN2X1)               0.00       5.49 f
  U0_CORE/u0_updphy/u0_phytx/U25/Y (GEN2X1)               0.75       6.24 f
  U0_CORE/u0_updphy/u0_phytx/U4/A (XOR2X2)                0.00       6.24 f
  U0_CORE/u0_updphy/u0_phytx/U4/Y (XOR2X2)                0.68       6.93 f
  U0_CORE/u0_updphy/u0_phytx/U3/B (NOR4X2)                0.00       6.93 f
  U0_CORE/u0_updphy/u0_phytx/U3/Y (NOR4X2)                0.42       7.35 r
  U0_CORE/u0_updphy/u0_phytx/U95/A (NAND21X1)             0.00       7.35 r
  U0_CORE/u0_updphy/u0_phytx/U95/Y (NAND21X1)             0.28       7.63 f
  U0_CORE/u0_updphy/u0_phytx/U65/A (INVX1)                0.00       7.63 f
  U0_CORE/u0_updphy/u0_phytx/U65/Y (INVX1)                0.16       7.78 r
  U0_CORE/u0_updphy/u0_phytx/U9/A (NAND5XL)               0.00       7.78 r
  U0_CORE/u0_updphy/u0_phytx/U9/Y (NAND5XL)               0.57       8.35 f
  U0_CORE/u0_updphy/u0_phytx/U11/F (NOR6XL)               0.00       8.35 f
  U0_CORE/u0_updphy/u0_phytx/U11/Y (NOR6XL)               0.69       9.05 r
  U0_CORE/u0_updphy/u0_phytx/U10/F (NAND6XL)              0.00       9.05 r
  U0_CORE/u0_updphy/u0_phytx/U10/Y (NAND6XL)              0.69       9.74 f
  U0_CORE/u0_updphy/u0_phytx/U96/A (NAND21X1)             0.00       9.74 f
  U0_CORE/u0_updphy/u0_phytx/U96/Y (NAND21X1)             0.18       9.92 r
  U0_CORE/u0_updphy/u0_phytx/ptx_fifopop (phytx_a0)       0.00       9.92 r
  U0_CORE/u0_updphy/U10/A (AND2X1)                        0.00       9.92 r
  U0_CORE/u0_updphy/U10/Y (AND2X1)                        0.25      10.17 r
  U0_CORE/u0_updphy/u0_updprl/ptx_fifopop (updprl_a0)     0.00      10.17 r
  U0_CORE/u0_updphy/u0_updprl/U27/A (NAND21X1)            0.00      10.17 r
  U0_CORE/u0_updphy/u0_updprl/U27/Y (NAND21X1)            0.14      10.32 f
  U0_CORE/u0_updphy/u0_updprl/U175/D (OAI22X1)            0.00      10.32 f
  U0_CORE/u0_updphy/u0_updprl/U175/Y (OAI22X1)            0.45      10.76 r
  U0_CORE/u0_updphy/u0_updprl/prl_cany0r (updprl_a0)      0.00      10.76 r
  U0_CORE/u0_updphy/prl_cany0r (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6)
                                                          0.00      10.76 r
  U0_CORE/u0_mpb/i_rd[1] (mpb_a0)                         0.00      10.76 r
  U0_CORE/u0_mpb/U4/B (NAND21X1)                          0.00      10.76 r
  U0_CORE/u0_mpb/U4/Y (NAND21X1)                          0.43      11.19 r
  U0_CORE/u0_mpb/U58/A (INVX4)                            0.00      11.19 r
  U0_CORE/u0_mpb/U58/Y (INVX4)                            0.18      11.37 f
  U0_CORE/u0_mpb/U242/S (MUX2IX2)                         0.00      11.37 f
  U0_CORE/u0_mpb/U242/Y (MUX2IX2)                         0.29      11.65 f
  U0_CORE/u0_mpb/U250/A (INVX2)                           0.00      11.65 f
  U0_CORE/u0_mpb/U250/Y (INVX2)                           0.15      11.81 r
  U0_CORE/u0_mpb/U253/B (OAI211X1)                        0.00      11.81 r
  U0_CORE/u0_mpb/U253/Y (OAI211X1)                        0.34      12.14 f
  U0_CORE/u0_mpb/U252/A (INVX2)                           0.00      12.14 f
  U0_CORE/u0_mpb/U252/Y (INVX2)                           0.20      12.34 r
  U0_CORE/u0_mpb/esfrm_we (mpb_a0)                        0.00      12.34 r
  U0_CORE/u0_mcu/esfrm_we (mcu51_a0)                      0.00      12.34 r
  U0_CORE/u0_mcu/U108/A (INVX3)                           0.00      12.34 r
  U0_CORE/u0_mcu/U108/Y (INVX3)                           0.11      12.45 f
  U0_CORE/u0_mcu/U19/A (NAND21X2)                         0.00      12.45 f
  U0_CORE/u0_mcu/U19/Y (NAND21X2)                         0.13      12.57 r
  U0_CORE/u0_mcu/U18/A (INVX3)                            0.00      12.57 r
  U0_CORE/u0_mcu/U18/Y (INVX3)                            0.15      12.72 f
  U0_CORE/u0_mcu/U8/S (MUX2IX1)                           0.00      12.72 f
  U0_CORE/u0_mcu/U8/Y (MUX2IX1)                           0.29      13.01 f
  U0_CORE/u0_mcu/U50/A (INVX1)                            0.00      13.01 f
  U0_CORE/u0_mcu/U50/Y (INVX1)                            0.34      13.35 r
  U0_CORE/u0_mcu/sfraddr[6] (mcu51_a0)                    0.00      13.35 r
  U0_CORE/u0_regbank/sfr_addr[6] (regbank_a0)             0.00      13.35 r
  U0_CORE/u0_regbank/U380/A (INVX1)                       0.00      13.35 r
  U0_CORE/u0_regbank/U380/Y (INVX1)                       0.30      13.65 f
  U0_CORE/u0_regbank/U49/A (INVX3)                        0.00      13.65 f
  U0_CORE/u0_regbank/U49/Y (INVX3)                        0.20      13.85 r
  U0_CORE/u0_regbank/srl_132/SH[9] (regbank_a0_DW_rightsh_0)
                                                          0.00      13.85 r
  U0_CORE/u0_regbank/srl_132/U2576/A (INVX2)              0.00      13.85 r
  U0_CORE/u0_regbank/srl_132/U2576/Y (INVX2)              0.22      14.07 f
  U0_CORE/u0_regbank/srl_132/U2602/A (INVXL)              0.00      14.07 f
  U0_CORE/u0_regbank/srl_132/U2602/Y (INVXL)              0.77      14.84 r
  U0_CORE/u0_regbank/srl_132/U2720/S0 (MUX4XL)            0.00      14.84 r
  U0_CORE/u0_regbank/srl_132/U2720/Y (MUX4XL)             1.11      15.95 f
  U0_CORE/u0_regbank/srl_132/U2721/D0 (MUX2IX1)           0.00      15.95 f
  U0_CORE/u0_regbank/srl_132/U2721/Y (MUX2IX1)            0.30      16.25 r
  U0_CORE/u0_regbank/srl_132/U2588/D1 (MUX2X1)            0.00      16.25 r
  U0_CORE/u0_regbank/srl_132/U2588/Y (MUX2X1)             0.46      16.70 r
  U0_CORE/u0_regbank/srl_132/U2691/D1 (MUX4X1)            0.00      16.70 r
  U0_CORE/u0_regbank/srl_132/U2691/Y (MUX4X1)             0.62      17.32 r
  U0_CORE/u0_regbank/srl_132/U2690/D1 (MUX2BX1)           0.00      17.32 r
  U0_CORE/u0_regbank/srl_132/U2690/Y (MUX2BX1)            0.45      17.76 f
  U0_CORE/u0_regbank/srl_132/B[1] (regbank_a0_DW_rightsh_0)
                                                          0.00      17.76 f
  U0_CORE/u0_regbank/sfr_rdat[1] (regbank_a0)             0.00      17.76 f
  U0_CORE/u0_mcu/sfrdatai[1] (mcu51_a0)                   0.00      17.76 f
  U0_CORE/u0_mcu/u_sfrmux/sfrdatai[1] (sfrmux_a0)         0.00      17.76 f
  U0_CORE/u0_mcu/u_sfrmux/U10/A (AND2X1)                  0.00      17.76 f
  U0_CORE/u0_mcu/u_sfrmux/U10/Y (AND2X1)                  0.25      18.02 f
  U0_CORE/u0_mcu/u_sfrmux/U9/C (NOR3X1)                   0.00      18.02 f
  U0_CORE/u0_mcu/u_sfrmux/U9/Y (NOR3X1)                   0.33      18.35 r
  U0_CORE/u0_mcu/u_sfrmux/U357/A (AND4X1)                 0.00      18.35 r
  U0_CORE/u0_mcu/u_sfrmux/U357/Y (AND4X1)                 0.38      18.73 r
  U0_CORE/u0_mcu/u_sfrmux/U355/F (NAND6X2)                0.00      18.73 r
  U0_CORE/u0_mcu/u_sfrmux/U355/Y (NAND6X2)                0.62      19.36 f
  U0_CORE/u0_mcu/u_sfrmux/sfrdatao[1] (sfrmux_a0)         0.00      19.36 f
  U0_CORE/u0_mcu/u_cpu/sfrdatai[1] (mcu51_cpu_a0)         0.00      19.36 f
  U0_CORE/u0_mcu/u_cpu/U2689/A (INVX2)                    0.00      19.36 f
  U0_CORE/u0_mcu/u_cpu/U2689/Y (INVX2)                    0.13      19.49 r
  U0_CORE/u0_mcu/u_cpu/U4/B (OAI222X1)                    0.00      19.49 r
  U0_CORE/u0_mcu/u_cpu/U4/Y (OAI222X1)                    0.76      20.25 f
  U0_CORE/u0_mcu/u_cpu/U2697/F (AO2222X1)                 0.00      20.25 f
  U0_CORE/u0_mcu/u_cpu/U2697/Y (AO2222X1)                 0.42      20.67 f
  U0_CORE/u0_mcu/u_cpu/U2696/D0 (MUX2IX2)                 0.00      20.67 f
  U0_CORE/u0_mcu/u_cpu/U2696/Y (MUX2IX2)                  0.28      20.95 r
  U0_CORE/u0_mcu/u_cpu/U2695/A (NAND21X2)                 0.00      20.95 r
  U0_CORE/u0_mcu/u_cpu/U2695/Y (NAND21X2)                 0.17      21.12 f
  U0_CORE/u0_mcu/u_cpu/U2662/A (NAND32X2)                 0.00      21.12 f
  U0_CORE/u0_mcu/u_cpu/U2662/Y (NAND32X2)                 0.14      21.26 r
  U0_CORE/u0_mcu/u_cpu/U2661/A (NAND21X2)                 0.00      21.26 r
  U0_CORE/u0_mcu/u_cpu/U2661/Y (NAND21X2)                 0.12      21.38 f
  U0_CORE/u0_mcu/u_cpu/U854/A (INVX2)                     0.00      21.38 f
  U0_CORE/u0_mcu/u_cpu/U854/Y (INVX2)                     0.12      21.51 r
  U0_CORE/u0_mcu/u_cpu/U2678/A (NAND21X2)                 0.00      21.51 r
  U0_CORE/u0_mcu/u_cpu/U2678/Y (NAND21X2)                 0.11      21.62 f
  U0_CORE/u0_mcu/u_cpu/U2679/B (NAND31X2)                 0.00      21.62 f
  U0_CORE/u0_mcu/u_cpu/U2679/Y (NAND31X2)                 0.17      21.79 r
  U0_CORE/u0_mcu/u_cpu/U2709/A (NOR21X4)                  0.00      21.79 r
  U0_CORE/u0_mcu/u_cpu/U2709/Y (NOR21X4)                  0.10      21.89 f
  U0_CORE/u0_mcu/u_cpu/U2680/A (NOR21X2)                  0.00      21.89 f
  U0_CORE/u0_mcu/u_cpu/U2680/Y (NOR21X2)                  0.18      22.07 r
  U0_CORE/u0_mcu/u_cpu/U2710/A (NOR43X4)                  0.00      22.07 r
  U0_CORE/u0_mcu/u_cpu/U2710/Y (NOR43X4)                  0.11      22.18 f
  U0_CORE/u0_mcu/u_cpu/U2712/D0 (MUX2IX4)                 0.00      22.18 f
  U0_CORE/u0_mcu/u_cpu/U2712/Y (MUX2IX4)                  0.23      22.42 r
  U0_CORE/u0_mcu/u_cpu/U2713/D1 (MUX2IX4)                 0.00      22.42 r
  U0_CORE/u0_mcu/u_cpu/U2713/Y (MUX2IX4)                  0.28      22.69 f
  U0_CORE/u0_mcu/u_cpu/U1688/A (AND3X2)                   0.00      22.69 f
  U0_CORE/u0_mcu/u_cpu/U1688/Y (AND3X2)                   0.33      23.02 f
  U0_CORE/u0_mcu/u_cpu/U16/A (INVX1)                      0.00      23.02 f
  U0_CORE/u0_mcu/u_cpu/U16/Y (INVX1)                      0.09      23.11 r
  U0_CORE/u0_mcu/u_cpu/U2658/B (NAND21X2)                 0.00      23.11 r
  U0_CORE/u0_mcu/u_cpu/U2658/Y (NAND21X2)                 0.32      23.43 r
  U0_CORE/u0_mcu/u_cpu/U8/A (INVX2)                       0.00      23.43 r
  U0_CORE/u0_mcu/u_cpu/U8/Y (INVX2)                       0.13      23.56 f
  U0_CORE/u0_mcu/u_cpu/U848/B (NAND32X1)                  0.00      23.56 f
  U0_CORE/u0_mcu/u_cpu/U848/Y (NAND32X1)                  0.44      24.00 f
  U0_CORE/u0_mcu/u_cpu/U162/A (INVX3)                     0.00      24.00 f
  U0_CORE/u0_mcu/u_cpu/U162/Y (INVX3)                     0.24      24.23 r
  U0_CORE/u0_mcu/u_cpu/U6/A (NOR2X2)                      0.00      24.23 r
  U0_CORE/u0_mcu/u_cpu/U6/Y (NOR2X2)                      0.22      24.46 f
  U0_CORE/u0_mcu/u_cpu/U2659/S (MUX2X2)                   0.00      24.46 f
  U0_CORE/u0_mcu/u_cpu/U2659/Y (MUX2X2)                   0.46      24.92 f
  U0_CORE/u0_mcu/u_cpu/memaddr_comb[2] (mcu51_cpu_a0)     0.00      24.92 f
  U0_CORE/u0_mcu/memaddr_comb[2] (mcu51_a0)               0.00      24.92 f
  U0_CORE/U971/A (BUFX6)                                  0.00      24.92 f
  U0_CORE/U971/Y (BUFX6)                                  0.22      25.14 f
  U0_CORE/u0_mpb/memaddr_c[2] (mpb_a0)                    0.00      25.14 f
  U0_CORE/u0_mpb/U271/E (AOI222XL)                        0.00      25.14 f
  U0_CORE/u0_mpb/U271/Y (AOI222XL)                        0.74      25.88 r
  U0_CORE/u0_mpb/U25/B (OAI2B11X1)                        0.00      25.88 r
  U0_CORE/u0_mpb/U25/Y (OAI2B11X1)                        0.67      26.55 f
  U0_CORE/u0_mpb/xram_a[2] (mpb_a0)                       0.00      26.55 f
  U0_CORE/u0_regx/regx_addr[2] (regx_a0)                  0.00      26.55 f
  U0_CORE/u0_regx/U22/A (INVX1)                           0.00      26.55 f
  U0_CORE/u0_regx/U22/Y (INVX1)                           0.39      26.94 r
  U0_CORE/u0_regx/U107/B (NAND32X1)                       0.00      26.94 r
  U0_CORE/u0_regx/U107/Y (NAND32X1)                       0.33      27.27 r
  U0_CORE/u0_regx/U106/A (INVX1)                          0.00      27.27 r
  U0_CORE/u0_regx/U106/Y (INVX1)                          0.14      27.41 f
  U0_CORE/u0_regx/U9/A (NAND21XL)                         0.00      27.41 f
  U0_CORE/u0_regx/U9/Y (NAND21XL)                         0.29      27.70 r
  U0_CORE/u0_regx/U169/A (INVX3)                          0.00      27.70 r
  U0_CORE/u0_regx/U169/Y (INVX3)                          0.14      27.84 f
  U0_CORE/u0_regx/U168/A (AND2X2)                         0.00      27.84 f
  U0_CORE/u0_regx/U168/Y (AND2X2)                         0.25      28.09 f
  U0_CORE/u0_regx/regx_wrdac[6] (regx_a0)                 0.00      28.09 f
  U0_CORE/U983/B (NAND21X1)                               0.00      28.09 f
  U0_CORE/U983/Y (NAND21X1)                               0.22      28.31 f
  U0_CORE/U985/E (NOR8X4)                                 0.00      28.31 f
  U0_CORE/U985/Y (NOR8X4)                                 0.78      29.08 r
  U0_CORE/U969/S (MUX2X2)                                 0.00      29.08 r
  U0_CORE/U969/Y (MUX2X2)                                 0.40      29.48 r
  U0_CORE/u0_dacmux/r_wdat[0] (dacmux_a0)                 0.00      29.48 r
  U0_CORE/u0_dacmux/U14/A (INVX1)                         0.00      29.48 r
  U0_CORE/u0_dacmux/U14/Y (INVX1)                         0.14      29.62 f
  U0_CORE/u0_dacmux/U15/A (AND2X1)                        0.00      29.62 f
  U0_CORE/u0_dacmux/U15/Y (AND2X1)                        0.31      29.93 f
  U0_CORE/u0_dacmux/U787/A (AO21X4)                       0.00      29.93 f
  U0_CORE/u0_dacmux/U787/Y (AO21X4)                       0.60      30.54 f
  U0_CORE/u0_dacmux/U760/A (NAND32X2)                     0.00      30.54 f
  U0_CORE/u0_dacmux/U760/Y (NAND32X2)                     0.14      30.68 r
  U0_CORE/u0_dacmux/U11/A (INVX2)                         0.00      30.68 r
  U0_CORE/u0_dacmux/U11/Y (INVX2)                         0.14      30.81 f
  U0_CORE/u0_dacmux/u0_shmux/auto_start (shmux_00000005_00000012_00000012)
                                                          0.00      30.81 f
  U0_CORE/u0_dacmux/u0_shmux/U201/A (INVX3)               0.00      30.81 f
  U0_CORE/u0_dacmux/u0_shmux/U201/Y (INVX3)               0.11      30.92 r
  U0_CORE/u0_dacmux/u0_shmux/U815/A (NAND21X4)            0.00      30.92 r
  U0_CORE/u0_dacmux/u0_shmux/U815/Y (NAND21X4)            0.10      31.02 f
  U0_CORE/u0_dacmux/u0_shmux/U313/A (INVX3)               0.00      31.02 f
  U0_CORE/u0_dacmux/u0_shmux/U313/Y (INVX3)               0.11      31.13 r
  U0_CORE/u0_dacmux/u0_shmux/U98/B (NOR3X2)               0.00      31.13 r
  U0_CORE/u0_dacmux/u0_shmux/U98/Y (NOR3X2)               0.15      31.29 f
  U0_CORE/u0_dacmux/u0_shmux/U436/A (NAND6XL)             0.00      31.29 f
  U0_CORE/u0_dacmux/u0_shmux/U436/Y (NAND6XL)             0.52      31.81 r
  U0_CORE/u0_dacmux/u0_shmux/U811/D (OA222X1)             0.00      31.81 r
  U0_CORE/u0_dacmux/u0_shmux/U811/Y (OA222X1)             0.74      32.55 r
  U0_CORE/u0_dacmux/u0_shmux/U804/B (OAI211X1)            0.00      32.55 r
  U0_CORE/u0_dacmux/u0_shmux/U804/Y (OAI211X1)            0.29      32.84 f
  U0_CORE/u0_dacmux/u0_shmux/U302/A (BUFX3)               0.00      32.84 f
  U0_CORE/u0_dacmux/u0_shmux/U302/Y (BUFX3)               0.31      33.15 f
  U0_CORE/u0_dacmux/u0_shmux/ps_ptr[2] (shmux_00000005_00000012_00000012)
                                                          0.00      33.15 f
  U0_CORE/u0_dacmux/U115/A (NAND21XL)                     0.00      33.15 f
  U0_CORE/u0_dacmux/U115/Y (NAND21XL)                     0.16      33.31 r
  U0_CORE/u0_dacmux/U9/A (INVX1)                          0.00      33.31 r
  U0_CORE/u0_dacmux/U9/Y (INVX1)                          0.36      33.67 f
  U0_CORE/u0_dacmux/U10/H (AO2222XL)                      0.00      33.67 f
  U0_CORE/u0_dacmux/U10/Y (AO2222XL)                      0.86      34.53 f
  U0_CORE/u0_dacmux/U5/D1 (MUX2IX1)                       0.00      34.53 f
  U0_CORE/u0_dacmux/U5/Y (MUX2IX1)                        0.39      34.92 r
  U0_CORE/u0_dacmux/U758/A (NAND21X2)                     0.00      34.92 r
  U0_CORE/u0_dacmux/U758/Y (NAND21X2)                     0.17      35.09 f
  U0_CORE/u0_dacmux/U782/D0 (MUX2IX2)                     0.00      35.09 f
  U0_CORE/u0_dacmux/U782/Y (MUX2IX2)                      0.24      35.33 r
  U0_CORE/u0_dacmux/U12/B (NAND21X1)                      0.00      35.33 r
  U0_CORE/u0_dacmux/U12/Y (NAND21X1)                      0.34      35.67 r
  U0_CORE/u0_dacmux/U88/A (NAND21X2)                      0.00      35.67 r
  U0_CORE/u0_dacmux/U88/Y (NAND21X2)                      0.24      35.91 f
  U0_CORE/u0_dacmux/u0_dac2sar/sar_ini (dac2sar_a0)       0.00      35.91 f
  U0_CORE/u0_dacmux/u0_dac2sar/U20/A (INVX3)              0.00      35.91 f
  U0_CORE/u0_dacmux/u0_dac2sar/U20/Y (INVX3)              0.23      36.14 r
  U0_CORE/u0_dacmux/u0_dac2sar/U5/B (NAND2X1)             0.00      36.14 r
  U0_CORE/u0_dacmux/u0_dac2sar/U5/Y (NAND2X1)             0.18      36.32 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/B[0] (dac2sar_a0_DW01_add_3)
                                                          0.00      36.32 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U94/B (NAND2X1)
                                                          0.00      36.32 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U94/Y (NAND2X1)
                                                          0.21      36.53 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U149/C (OAI21X1)
                                                          0.00      36.53 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U149/Y (OAI21X1)
                                                          0.28      36.80 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U110/C (AOI21XL)
                                                          0.00      36.80 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U110/Y (AOI21XL)
                                                          0.34      37.14 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U108/A (INVXL)     0.00      37.14 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U108/Y (INVXL)     0.31      37.45 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U107/A (NAND2X1)
                                                          0.00      37.45 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U107/Y (NAND2X1)
                                                          0.19      37.64 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U102/A (NAND2X1)
                                                          0.00      37.64 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U102/Y (NAND2X1)
                                                          0.17      37.81 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U151/B (AOI21X1)
                                                          0.00      37.81 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U151/Y (AOI21X1)
                                                          0.38      38.20 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U150/A (XOR2X1)
                                                          0.00      38.20 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U150/Y (XOR2X1)
                                                          0.38      38.57 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/SUM[9] (dac2sar_a0_DW01_add_3)
                                                          0.00      38.57 f
  U0_CORE/u0_dacmux/u0_dac2sar/U28/D0 (MUX2X2)            0.00      38.57 f
  U0_CORE/u0_dacmux/u0_dac2sar/U28/Y (MUX2X2)             0.46      39.04 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/wdat[8] (glreg_WIDTH10_2)
                                                          0.00      39.04 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg[8]/D (DFFRQXL)
                                                          0.00      39.04 f
  data arrival time                                                 39.04

  clock MCLK (rise edge)                                 40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.50      39.50
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg[8]/C (DFFRQXL)
                                                          0.00      39.50 r
  library setup time                                     -0.46      39.04
  data required time                                                39.04
  --------------------------------------------------------------------------
  data required time                                                39.04
  data arrival time                                                -39.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
report_timing -from [ get_pins U0_CORE/u0_ictlr/c_buf_reg*/Q* ]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:07 2023
****************************************

Operating Conditions: PVT_1P62V_125C   Library: worst
Wire Load Model Mode: top

  Startpoint: U0_CORE/u0_ictlr/c_buf_reg[22][7]
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg[8]
            (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_ictlr/c_buf_reg[22][7]/C (DFFQX1)            0.00       0.00 r
  U0_CORE/u0_ictlr/c_buf_reg[22][7]/Q (DFFQX1) <-         0.74       0.74 f
  U0_CORE/u0_ictlr/U609/Y (INVX1)                         0.09       0.84 r
  U0_CORE/u0_ictlr/U891/Y (OAI222XL)                      0.70       1.54 f
  U0_CORE/u0_ictlr/U890/Y (NOR4XL)                        0.83       2.37 r
  U0_CORE/u0_ictlr/U889/Y (NAND4X1)                       0.45       2.82 f
  U0_CORE/u0_ictlr/o_inst[7] (ictlr_a0)                   0.00       2.82 f
  U0_CORE/U205/Y (AOI22X1)                                0.43       3.25 r
  U0_CORE/U204/Y (OAI211X1)                               0.46       3.72 f
  U0_CORE/u0_mcu/memdatai[7] (mcu51_a0)                   0.00       3.72 f
  U0_CORE/u0_mcu/u_cpu/memdatai[7] (mcu51_cpu_a0)         0.00       3.72 f
  U0_CORE/u0_mcu/u_cpu/U413/Y (INVX1)                     0.30       4.02 r
  U0_CORE/u0_mcu/u_cpu/U875/Y (OR2X1)                     0.31       4.33 r
  U0_CORE/u0_mcu/u_cpu/U860/Y (NAND31X1)                  0.38       4.72 f
  U0_CORE/u0_mcu/u_cpu/U863/Y (OAI22X1)                   0.75       5.46 r
  U0_CORE/u0_mcu/u_cpu/U414/Y (INVX1)                     0.37       5.83 f
  U0_CORE/u0_mcu/u_cpu/U1732/Y (AOI21X1)                  0.35       6.18 r
  U0_CORE/u0_mcu/u_cpu/U1731/Y (MUX2BXL)                  0.62       6.81 f
  U0_CORE/u0_mcu/u_cpu/ramwe_comb (mcu51_cpu_a0)          0.00       6.81 f
  U0_CORE/u0_mcu/ramwe (mcu51_a0)                         0.00       6.81 f
  U0_CORE/u0_mpb/idat_w (mpb_a0)                          0.00       6.81 f
  U0_CORE/u0_mpb/U97/Y (INVX1)                            0.17       6.98 r
  U0_CORE/u0_mpb/U96/Y (NAND21X1)                         0.25       7.23 f
  U0_CORE/u0_mpb/U251/Y (NAND32X1)                        0.49       7.72 f
  U0_CORE/u0_mpb/U162/Y (GEN3XL)                          1.35       9.07 f
  U0_CORE/u0_mpb/U92/Y (AO21X1)                           0.74       9.80 f
  U0_CORE/u0_mpb/U59/Y (INVX1)                            0.20      10.01 r
  U0_CORE/u0_mpb/U91/Y (NAND32X1)                         0.40      10.40 r
  U0_CORE/u0_mpb/U60/Y (INVX1)                            0.33      10.73 f
  U0_CORE/u0_mpb/U262/Y (AOI222XL)                        0.88      11.61 r
  U0_CORE/u0_mpb/U158/Y (OAI211X1)                        0.68      12.29 f
  U0_CORE/u0_mpb/xram_a[0] (mpb_a0)                       0.00      12.29 f
  U0_CORE/u0_regx/regx_addr[0] (regx_a0)                  0.00      12.29 f
  U0_CORE/u0_regx/U71/Y (INVX2)                           0.27      12.56 r
  U0_CORE/u0_regx/U59/Y (NAND32XL)                        0.42      12.99 r
  U0_CORE/u0_regx/U108/Y (INVX1)                          0.34      13.32 f
  U0_CORE/u0_regx/U20/Y (AND2X1)                          0.37      13.69 f
  U0_CORE/u0_regx/regx_wrdac[3] (regx_a0)                 0.00      13.69 f
  U0_CORE/U59/Y (OR2X1)                                   0.48      14.17 f
  U0_CORE/U985/Y (NOR8X4)                                 0.83      14.99 r
  U0_CORE/U969/Y (MUX2X2)                                 0.40      15.40 r
  U0_CORE/u0_dacmux/r_wdat[0] (dacmux_a0)                 0.00      15.40 r
  U0_CORE/u0_dacmux/U14/Y (INVX1)                         0.14      15.53 f
  U0_CORE/u0_dacmux/U15/Y (AND2X1)                        0.31      15.84 f
  U0_CORE/u0_dacmux/U787/Y (AO21X4)                       0.60      16.45 f
  U0_CORE/u0_dacmux/U760/Y (NAND32X2)                     0.14      16.59 r
  U0_CORE/u0_dacmux/U11/Y (INVX2)                         0.14      16.73 f
  U0_CORE/u0_dacmux/u0_shmux/auto_start (shmux_00000005_00000012_00000012)
                                                          0.00      16.73 f
  U0_CORE/u0_dacmux/u0_shmux/U201/Y (INVX3)               0.11      16.83 r
  U0_CORE/u0_dacmux/u0_shmux/U815/Y (NAND21X4)            0.10      16.93 f
  U0_CORE/u0_dacmux/u0_shmux/U313/Y (INVX3)               0.11      17.05 r
  U0_CORE/u0_dacmux/u0_shmux/U98/Y (NOR3X2)               0.15      17.20 f
  U0_CORE/u0_dacmux/u0_shmux/U436/Y (NAND6XL)             0.52      17.72 r
  U0_CORE/u0_dacmux/u0_shmux/U811/Y (OA222X1)             0.74      18.46 r
  U0_CORE/u0_dacmux/u0_shmux/U804/Y (OAI211X1)            0.29      18.75 f
  U0_CORE/u0_dacmux/u0_shmux/U302/Y (BUFX3)               0.31      19.06 f
  U0_CORE/u0_dacmux/u0_shmux/ps_ptr[2] (shmux_00000005_00000012_00000012)
                                                          0.00      19.06 f
  U0_CORE/u0_dacmux/U115/Y (NAND21XL)                     0.16      19.22 r
  U0_CORE/u0_dacmux/U9/Y (INVX1)                          0.36      19.58 f
  U0_CORE/u0_dacmux/U10/Y (AO2222XL)                      0.86      20.44 f
  U0_CORE/u0_dacmux/U5/Y (MUX2IX1)                        0.39      20.83 r
  U0_CORE/u0_dacmux/U758/Y (NAND21X2)                     0.17      21.00 f
  U0_CORE/u0_dacmux/U782/Y (MUX2IX2)                      0.24      21.24 r
  U0_CORE/u0_dacmux/U12/Y (NAND21X1)                      0.34      21.58 r
  U0_CORE/u0_dacmux/U88/Y (NAND21X2)                      0.24      21.82 f
  U0_CORE/u0_dacmux/u0_dac2sar/sar_ini (dac2sar_a0)       0.00      21.82 f
  U0_CORE/u0_dacmux/u0_dac2sar/U20/Y (INVX3)              0.23      22.05 r
  U0_CORE/u0_dacmux/u0_dac2sar/U5/Y (NAND2X1)             0.18      22.23 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/B[0] (dac2sar_a0_DW01_add_3)
                                                          0.00      22.23 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U94/Y (NAND2X1)
                                                          0.21      22.44 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U149/Y (OAI21X1)
                                                          0.28      22.71 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U110/Y (AOI21XL)
                                                          0.34      23.05 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U108/Y (INVXL)     0.31      23.36 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U107/Y (NAND2X1)
                                                          0.19      23.56 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U102/Y (NAND2X1)
                                                          0.17      23.73 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U151/Y (AOI21X1)
                                                          0.38      24.11 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/U150/Y (XOR2X1)
                                                          0.38      24.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_301/SUM[9] (dac2sar_a0_DW01_add_3)
                                                          0.00      24.49 f
  U0_CORE/u0_dacmux/u0_dac2sar/U28/Y (MUX2X2)             0.46      24.95 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/wdat[8] (glreg_WIDTH10_2)
                                                          0.00      24.95 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg[8]/D (DFFRQXL)
                                                          0.00      24.95 f
  data arrival time                                                 24.95

  clock MCLK (rise edge)                                 40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.50      39.50
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg[8]/C (DFFRQXL)
                                                          0.00      39.50 r
  library setup time                                     -0.46      39.04
  data required time                                                39.04
  --------------------------------------------------------------------------
  data required time                                                39.04
  data arrival time                                                -24.95
  --------------------------------------------------------------------------
  slack (MET)                                                       14.09


1
report_timing -to   [ get_pins U0_SRAM/A* ]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:12 2023
****************************************

Operating Conditions: PVT_1P62V_125C   Library: worst
Wire Load Model Mode: top

  Startpoint: U0_CORE/u0_mcu/u_cpu/acc_reg_reg[7]
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_SRAM (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_mcu/u_cpu/acc_reg_reg[7]/C (DFFQX1)          0.00       0.00 r
  U0_CORE/u0_mcu/u_cpu/acc_reg_reg[7]/Q (DFFQX1)          0.91       0.91 f
  U0_CORE/u0_mcu/u_cpu/U1997/Y (INVX1)                    0.32       1.22 r
  U0_CORE/u0_mcu/u_cpu/U88/Y (INVX1)                      0.25       1.48 f
  U0_CORE/u0_mcu/u_cpu/sub_5950/A[0] (mcu51_cpu_a0_DW01_sub_1)
                                                          0.00       1.48 f
  U0_CORE/u0_mcu/u_cpu/sub_5950/U7/Y (INVX1)              0.14       1.61 r
  U0_CORE/u0_mcu/u_cpu/sub_5950/U6/Y (NAND21X1)           0.15       1.77 f
  U0_CORE/u0_mcu/u_cpu/sub_5950/U2_1/CO (FAD1X1)          0.62       2.39 f
  U0_CORE/u0_mcu/u_cpu/sub_5950/U2_2/CO (FAD1X1)          0.67       3.06 f
  U0_CORE/u0_mcu/u_cpu/sub_5950/U2_3/CO (FAD1X1)          0.67       3.72 f
  U0_CORE/u0_mcu/u_cpu/sub_5950/U2_4/CO (FAD1X1)          0.67       4.39 f
  U0_CORE/u0_mcu/u_cpu/sub_5950/U2_5/CO (FAD1X1)          0.67       5.06 f
  U0_CORE/u0_mcu/u_cpu/sub_5950/U2_6/CO (FAD1X1)          0.62       5.68 f
  U0_CORE/u0_mcu/u_cpu/sub_5950/U12/Y (AOI21BBXL)         0.54       6.22 f
  U0_CORE/u0_mcu/u_cpu/sub_5950/U11/Y (AOI21X1)           0.92       7.14 r
  U0_CORE/u0_mcu/u_cpu/sub_5950/DIFF[8] (mcu51_cpu_a0_DW01_sub_1)
                                                          0.00       7.14 r
  U0_CORE/u0_mcu/u_cpu/U1776/Y (MUX2AXL)                  0.77       7.91 r
  U0_CORE/u0_mcu/u_cpu/U1775/Y (INVX1)                    0.24       8.16 f
  U0_CORE/u0_mcu/u_cpu/sub_5969/A[1] (mcu51_cpu_a0_DW01_sub_0)
                                                          0.00       8.16 f
  U0_CORE/u0_mcu/u_cpu/sub_5969/U2_1/CO (FAD1X1)          0.70       8.86 f
  U0_CORE/u0_mcu/u_cpu/sub_5969/U2_2/CO (FAD1X1)          0.67       9.52 f
  U0_CORE/u0_mcu/u_cpu/sub_5969/U2_3/CO (FAD1X1)          0.67      10.19 f
  U0_CORE/u0_mcu/u_cpu/sub_5969/U2_4/CO (FAD1X1)          0.67      10.86 f
  U0_CORE/u0_mcu/u_cpu/sub_5969/U2_5/CO (FAD1X1)          0.67      11.53 f
  U0_CORE/u0_mcu/u_cpu/sub_5969/U2_6/CO (FAD1X1)          0.67      12.20 f
  U0_CORE/u0_mcu/u_cpu/sub_5969/U2_7/CO (FAD1X1)          0.58      12.77 f
  U0_CORE/u0_mcu/u_cpu/sub_5969/U12/Y (INVX1)             0.42      13.19 r
  U0_CORE/u0_mcu/u_cpu/sub_5969/DIFF[8] (mcu51_cpu_a0_DW01_sub_0)
                                                          0.00      13.19 r
  U0_CORE/u0_mcu/u_cpu/U864/Y (OA222X1)                   0.64      13.83 r
  U0_CORE/u0_mcu/u_cpu/U1747/Y (NAND43X1)                 0.19      14.01 f
  U0_CORE/u0_mcu/u_cpu/U1758/Y (MUX2X1)                   0.56      14.57 f
  U0_CORE/u0_mcu/u_cpu/add_5586/A[0] (mcu51_cpu_a0_DW01_add_0)
                                                          0.00      14.57 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U3/Y (NOR21XL)            0.40      14.97 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_1/CO (FAD1X1)          0.64      15.61 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_2/CO (FAD1X1)          0.67      16.28 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_3/CO (FAD1X1)          0.67      16.95 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_4/CO (FAD1X1)          0.67      17.61 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_5/CO (FAD1X1)          0.67      18.28 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_6/CO (FAD1X1)          0.67      18.95 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_7/CO (FAD1X1)          0.67      19.62 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_8/CO (FAD1X1)          0.67      20.29 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_9/CO (FAD1X1)          0.67      20.95 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_10/CO (FAD1X1)         0.67      21.62 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_11/CO (FAD1X1)         0.67      22.29 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_12/CO (FAD1X1)         0.67      22.96 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_13/CO (FAD1X1)         0.67      23.63 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_14/CO (FAD1X1)         0.64      24.26 f
  U0_CORE/u0_mcu/u_cpu/add_5586/U1_15/Y (XOR3X1)          0.83      25.09 r
  U0_CORE/u0_mcu/u_cpu/add_5586/SUM[15] (mcu51_cpu_a0_DW01_add_0)
                                                          0.00      25.09 r
  U0_CORE/u0_mcu/u_cpu/U1735/Y (AO2222XL)                 0.50      25.59 r
  U0_CORE/u0_mcu/u_cpu/U2701/Y (AO2222XL)                 0.68      26.27 r
  U0_CORE/u0_mcu/u_cpu/U1755/Y (MUX2X1)                   0.52      26.79 r
  U0_CORE/u0_mcu/u_cpu/memaddr_comb[15] (mcu51_cpu_a0)
                                                          0.00      26.79 r
  U0_CORE/u0_mcu/memaddr_comb[15] (mcu51_a0)              0.00      26.79 r
  U0_CORE/u0_mpb/memaddr_c[15] (mpb_a0)                   0.00      26.79 r
  U0_CORE/u0_mpb/U101/Y (OAI31XL)                         0.32      27.11 f
  U0_CORE/u0_mpb/U99/Y (MUX3IX1)                          0.89      27.99 r
  U0_CORE/u0_mpb/U98/Y (OAI211X1)                         0.56      28.56 f
  U0_CORE/u0_mpb/xram_ce (mpb_a0)                         0.00      28.56 f
  U0_CORE/U984/Y (AOI22XL)                                0.82      29.37 r
  U0_CORE/U122/Y (INVX1)                                  0.34      29.71 f
  U0_CORE/SRAM_A[2] (core_a0)                             0.00      29.71 f
  U0_SRAM/A[2] (MSL18B_1536X8_RW10TM4_16)                 0.00      29.71 f
  data arrival time                                                 29.71

  clock MCLK (rise edge)                                 40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.50      39.50
  U0_SRAM/CK (MSL18B_1536X8_RW10TM4_16)                   0.00      39.50 r
  library setup time                                     -0.88      38.62
  data required time                                                38.62
  --------------------------------------------------------------------------
  data required time                                                38.62
  data arrival time                                                -29.71
  --------------------------------------------------------------------------
  slack (MET)                                                        8.91


1
report_timing -to   [ get_pins U0_SRAM/D* ]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:12 2023
****************************************

Operating Conditions: PVT_1P62V_125C   Library: worst
Wire Load Model Mode: top

  Startpoint: U0_CORE/u0_updphy/u0_updprl/cs_prcl_reg[1]
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_SRAM (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CORE/u0_updphy/u0_updprl/cs_prcl_reg[1]/C (DFFQX1)
                                                          0.00       0.00 r
  U0_CORE/u0_updphy/u0_updprl/cs_prcl_reg[1]/Q (DFFQX1)
                                                          0.82       0.82 r
  U0_CORE/u0_updphy/u0_updprl/U17/Y (INVXL)               0.26       1.09 f
  U0_CORE/u0_updphy/u0_updprl/U24/Y (NAND21X1)            0.15       1.24 r
  U0_CORE/u0_updphy/u0_updprl/U23/Y (INVXL)               0.19       1.43 f
  U0_CORE/u0_updphy/u0_updprl/U18/Y (NAND32X1)            0.19       1.62 r
  U0_CORE/u0_updphy/u0_updprl/U67/Y (INVX1)               0.45       2.07 f
  U0_CORE/u0_updphy/u0_updprl/prl_idle (updprl_a0)        0.00       2.07 f
  U0_CORE/u0_updphy/U43/Y (INVX1)                         0.33       2.41 r
  U0_CORE/u0_updphy/U42/Y (INVX1)                         0.43       2.84 f
  U0_CORE/u0_updphy/U27/Y (AND2X1)                        0.41       3.25 f
  U0_CORE/u0_updphy/u0_phytx/r_txnumk[2] (phytx_a0)       0.00       3.25 f
  U0_CORE/u0_updphy/u0_phytx/U21/Y (AOI22BXL)             0.48       3.73 r
  U0_CORE/u0_updphy/u0_phytx/U186/Y (OAI31XL)             0.51       4.24 f
  U0_CORE/u0_updphy/u0_phytx/U184/Y (AOI32X1)             0.45       4.70 r
  U0_CORE/u0_updphy/u0_phytx/U8/Y (AO21X1)                0.65       5.34 r
  U0_CORE/u0_updphy/u0_phytx/U98/Y (INVX3)                0.15       5.49 f
  U0_CORE/u0_updphy/u0_phytx/U25/Y (GEN2X1)               0.75       6.24 f
  U0_CORE/u0_updphy/u0_phytx/U4/Y (XOR2X2)                0.68       6.93 f
  U0_CORE/u0_updphy/u0_phytx/U3/Y (NOR4X2)                0.42       7.35 r
  U0_CORE/u0_updphy/u0_phytx/U95/Y (NAND21X1)             0.28       7.63 f
  U0_CORE/u0_updphy/u0_phytx/U65/Y (INVX1)                0.16       7.78 r
  U0_CORE/u0_updphy/u0_phytx/U9/Y (NAND5XL)               0.57       8.35 f
  U0_CORE/u0_updphy/u0_phytx/U11/Y (NOR6XL)               0.69       9.05 r
  U0_CORE/u0_updphy/u0_phytx/U10/Y (NAND6XL)              0.69       9.74 f
  U0_CORE/u0_updphy/u0_phytx/U96/Y (NAND21X1)             0.18       9.92 r
  U0_CORE/u0_updphy/u0_phytx/ptx_fifopop (phytx_a0)       0.00       9.92 r
  U0_CORE/u0_updphy/U10/Y (AND2X1)                        0.25      10.17 r
  U0_CORE/u0_updphy/u0_updprl/ptx_fifopop (updprl_a0)     0.00      10.17 r
  U0_CORE/u0_updphy/u0_updprl/U27/Y (NAND21X1)            0.14      10.32 f
  U0_CORE/u0_updphy/u0_updprl/U175/Y (OAI22X1)            0.45      10.76 r
  U0_CORE/u0_updphy/u0_updprl/prl_cany0r (updprl_a0)      0.00      10.76 r
  U0_CORE/u0_updphy/prl_cany0r (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6)
                                                          0.00      10.76 r
  U0_CORE/u0_mpb/i_rd[1] (mpb_a0)                         0.00      10.76 r
  U0_CORE/u0_mpb/U4/Y (NAND21X1)                          0.43      11.19 r
  U0_CORE/u0_mpb/U58/Y (INVX4)                            0.18      11.37 f
  U0_CORE/u0_mpb/U242/Y (MUX2IX2)                         0.29      11.65 f
  U0_CORE/u0_mpb/U250/Y (INVX2)                           0.15      11.81 r
  U0_CORE/u0_mpb/U253/Y (OAI211X1)                        0.34      12.14 f
  U0_CORE/u0_mpb/U252/Y (INVX2)                           0.20      12.34 r
  U0_CORE/u0_mpb/esfrm_we (mpb_a0)                        0.00      12.34 r
  U0_CORE/u0_mcu/esfrm_we (mcu51_a0)                      0.00      12.34 r
  U0_CORE/u0_mcu/U108/Y (INVX3)                           0.11      12.45 f
  U0_CORE/u0_mcu/U19/Y (NAND21X2)                         0.13      12.57 r
  U0_CORE/u0_mcu/U18/Y (INVX3)                            0.15      12.72 f
  U0_CORE/u0_mcu/U9/Y (MUX2IX1)                           0.30      13.02 r
  U0_CORE/u0_mcu/U49/Y (INVX1)                            0.40      13.42 f
  U0_CORE/u0_mcu/sfraddr[5] (mcu51_a0)                    0.00      13.42 f
  U0_CORE/u0_regbank/sfr_addr[5] (regbank_a0)             0.00      13.42 f
  U0_CORE/u0_regbank/srl_132/SH[8] (regbank_a0_DW_rightsh_0)
                                                          0.00      13.42 f
  U0_CORE/u0_regbank/srl_132/U2631/Y (INVXL)              0.67      14.09 r
  U0_CORE/u0_regbank/srl_132/U2730/Y (INVX1)              0.54      14.63 f
  U0_CORE/u0_regbank/srl_132/U2736/Y (INVXL)              0.42      15.05 r
  U0_CORE/u0_regbank/srl_132/U3242/Y (NOR2X1)             0.24      15.29 f
  U0_CORE/u0_regbank/srl_132/U2644/Y (MUX4XL)             0.82      16.11 f
  U0_CORE/u0_regbank/srl_132/U2592/Y (MUX2X1)             0.49      16.60 f
  U0_CORE/u0_regbank/srl_132/U2646/Y (MUX4X1)             0.79      17.39 f
  U0_CORE/u0_regbank/srl_132/U2647/Y (MUX2BX1)            0.51      17.90 r
  U0_CORE/u0_regbank/srl_132/B[0] (regbank_a0_DW_rightsh_0)
                                                          0.00      17.90 r
  U0_CORE/u0_regbank/sfr_rdat[0] (regbank_a0)             0.00      17.90 r
  U0_CORE/u0_mcu/sfrdatai[0] (mcu51_a0)                   0.00      17.90 r
  U0_CORE/u0_mcu/u_sfrmux/sfrdatai[0] (sfrmux_a0)         0.00      17.90 r
  U0_CORE/u0_mcu/u_sfrmux/U343/Y (AOI222XL)               0.42      18.33 f
  U0_CORE/u0_mcu/u_sfrmux/U119/Y (NAND6X1)                0.50      18.82 r
  U0_CORE/u0_mcu/u_sfrmux/sfrdatao[0] (sfrmux_a0)         0.00      18.82 r
  U0_CORE/u0_mcu/u_cpu/sfrdatai[0] (mcu51_cpu_a0)         0.00      18.82 r
  U0_CORE/u0_mcu/u_cpu/U853/Y (INVX1)                     0.19      19.01 f
  U0_CORE/u0_mcu/u_cpu/U188/Y (OAI222XL)                  0.63      19.65 r
  U0_CORE/u0_mcu/u_cpu/U390/Y (NAND2X1)                   0.39      20.04 f
  U0_CORE/u0_mcu/u_cpu/U2715/Y (MAJ3X1)                   0.64      20.68 f
  U0_CORE/u0_mcu/u_cpu/U2716/Y (MAJ3X1)                   0.59      21.26 f
  U0_CORE/u0_mcu/u_cpu/U2717/Y (MAJ3X1)                   0.57      21.83 f
  U0_CORE/u0_mcu/u_cpu/U2718/Y (MAJ3X1)                   0.55      22.38 f
  U0_CORE/u0_mcu/u_cpu/U2719/Y (MAJ3X1)                   0.55      22.94 f
  U0_CORE/u0_mcu/u_cpu/U2720/Y (MAJ3X1)                   0.52      23.45 f
  U0_CORE/u0_mcu/u_cpu/U189/Y (XNOR3X1)                   0.93      24.39 f
  U0_CORE/u0_mcu/u_cpu/U894/Y (AOI22X1)                   0.27      24.66 r
  U0_CORE/u0_mcu/u_cpu/U1814/Y (AND4X1)                   0.46      25.13 r
  U0_CORE/u0_mcu/u_cpu/U903/Y (OAI222XL)                  0.57      25.70 f
  U0_CORE/u0_mcu/u_cpu/ramdatao_comb[7] (mcu51_cpu_a0)
                                                          0.00      25.70 f
  U0_CORE/u0_mcu/ramdatao[7] (mcu51_a0)                   0.00      25.70 f
  U0_CORE/u0_mpb/idat_wdat[7] (mpb_a0)                    0.00      25.70 f
  U0_CORE/u0_mpb/U117/Y (AO22X1)                          0.63      26.33 f
  U0_CORE/u0_mpb/U116/Y (NAND21X1)                        0.24      26.57 f
  U0_CORE/u0_mpb/iram_d[7] (mpb_a0)                       0.00      26.57 f
  U0_CORE/U275/Y (ENOX1)                                  0.47      27.03 f
  U0_CORE/SRAM_D[7] (core_a0)                             0.00      27.03 f
  U0_SRAM/DI[7] (MSL18B_1536X8_RW10TM4_16)                0.00      27.03 f
  data arrival time                                                 27.03

  clock MCLK (rise edge)                                 40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.50      39.50
  U0_SRAM/CK (MSL18B_1536X8_RW10TM4_16)                   0.00      39.50 r
  library setup time                                     -1.85      37.65
  data required time                                                37.65
  --------------------------------------------------------------------------
  data required time                                                37.65
  data arrival time                                                -27.03
  --------------------------------------------------------------------------
  slack (MET)                                                       10.61


1
report_timing -to   [ get_pins U0_CODE[*]/A* ]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:12 2023
****************************************

Operating Conditions: PVT_1P62V_125C   Library: worst
Wire Load Model Mode: top

  Startpoint: U0_CORE/u0_ictlr/adr_p_reg[6]
              (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CODE[0] (rising edge-triggered flip-flop)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  U0_CORE/u0_ictlr/adr_p_reg[6]/C (DFFQX4)                0.00       0.00 r
  U0_CORE/u0_ictlr/adr_p_reg[6]/Q (DFFQX4)                1.04       1.04 r
  U0_CORE/u0_ictlr/pmem_a[9] (ictlr_a0)                   0.00       1.04 r
  U0_CORE/PMEM_A[9] (core_a0)                             0.00       1.04 r
  U0_CODE[0]/A[9] (ATO0008KX8MX180LBX4DA)                 0.00       1.04 r
  data arrival time                                                  1.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
report_timing -from [ get_pins U0_CODE[*]/Q* ]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:12 2023
****************************************

Operating Conditions: PVT_1P62V_125C   Library: worst
Wire Load Model Mode: top

  Startpoint: U0_CODE[0]/CLK
              (internal path startpoint)
  Endpoint: U0_CORE/u0_ictlr/c_buf_reg[22][6]
            (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  U0_CODE[0]/CLK (ATO0008KX8MX180LBX4DA)                  0.00       0.00 f
  U0_CODE[0]/Q[6] (ATO0008KX8MX180LBX4DA) <-              5.96       5.96 r
  U0_CORE/PMEM_Q0[6] (core_a0)                            0.00       5.96 r
  U0_CORE/U794/Y (AO22X1)                                 0.39       6.35 r
  U0_CORE/u0_ictlr/pmem_q0[6] (ictlr_a0)                  0.00       6.35 r
  U0_CORE/u0_ictlr/U816/Y (MUX2X1)                        0.39       6.74 r
  U0_CORE/u0_ictlr/U815/Y (NAND21X1)                      0.16       6.89 f
  U0_CORE/u0_ictlr/U232/Y (NAND21X1)                      0.18       7.07 r
  U0_CORE/u0_ictlr/U231/Y (INVX1)                         0.34       7.41 f
  U0_CORE/u0_ictlr/U565/Y (AO21XL)                        0.59       8.00 f
  U0_CORE/u0_ictlr/c_buf_reg[22][6]/D (DFFQX1)            0.00       8.00 f
  data arrival time                                                  8.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
current_design [ get_attribute [ get_cell U0_CORE/u0_updphy ] ref_name ]
Current design is 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6'.
{updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6}
report_reference; sizeof_collection [ all_registers ]
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6'. (PWR-757)
Warning: Design contains no clocks or clock sources. (PWR-756)
Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:13 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1             worst         10.348800       9     93.139197  
AND2X2             worst         12.936000       1     12.936000  
AND2XL             worst         10.348800       7     72.441598  
AO22X1             worst         18.110399       3     54.331198  
AO22XL             worst         18.110399       3     54.331198  
AOI21AXL           worst         15.523200       1     15.523200  
AOI21BBXL          worst         12.936000       1     12.936000  
AOI31X1            worst         12.936000       1     12.936000  
BUFX3              worst         10.348800      14    144.883196  
DFFQX1             worst         41.395199       9    372.556789  n
DFFSQX1            worst         54.331200       2    108.662399  n
INVX1              worst          5.174400      20    103.487997  
MUX2X1             worst         20.697599      46    952.089573  
MUX2X2             worst         23.284800       1     23.284800  
MUX2XL             worst         20.697599      15    310.463991  
NAND2X1            worst          7.761600       1      7.761600  
NAND3X1            worst         10.348800       1     10.348800  
NAND21X1           worst         10.348800       1     10.348800  
NAND21XL           worst         10.348800       2     20.697599  
NAND42X1           worst         15.523200       1     15.523200  
NAND43X1           worst         18.110399       2     36.220798  
NOR2X1             worst          7.761600       2     15.523200  
NOR3XL             worst         10.348800       1     10.348800  
NOR4XL             worst         12.936000       1     12.936000  
NOR21XL            worst         10.348800       4     41.395199  
NOR41XL            worst         18.110399       1     18.110399  
OAI21BBX1          worst         12.936000      11    142.295999  
OAI21X1            worst         10.348800       1     10.348800  
OAI211X1           worst         12.936000       1     12.936000  
OR2X1              worst         10.348800       7     72.441598  
OR3XL              worst         12.936000       1     12.936000  
OR4X1              worst         15.523200       1     15.523200  
SNPS_CLOCK_GATE_HIGH_updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6
                                 38.807999       1     38.807999  b, h
XNOR2XL            worst         15.523200       2     31.046400  
dbnc_WIDTH3                     439.823994       1    439.823994  b, h, n
phycrc_a0                      3233.999938       1   3233.999938  b, h, n
phyff_DEPTH_NUM34_DEPTH_NBT6  21641.927530       1  21641.927530  b, h, n
phyidd_a0                      3001.151935       1   3001.151935  b, h, n
phyrx_a0                      10584.234964       1  10584.234964  b, h, n
phytx_a0                       4023.095911       1   4023.095911  b, h, n
updprl_a0                      5076.086285       1   5076.086285  b, h, n
-----------------------------------------------------------------------------
Total 41 references                                 50879.874082
479
current_design fcp_a0;    report_reference; sizeof_collection [ all_registers ]
Current design is 'fcp_a0'.
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'fcp_a0'. (PWR-757)
Warning: Design contains no clocks or clock sources. (PWR-756)
Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : fcp_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:13 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1             worst         10.348800       1     10.348800  
BUFX3              worst         10.348800       2     20.697599  
INVX1              worst          5.174400       2     10.348800  
NOR21XL            worst         10.348800       1     10.348800  
dpdmacc_a0                     4263.705545       1   4263.705545  b, h, n
fcpcrc_a0                      1402.262390       1   1402.262390  b, h, n
fcpegn_a0                     14607.330976       1  14607.330976  b, h, n
-----------------------------------------------------------------------------
Total 7 references                                  20325.042910
139
current_design dacmux_a0; report_reference; sizeof_collection [ all_registers ]
Current design is 'dacmux_a0'.
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'dacmux_a0'. (PWR-757)
Warning: Design contains no clocks or clock sources. (PWR-756)
Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : dacmux_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:13 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1             worst         10.348800       8     82.790398  
AND2XL             worst         10.348800       4     41.395199  
AND4X1             worst         15.523200       1     15.523200  
AO21X1             worst         15.523200      65   1009.008002  
AO21X4             worst         20.697599       1     20.697599  
AO22X1             worst         18.110399       3     54.331198  
AO22XL             worst         18.110399       1     18.110399  
AO222X1            worst         23.284800       8    186.278397  
AO2222X1           worst         33.633598       7    235.435188  
AO2222XL           worst         31.046400       2     62.092800  
AOI21BBXL          worst         12.936000       3     38.808000  
AOI21X1            worst         10.348800       3     31.046399  
AOI22AXL           worst         15.523200       2     31.046400  
AOI22X1            worst         12.936000      48    620.927994  
AOI22XL            worst         12.936000       1     12.936000  
AOI211X1           worst         12.936000       2     25.872000  
AOI222XL           worst         20.697599      16    331.161591  
BUFX3              worst         10.348800       6     62.092798  
BUFXL              worst         10.348800       2     20.697599  
DFFQX1             worst         41.395199       2     82.790398  n
ENOX1              worst         15.523200      22    341.510401  
EORX1              worst         15.523200       3     46.569600  
GEN2XL             worst         20.697599       4     82.790398  
INVX1              worst          5.174400     186    962.438373  
INVX2              worst          7.761600       2     15.523200  
INVX3              worst         10.348800       1     10.348800  
INVX8              worst         23.284800       1     23.284800  
INVXL              worst          5.174400      12     62.092798  
MUX2AXL            worst         23.284800       6    139.708797  
MUX2BXL            worst         20.697599       3     62.092798  
MUX2IX1            worst         18.110399       4     72.441597  
MUX2IX2            worst         36.220798       4    144.883194  
MUX2X1             worst         20.697599       4     82.790398  
MUX2XL             worst         20.697599       5    103.487997  
MUX4X1             worst         49.156799      15    737.351990  
NAND2X1            worst          7.761600      33    256.132801  
NAND3X1            worst         10.348800       2     20.697599  
NAND4X1            worst         12.936000      17    219.911998  
NAND6XL            worst         28.459200       2     56.918400  
NAND21X1           worst         10.348800      43    444.998387  
NAND21X2           worst         15.523200       5     77.616000  
NAND21X4           worst         20.697599       1     20.697599  
NAND21XL           worst         10.348800       4     41.395199  
NAND32X1           worst         12.936000       5     64.679999  
NAND32X2           worst         18.110399       1     18.110399  
NAND42X1           worst         15.523200       3     46.569600  
NOR2X1             worst          7.761600      26    201.801600  
NOR3XL             worst         10.348800       3     31.046399  
NOR4XL             worst         12.936000       3     38.808000  
NOR21XL            worst         10.348800      24    248.371193  
NOR31X1            worst         15.523200       1     15.523200  
NOR32XL            worst         12.936000       8    103.487999  
NOR42XL            worst         15.523200       3     46.569600  
NOR43XL            worst         15.523200       2     31.046400  
OA21X1             worst         15.523200       1     15.523200  
OAI21BBX1          worst         12.936000      83   1073.687989  
OAI21X1            worst         10.348800       6     62.092798  
OAI22AX1           worst         18.110399       5     90.551996  
OAI22X1            worst         12.936000      14    181.103998  
OAI31XL            worst         12.936000       3     38.808000  
OAI211X1           worst         12.936000       2     25.872000  
OR2X1              worst         10.348800       6     62.092798  
OR3XL              worst         12.936000       1     12.936000  
OR4X1              worst         15.523200       1     15.523200  
XNOR2XL            worst         15.523200       6     93.139200  
dac2sar_a0                     5976.431896       1   5976.431896  b, h, n
dacmux_a0_DW01_add_0            354.446391       1    354.446391  h
dacmux_a0_DW01_add_1            354.446391       1    354.446391  h
dacmux_a0_DW01_add_2            354.446391       1    354.446391  h
dacmux_a0_DW01_add_3            354.446391       1    354.446391  h
dacmux_a0_DW01_add_4            354.446391       1    354.446391  h
dacmux_a0_DW01_add_5            354.446391       1    354.446391  h
dacmux_a0_DW01_add_6            354.446391       1    354.446391  h
dacmux_a0_DW01_add_7            354.446391       1    354.446391  h
dacmux_a0_DW01_add_8            354.446391       1    354.446391  h
dacmux_a0_DW01_add_9            354.446391       1    354.446391  h
dacmux_a0_DW01_add_10           354.446391       1    354.446391  h
dacmux_a0_DW01_add_11           354.446391       1    354.446391  h
dacmux_a0_DW01_add_12           354.446391       1    354.446391  h
dacmux_a0_DW01_add_13           354.446391       1    354.446391  h
dacmux_a0_DW01_add_14           354.446391       1    354.446391  h
dacmux_a0_DW01_add_15           354.446391       1    354.446391  h
dacmux_a0_DW01_add_16           354.446391       1    354.446391  h
dacmux_a0_DW01_add_17           354.446391       1    354.446391  h
glreg_00000012                  985.723189       1    985.723189  b, h, n
glreg_WIDTH2_0                  144.883197       1    144.883197  h, n
glreg_WIDTH2_1                  155.231997       1    155.231997  h, n
glreg_WIDTH6_2                  349.271996       1    349.271996  b, h, n
glreg_WIDTH7_1                  401.015995       1    401.015995  b, h, n
glreg_a0_25                     452.759995       1    452.759995  b, h, n
glreg_a0_26                     452.759995       1    452.759995  b, h, n
glreg_a0_27                     452.759995       1    452.759995  b, h, n
glreg_a0_28                     452.759995       1    452.759995  b, h, n
glreg_a0_29                     452.759995       1    452.759995  b, h, n
glreg_a0_30                     452.759995       1    452.759995  b, h, n
glreg_a0_31                     452.759995       1    452.759995  b, h, n
glreg_a0_32                     452.759995       1    452.759995  b, h, n
glreg_a0_33                     452.759995       1    452.759995  b, h, n
glreg_a0_34                     452.759995       1    452.759995  b, h, n
glreg_a0_35                     452.759995       1    452.759995  b, h, n
glreg_a0_36                     452.759995       1    452.759995  b, h, n
glreg_a0_37                     452.759995       1    452.759995  b, h, n
glreg_a0_38                     452.759995       1    452.759995  b, h, n
glreg_a0_39                     452.759995       1    452.759995  b, h, n
glreg_a0_40                     452.759995       1    452.759995  b, h, n
glreg_a0_41                     452.759995       1    452.759995  b, h, n
glreg_a0_42                     452.759995       1    452.759995  b, h, n
glreg_a0_43                     452.759995       1    452.759995  b, h, n
glreg_a0_44                     452.759995       1    452.759995  b, h, n
glreg_a0_45                     452.759995       1    452.759995  b, h, n
glreg_a0_46                     452.759995       1    452.759995  b, h, n
glreg_a0_47                     452.759995       1    452.759995  b, h, n
glreg_a0_48                     452.759995       1    452.759995  b, h, n
glsta_a0_1                      814.967989       1    814.967989  b, h, n
shmux_00000005_00000012_00000012
                              14475.383717       1  14475.383717  b, h, n
-----------------------------------------------------------------------------
Total 115 references                                50075.255135
321
current_design mcu51_a0;  report_reference; sizeof_collection [ all_registers ]
Current design is 'mcu51_a0'.
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'mcu51_a0'. (PWR-757)
Warning: Design contains no clocks or clock sources. (PWR-756)
Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : mcu51_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:13 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1             worst         10.348800       1     10.348800  
AO21XL             worst         15.523200       2     31.046400  
BUFX3              worst         10.348800      11    113.836797  
DFFQX1             worst         41.395199      14    579.532784  n
INVX1              worst          5.174400      41    212.150394  
INVX3              worst         10.348800       3     31.046399  
INVXL              worst          5.174400      17     87.964797  
MUX2BXL            worst         20.697599       1     20.697599  
MUX2IX1            worst         18.110399       4     72.441597  
MUX2IXL            worst         18.110399       1     18.110399  
MUX2X1             worst         20.697599       1     20.697599  
MUX2XL             worst         20.697599       8    165.580795  
NAND3X1            worst         10.348800       2     20.697599  
NAND4X1            worst         12.936000       1     12.936000  
NAND21X2           worst         15.523200       1     15.523200  
NAND21XL           worst         10.348800       3     31.046399  
NAND32X1           worst         12.936000       1     12.936000  
NAND43X1           worst         18.110399       1     18.110399  
NOR4XL             worst         12.936000       1     12.936000  
NOR21XL            worst         10.348800      15    155.231996  
OR2X1              worst         10.348800       3     31.046399  
extint_a0                      2750.193533       1   2750.193533  h, n
i2c_a0                        10056.446191       1  10056.446191  b, h, n
isr_a0                         4514.663906       1   4514.663906  b, h, n
mcu51_a0_DW01_inc_0             395.841600       1    395.841600  h
mcu51_cpu_a0                  71067.795218       1  71067.795218  b, h, n
mdu_a0                        11958.038143       1  11958.038143  b, h, n
pmurstctrl_a0                    64.679998       1     64.679998  h
ports_a0                        507.091187       1    507.091187  b, h, n
serial0_a0                     8780.956601       1   8780.956601  b, h, n
sfrmux_a0                      4975.185514       1   4975.185514  h
softrstctrl_a0                  698.543984       1    698.543984  b, h, n
syncneg_a0                     1210.809566       1   1210.809566  h, n
timer0_a0                      3047.721541       1   3047.721541  b, h, n
timer1_a0                      2931.297542       1   2931.297542  b, h, n
wakeupctrl_a0                   142.295996       1    142.295996  h
watchdog_a0                    4305.100711       1   4305.100711  b, h, n
-----------------------------------------------------------------------------
Total 37 references                                 129080.579584
1161
current_design core_a0;   report_reference; sizeof_collection [ all_registers ]
Current design is 'core_a0'.
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'core_a0'. (PWR-757)
Warning: Design contains no clocks or clock sources. (PWR-756)
Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : core_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:14 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1             worst         10.348800       4     41.395199  
AND2X2             worst         12.936000       1     12.936000  
AND3X1             worst         12.936000       1     12.936000  
AND4X1             worst         15.523200       1     15.523200  
AO22X1             worst         18.110399       7    126.772795  
AO22XL             worst         18.110399       2     36.220798  
AO222X1            worst         23.284800       1     23.284800  
AO2222XL           worst         31.046400       1     31.046400  
AOI21X1            worst         10.348800      21    217.324794  
AOI22AXL           worst         15.523200      10    155.232000  
AOI22X1            worst         12.936000      24    310.463997  
AOI22XL            worst         12.936000       4     51.743999  
AOI31X1            worst         12.936000       2     25.872000  
AOI32X1            worst         15.523200       2     31.046400  
AOI33X1            worst         18.110399       1     18.110399  
AOI221XL           worst         15.523200      32    496.742401  
AOI222XL           worst         20.697599      17    351.859190  
BUFX1              worst         10.348800       1     10.348800  
BUFX2              worst         10.348800       1     10.348800  
BUFX3              worst         10.348800      11    113.836797  
BUFX4              worst         12.936000       2     25.872000  
BUFX6              worst         18.110399       2     36.220798  
BUFXL              worst         10.348800       4     41.395199  
CKBUFX1            worst         10.348800      22    227.673594  
CKMUX2X1           worst         20.697599       3     62.092798  
CLKDLX1            worst         38.807999       2     77.615997  b
DFFQX1             worst         41.395199      16    662.323181  n
DLNQX1             worst         28.459200       4    113.836800  n
ENOX1              worst         15.523200      10    155.232000  
ENOXL              worst         15.523200       1     15.523200  
EORX1              worst         15.523200       3     46.569600  
INVX1              worst          5.174400     230   1190.111966  
INVX24             worst         56.918400       1     56.918400  
INVXL              worst          5.174400       3     15.523200  
MUX2X1             worst         20.697599       4     82.790398  
MUX2X2             worst         23.284800       1     23.284800  
MUX2XL             worst         20.697599       7    144.883196  
MUX4X1             worst         49.156799       8    393.254395  
NAND2X1            worst          7.761600      60    465.696001  
NAND3X1            worst         10.348800       9     93.139197  
NAND4X1            worst         12.936000      10    129.359999  
NAND21X1           worst         10.348800       6     62.092798  
NAND31X1           worst         12.936000       1     12.936000  
NOR2X1             worst          7.761600      75    582.120001  
NOR3XL             worst         10.348800      14    144.883196  
NOR4XL             worst         12.936000       5     64.679999  
NOR8X4             worst         59.505600       1     59.505600  
NOR21X2            worst         15.523200       1     15.523200  
NOR21XL            worst         10.348800     161   1666.156753  
NOR32XL            worst         12.936000       1     12.936000  
OA21X1             worst         15.523200       1     15.523200  
OA22X1             worst         18.110399       1     18.110399  
OAI2B11X1          worst         18.110399       4     72.441597  
OAI21AX1           worst         15.523200       1     15.523200  
OAI21BBX1          worst         12.936000      39    504.503995  
OAI21BX1           worst         15.523200       1     15.523200  
OAI21X1            worst         10.348800       8     82.790398  
OAI22AX1           worst         18.110399       5     90.551996  
OAI22X1            worst         12.936000      41    530.375995  
OAI22XL            worst         12.936000       1     12.936000  
OAI31XL            worst         12.936000       3     38.808000  
OAI32X1            worst         18.110399       2     36.220798  
OAI211X1           worst         12.936000       9    116.423999  
OAI221X1           worst         18.110399       4     72.441597  
OR2X1              worst         10.348800      12    124.185596  
OR2X2              worst         12.936000       2     25.872000  
SNPS_CLOCK_GATE_HIGH_core_a0     38.807999       1     38.807999  b, h
XNOR2XL            worst         15.523200      88   1366.041603  
XOR2X1             worst         18.110399       3     54.331198  
cvctl_a0                       6462.825489       1   6462.825489  b, h, n
dacmux_a0                     50075.255135       1  50075.255135  b, h, n
divclk_a0                      1479.878380       1   1479.878380  b, h, n
fcp_a0                        20325.042910       1  20325.042910  b, h, n
glpwm_a0_0                     1329.820783       1   1329.820783  b, h, n
glpwm_a0_1                     1329.820783       1   1329.820783  b, h, n
i2cslv_a0                      5001.057507       1   5001.057507  b, h, n
ictlr_a0                      26718.013855       1  26718.013855  b, h, n
mcu51_a0                      129080.579584
                                                 1  129080.579584 b, h, n
mpb_a0                         3963.590311       1   3963.590311  h, n
regbank_a0                    52351.991239       1  52351.991239  b, h, n
regx_a0                       21108.964415       1  21108.964415  b, h, n
srambist_a0                    3567.748740       1   3567.748740  b, h, n
updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6
                              50879.874082       1  50879.874082  b, h, n
-----------------------------------------------------------------------------
Total 83 references                                 385679.071012
3245
report_area
 
****************************************
Report : area
Design : core_a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:14 2023
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    worst (File: /mnt/app1/ray/project/can1127/work1/std_worst.db)

Number of ports:                          370
Number of nets:                          2397
Number of cells:                         1051
Number of combinational cells:           1014
Number of sequential cells:                22
Number of macros/black boxes:               0
Number of buf/inv:                        277
Number of references:                      83

Combinational area:             224863.896864
Buf/Inv area:                    23540.932139
Noncombinational area:          160815.174149
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                385679.071012
Total area:                 undefined
1
current_design $top;      report_reference; sizeof_collection [ all_registers ]
Current design is 'chiptop_1127a0'.
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'chiptop_1127a0'. (PWR-757)
Warning: Not identifying 'U0_CORE/U0_MCLK_ICG' as a clock gating cell: Inconsistent register activation edges (PWR-859)
Information: Automatically identified 340 gating element(s) (PWR-877)
Information: Identified elements are: {U0_CORE/u0_pwm[1]/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm[1]/clk_gate_pwmcnt_reg, U0_CORE/u0_pwm[0]/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm[0]/clk_gate_pwmcnt_reg, U0_CORE/u0_srambist/u0_bistdat/clk_gate_mem_reg, U0_CORE/u0_srambist/u0_bistctl/clk_gate_mem_reg, U0_CORE/u0_srambist/clk_gate_adr_reg, U0_CORE/u0_regx/u0_rdet_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_sbov_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_reg1E/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1D/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1C/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1B/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1A/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_tmp18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg17/clk_gate_mem_reg, U0_CORE/u0_regx/u1_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg13/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg07/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg04/clk_gate_mem_reg, U0_CORE/u0_regx/clk_gate_d_lt_gpi_reg, U0_CORE/u0_cvctl/u0_sdischg/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs23/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs01/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_idac_shift/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_v_comp/clk_gate_mem_reg, U0_CORE/u0_cvctl/clk_gate_sdischg_cnt_reg, U0_CORE/u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg, U0_CORE/u0_dacmux/u1_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u1_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_isofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_adofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[17].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[16].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[15].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[14].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[13].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[12].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[11].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[10].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[9].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[8].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[7].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[6].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[5].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[4].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[3].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[2].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[1].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs[0].u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_daclsb/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dactl/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_cs_mux_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_r_dacis_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg, U0_CORE/u0_dacmux/u0_compi/clk_gate_mem_reg, U0_CORE/u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg, U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_CpMsgId_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_cs_prcl_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_adr_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_txbuf_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_pshptr_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[33], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[32], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[31], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[30], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[29], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[28], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[27], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[26], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[25], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[24], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[23], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[22], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[21], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[20], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[19], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[18], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[17], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[16], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[15], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[14], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[13], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[12], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[11], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[10], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[9], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[8], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[7], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[6], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[5], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[4], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[3], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[2], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[1], U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[0], U0_CORE/u0_updphy/u0_phycrc/clk_gate_crc32_r_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bytcnt_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bitcnt_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_ttranwin_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans0_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans1_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_bcnt_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cccnt_reg, U0_CORE/u0_updphy/clk_gate_cclow_cnt_reg, U0_CORE/u0_i2cslv/clk_gate_lt_ofs_reg, U0_CORE/u0_i2cslv/clk_gate_lt_buf_reg, U0_CORE/u0_i2cslv/clk_gate_rwbuf_reg, U0_CORE/u0_i2cslv/clk_gate_adcnt_reg, U0_CORE/u0_i2cslv/clk_gate_cs_bit_reg, U0_CORE/u0_regbank/u0_regF6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regF5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE8/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u1_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAF/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAE/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_scp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_regAC/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAB/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA2/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg94/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg8F/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDF/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDE/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD9/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD5/clk_gate_mem_reg, U0_CORE/u0_regbank/u4_regD4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg31/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg28/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg27/clk_gate_mem_reg, U0_CORE/u0_regbank/u2_reg26/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg25/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg21/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg20/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg14/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg11/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg06/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg04/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg03/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg01/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg00/clk_gate_mem_reg, U0_CORE/u0_regbank/clk_gate_rstcnt_reg, U0_CORE/u0_ictlr/clk_gate_cs_ft_reg, U0_CORE/u0_ictlr/clk_gate_c_adr_reg, U0_CORE/u0_ictlr/clk_gate_c_ptr_reg, U0_CORE/u0_ictlr/clk_gate_c_buf_reg[0], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[1], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[2], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[3], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[4], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[5], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[6], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[7], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[8], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[9], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[10], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[11], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[12], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[13], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[14], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[15], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[16], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[17], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[18], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[19], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[20], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[21], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[22], U0_CORE/u0_ictlr/clk_gate_c_buf_reg[23], U0_CORE/u0_ictlr/clk_gate_adr_p_reg, U0_CORE/u0_ictlr/clk_gate_a_bit_reg, U0_CORE/u0_ictlr/clk_gate_wspp_cnt_reg, U0_CORE/u0_mcu/u_softrstctrl/clk_gate_srst_count_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_fsmsta_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count2_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count1_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_framesync_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_indelay_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cadr_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_setup_counter_r_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cdat_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2ccon_reg, U0_CORE/u0_mcu/u_isr/clk_gate_intvect_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip0_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien2_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien0_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtl_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdth_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_pres_16_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_cycles_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_th1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_tl1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_t1_mode_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_tl0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_th0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_t0_ct_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0buf_r_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_rxd0_vec_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_tim_baud_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0relh_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0rell_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0con_s_reg, U0_CORE/u0_mcu/u_ports/clk_gate_p0_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md5_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md4_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md3_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md2_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md1_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md0_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_arcon_s_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_divtempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_multempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[31], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[30], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[29], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[28], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[27], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[26], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[25], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[24], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[23], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[22], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[21], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[20], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[19], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[18], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[17], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[16], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[15], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[14], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[13], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[12], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[11], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[10], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[9], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[8], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[7], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[6], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[5], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[4], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[3], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[2], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[1], U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[0], U0_CORE/u0_mcu/u_cpu/clk_gate_waitcnt_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_temp_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[0], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[1], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[2], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[3], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[4], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[5], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[6], U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[7], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[0], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[1], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[2], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[3], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[4], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[5], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[6], U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[7], U0_CORE/u0_mcu/u_cpu/clk_gate_bitno_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_finishmul_reg, U0_CORE/clk_gate_d_dodat_reg}
Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:15 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ATO0008KX8MX180LBX4DA
                   ATO0008KX8MX180LBX4DA_SS_1p620v_125c
                              394560.000000
                                                 2  789120.000000 b, d
IOBMURUDA_A0       STX018SIO1P4M_WORST
                                  0.000000       1      0.000000  b, d
IOBMURUDA_A1       STX018SIO1P4M_WORST
                                  0.000000       6      0.000000  b, d
IODMURUDA_A0       STX018SIO1P4M_WORST
                                  0.000000       2      0.000000  b, d
MSL18B_1536X8_RW10TM4_16
                   MSL18B_1536X8_RW10TM4_16_20210603_worst_syn
                              110709.023438
                                                 1  110709.023438 b, d
anatop_1127a0                     0.000000       1      0.000000  b
core_a0                       385679.071012
                                                 1  385679.071012 b, h, n
-----------------------------------------------------------------------------
Total 7 references                                  1285508.094450
3248
report_area -hierarchy
 
****************************************
Report : area
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:15 2023
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    worst (File: /mnt/app1/ray/project/can1127/work1/std_worst.db)
    ATO0008KX8MX180LBX4DA_SS_1p620v_125c (File: /mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db)
    MSL18B_1536X8_RW10TM4_16_20210603_worst_syn (File: /mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20210603_worst_syn.db)
    STX018SIO1P4M_WORST (File: /mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db)

Number of ports:                           23
Number of nets:                           383
Number of cells:                           14
Number of combinational cells:              0
Number of sequential cells:                 1
Number of macros/black boxes:              12
Number of buf/inv:                          0
Number of references:                       7

Combinational area:             224863.896864
Buf/Inv area:                    23540.932139
Noncombinational area:          160815.174149
Macro/Black Box area:           899829.023438
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               1285508.094450
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area                  Local cell area
                                  ---------------------  ------------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-       Noncombi-    Black-
                                  Total         Total    national     national     boxes        Design
--------------------------------  ------------  -------  -----------  -----------  -----------  --------------------------------------------------------
chiptop_1127a0                    1285508.0944    100.0       0.0000       0.0000  899829.0234  chiptop_1127a0
U0_CORE                            385679.0710     30.0   11112.0238     853.7760       0.0000  core_a0
U0_CORE/clk_gate_d_dodat_reg           38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_core_a0
U0_CORE/u0_cvctl                     6462.8255      0.5    1438.4832     620.9280       0.0000  cvctl_a0
U0_CORE/u0_cvctl/add_0_root_sub_0_root_add_46_3
                                      501.9168      0.0     501.9168       0.0000       0.0000  cvctl_a0_DW01_add_1
U0_CORE/u0_cvctl/add_1_root_sub_0_root_add_46_3
                                      455.3472      0.0     455.3472       0.0000       0.0000  cvctl_a0_DW01_add_2
U0_CORE/u0_cvctl/add_62               217.3248      0.0     217.3248       0.0000       0.0000  cvctl_a0_DW01_add_0
U0_CORE/u0_cvctl/clk_gate_sdischg_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_cvctl_a0
U0_CORE/u0_cvctl/sub_2_root_sub_0_root_add_46_3
                                      473.4576      0.0     473.4576       0.0000       0.0000  cvctl_a0_DW01_sub_1
U0_CORE/u0_cvctl/u0_cv_ofsx           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_22
U0_CORE/u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_22
U0_CORE/u0_cvctl/u0_cvofs01           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_21
U0_CORE/u0_cvctl/u0_cvofs01/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_21
U0_CORE/u0_cvctl/u0_cvofs23           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_20
U0_CORE/u0_cvctl/u0_cvofs23/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_20
U0_CORE/u0_cvctl/u0_idac_shift        452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_23
U0_CORE/u0_cvctl/u0_idac_shift/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_23
U0_CORE/u0_cvctl/u0_sdischg           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_19
U0_CORE/u0_cvctl/u0_sdischg/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_19
U0_CORE/u0_cvctl/u0_v_comp            452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_24
U0_CORE/u0_cvctl/u0_v_comp/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_24
U0_CORE/u0_dacmux                   50075.2551      3.9    9443.2799      82.7904       0.0000  dacmux_a0
U0_CORE/u0_dacmux/add_230             354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_17
U0_CORE/u0_dacmux/add_230_I10         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_8
U0_CORE/u0_dacmux/add_230_I11         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_7
U0_CORE/u0_dacmux/add_230_I12         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_6
U0_CORE/u0_dacmux/add_230_I13         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_5
U0_CORE/u0_dacmux/add_230_I14         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_4
U0_CORE/u0_dacmux/add_230_I15         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_3
U0_CORE/u0_dacmux/add_230_I16         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_2
U0_CORE/u0_dacmux/add_230_I17         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_1
U0_CORE/u0_dacmux/add_230_I18         354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_0
U0_CORE/u0_dacmux/add_230_I2          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_16
U0_CORE/u0_dacmux/add_230_I3          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_15
U0_CORE/u0_dacmux/add_230_I4          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_14
U0_CORE/u0_dacmux/add_230_I5          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_13
U0_CORE/u0_dacmux/add_230_I6          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_12
U0_CORE/u0_dacmux/add_230_I7          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_11
U0_CORE/u0_dacmux/add_230_I8          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_10
U0_CORE/u0_dacmux/add_230_I9          354.4464      0.0     354.4464       0.0000       0.0000  dacmux_a0_DW01_add_9
U0_CORE/u0_dacmux/dacvs[0].u0         452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_46
U0_CORE/u0_dacmux/dacvs[0].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_46
U0_CORE/u0_dacmux/dacvs[10].u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_36
U0_CORE/u0_dacmux/dacvs[10].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_36
U0_CORE/u0_dacmux/dacvs[11].u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_35
U0_CORE/u0_dacmux/dacvs[11].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_35
U0_CORE/u0_dacmux/dacvs[12].u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_34
U0_CORE/u0_dacmux/dacvs[12].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_34
U0_CORE/u0_dacmux/dacvs[13].u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_33
U0_CORE/u0_dacmux/dacvs[13].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_33
U0_CORE/u0_dacmux/dacvs[14].u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_32
U0_CORE/u0_dacmux/dacvs[14].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_32
U0_CORE/u0_dacmux/dacvs[15].u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_31
U0_CORE/u0_dacmux/dacvs[15].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_31
U0_CORE/u0_dacmux/dacvs[16].u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_30
U0_CORE/u0_dacmux/dacvs[16].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_30
U0_CORE/u0_dacmux/dacvs[17].u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_29
U0_CORE/u0_dacmux/dacvs[17].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_29
U0_CORE/u0_dacmux/dacvs[1].u0         452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_45
U0_CORE/u0_dacmux/dacvs[1].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_45
U0_CORE/u0_dacmux/dacvs[2].u0         452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_44
U0_CORE/u0_dacmux/dacvs[2].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_44
U0_CORE/u0_dacmux/dacvs[3].u0         452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_43
U0_CORE/u0_dacmux/dacvs[3].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_43
U0_CORE/u0_dacmux/dacvs[4].u0         452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_42
U0_CORE/u0_dacmux/dacvs[4].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_42
U0_CORE/u0_dacmux/dacvs[5].u0         452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_41
U0_CORE/u0_dacmux/dacvs[5].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_41
U0_CORE/u0_dacmux/dacvs[6].u0         452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_40
U0_CORE/u0_dacmux/dacvs[6].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_40
U0_CORE/u0_dacmux/dacvs[7].u0         452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_39
U0_CORE/u0_dacmux/dacvs[7].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_39
U0_CORE/u0_dacmux/dacvs[8].u0         452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_38
U0_CORE/u0_dacmux/dacvs[8].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_38
U0_CORE/u0_dacmux/dacvs[9].u0         452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_37
U0_CORE/u0_dacmux/dacvs[9].u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_37
U0_CORE/u0_dacmux/u0_adofs            452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_28
U0_CORE/u0_dacmux/u0_adofs/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_28
U0_CORE/u0_dacmux/u0_cmpsta           814.9680      0.1     362.2080       0.0000       0.0000  glsta_a0_1
U0_CORE/u0_dacmux/u0_cmpsta/u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_WIDTH8_1
U0_CORE/u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_1
U0_CORE/u0_dacmux/u0_compi            985.7232      0.1      15.5232     931.3920       0.0000  glreg_00000012
U0_CORE/u0_dacmux/u0_compi/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_00000012
U0_CORE/u0_dacmux/u0_dac2sar         5976.4319      0.5    2059.4112     496.7424       0.0000  dac2sar_a0
U0_CORE/u0_dacmux/u0_dac2sar/add_276
                                      178.5168      0.0     178.5168       0.0000       0.0000  dac2sar_a0_DW01_inc_0
U0_CORE/u0_dacmux/u0_dac2sar/add_296
                                      406.1904      0.0     406.1904       0.0000       0.0000  dac2sar_a0_DW01_add_2
U0_CORE/u0_dacmux/u0_dac2sar/add_301
                                      683.0208      0.1     683.0208       0.0000       0.0000  dac2sar_a0_DW01_add_3
U0_CORE/u0_dacmux/u0_dac2sar/add_303
                                      406.1904      0.0     406.1904       0.0000       0.0000  dac2sar_a0_DW01_add_0
U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dac2sar_a0_0
U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dac2sar_a0_1
U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v
                                      556.2480      0.0       0.0000     517.4400       0.0000  glreg_WIDTH10_2
U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_2
U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo
                                      556.2480      0.0       0.0000     517.4400       0.0000  glreg_WIDTH10_1
U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_1
U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up
                                      556.2480      0.0       0.0000     517.4400       0.0000  glreg_WIDTH10_0
U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH10_0
U0_CORE/u0_dacmux/u0_dacen            452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_48
U0_CORE/u0_dacmux/u0_dacen/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_48
U0_CORE/u0_dacmux/u0_daclsb           349.2720      0.0       0.0000     310.4640       0.0000  glreg_WIDTH6_2
U0_CORE/u0_dacmux/u0_daclsb/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_2
U0_CORE/u0_dacmux/u0_dactl            401.0160      0.0       0.0000     362.2080       0.0000  glreg_WIDTH7_1
U0_CORE/u0_dacmux/u0_dactl/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH7_1
U0_CORE/u0_dacmux/u0_isofs            452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_27
U0_CORE/u0_dacmux/u0_isofs/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_27
U0_CORE/u0_dacmux/u0_saren            452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_47
U0_CORE/u0_dacmux/u0_saren/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_47
U0_CORE/u0_dacmux/u0_shmux          14475.3837      1.1   12659.1694    1738.5984       0.0000  shmux_00000005_00000012_00000012
U0_CORE/u0_dacmux/u0_shmux/clk_gate_cs_mux_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_shmux_00000005_00000012_00000012_1
U0_CORE/u0_dacmux/u0_shmux/clk_gate_r_dacis_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_shmux_00000005_00000012_00000012_0
U0_CORE/u0_dacmux/u1_dacen            452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_26
U0_CORE/u0_dacmux/u1_dacen/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_26
U0_CORE/u0_dacmux/u1_saren            452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_25
U0_CORE/u0_dacmux/u1_saren/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_25
U0_CORE/u0_dacmux/u2_dacen            155.2320      0.0      51.7440     103.4880       0.0000  glreg_WIDTH2_1
U0_CORE/u0_dacmux/u2_saren            144.8832      0.0      41.3952     103.4880       0.0000  glreg_WIDTH2_0
U0_CORE/u0_divclk                    1479.8784      0.1     279.4176    1021.9440       0.0000  divclk_a0
U0_CORE/u0_divclk/add_48              178.5168      0.0     178.5168       0.0000       0.0000  divclk_a0_DW01_inc_0
U0_CORE/u0_fcp                      20325.0429      1.6      51.7440       0.0000       0.0000  fcp_a0
U0_CORE/u0_fcp/u0_dpdmacc            4263.7055      0.3     525.2016       0.0000       0.0000  dpdmacc_a0
U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr
                                      452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_5
U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_5
U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr
                                     1311.7104      0.1     318.2256     620.9280       0.0000  filter150us_a0_0
U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/add_76
                                      333.7488      0.0     333.7488       0.0000       0.0000  filter150us_a0_0_DW01_inc_0
U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_filter150us_a0_0
U0_CORE/u0_fcp/u0_dpdmacc/u0_dmsync
                                      121.5984      0.0      18.1104     103.4880       0.0000  ff_sync_1
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta
                                      297.5280      0.0       0.0000     258.7200       0.0000  glreg_WIDTH5_0
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_0
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr
                                     1311.7104      0.1     318.2256     620.9280       0.0000  filter150us_a0_1
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/add_76
                                      333.7488      0.0     333.7488       0.0000       0.0000  filter150us_a0_1_DW01_inc_0
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_filter150us_a0_1
U0_CORE/u0_fcp/u0_dpdmacc/u0_dpsync
                                      121.5984      0.0      18.1104     103.4880       0.0000  ff_sync_2
U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync
                                      121.5984      0.0      18.1104     103.4880       0.0000  ff_sync_0
U0_CORE/u0_fcp/u0_fcpcrc             1402.2624      0.1     949.5024     413.9520       0.0000  fcpcrc_a0
U0_CORE/u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_fcpcrc_a0
U0_CORE/u0_fcp/u0_fcpegn            14607.3310      1.1    8773.1950    2481.1248       0.0000  fcpegn_a0
U0_CORE/u0_fcp/u0_fcpegn/add_283_round
                                      186.2784      0.0     186.2784       0.0000       0.0000  fcpegn_a0_DW01_inc_1
U0_CORE/u0_fcp/u0_fcpegn/add_316_aco
                                      209.5632      0.0     209.5632       0.0000       0.0000  fcpegn_a0_DW01_inc_2
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_fcpegn_a0_0
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_fcpegn_a0_2
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_fcpegn_a0_3
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_fcpegn_a0_1
U0_CORE/u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_fcpegn_a0_4
U0_CORE/u0_fcp/u0_fcpegn/r611         178.5168      0.0     178.5168       0.0000       0.0000  fcpegn_a0_DW01_inc_0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl
                                      452.7600      0.0       0.0000     413.9520       0.0000  glreg_8_00000000
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_8_00000000
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat
                                      452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_3
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_3
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk
                                      452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_4
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_4
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta
                                      773.5728      0.1     320.8128       0.0000       0.0000  glsta_a0_0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0
                                      452.7600      0.0       0.0000     413.9520       0.0000  glreg_WIDTH8_0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui
                                      452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_2
U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_2
U0_CORE/u0_i2cslv                    5001.0575      0.4    2284.4975    1937.8128       0.0000  i2cslv_a0
U0_CORE/u0_i2cslv/clk_gate_adcnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2cslv_a0_4
U0_CORE/u0_i2cslv/clk_gate_cs_bit_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2cslv_a0_0
U0_CORE/u0_i2cslv/clk_gate_lt_buf_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2cslv_a0_2
U0_CORE/u0_i2cslv/clk_gate_lt_ofs_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2cslv_a0_1
U0_CORE/u0_i2cslv/clk_gate_rwbuf_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2cslv_a0_3
U0_CORE/u0_i2cslv/db_scl              297.5280      0.0      77.6160     219.9120       0.0000  i2cdbnc_a0_1
U0_CORE/u0_i2cslv/db_sda              287.1792      0.0      67.2672     219.9120       0.0000  i2cdbnc_a0_0
U0_CORE/u0_ictlr                    26718.0139      2.1   13854.4558   10845.5421       0.0000  ictlr_a0
U0_CORE/u0_ictlr/add_242              426.8880      0.0     426.8880       0.0000       0.0000  ictlr_a0_DW01_inc_1
U0_CORE/u0_ictlr/clk_gate_a_bit_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_29
U0_CORE/u0_ictlr/clk_gate_adr_p_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_28
U0_CORE/u0_ictlr/clk_gate_c_adr_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_2
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[0]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_4
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[10]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_14
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[11]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_15
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[12]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_16
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[13]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_17
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[14]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_18
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[15]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_19
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[16]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_20
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[17]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_21
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[18]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_22
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[19]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_23
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[1]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_5
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[20]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_24
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[21]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_25
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[22]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_26
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[23]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_27
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[2]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_6
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[3]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_7
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[4]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_8
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[5]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_9
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[6]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_10
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[7]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_11
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[8]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_12
U0_CORE/u0_ictlr/clk_gate_c_buf_reg[9]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_13
U0_CORE/u0_ictlr/clk_gate_c_ptr_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_3
U0_CORE/u0_ictlr/clk_gate_cs_ft_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_1
U0_CORE/u0_ictlr/clk_gate_wspp_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ictlr_a0_0
U0_CORE/u0_ictlr/r492                 426.8880      0.0     426.8880       0.0000       0.0000  ictlr_a0_DW01_inc_2
U0_CORE/u0_mcu                     129080.5796     10.0    1094.3856     579.5328       0.0000  mcu51_a0
U0_CORE/u0_mcu/add_268                395.8416      0.0     395.8416       0.0000       0.0000  mcu51_a0_DW01_inc_0
U0_CORE/u0_mcu/u_cpu                71067.7952      5.5   39835.1177   25871.9993       0.0000  mcu51_cpu_a0
U0_CORE/u0_mcu/u_cpu/add_5286         457.9344      0.0     457.9344       0.0000       0.0000  mcu51_cpu_a0_DW01_inc_1
U0_CORE/u0_mcu/u_cpu/add_5525         209.5632      0.0     209.5632       0.0000       0.0000  mcu51_cpu_a0_DW01_inc_0
U0_CORE/u0_mcu/u_cpu/add_5586         683.0208      0.1     683.0208       0.0000       0.0000  mcu51_cpu_a0_DW01_add_0
U0_CORE/u0_mcu/u_cpu/add_5901_aco     336.3360      0.0     336.3360       0.0000       0.0000  mcu51_cpu_a0_DW01_add_8
U0_CORE/u0_mcu/u_cpu/add_5907_aco     336.3360      0.0     336.3360       0.0000       0.0000  mcu51_cpu_a0_DW01_add_7
U0_CORE/u0_mcu/u_cpu/clk_gate_bitno_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_53
U0_CORE/u0_mcu/u_cpu/clk_gate_divtempreg_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_1
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[0]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_37
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[1]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_38
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[2]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_39
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[3]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_40
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[4]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_41
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[5]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_42
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[6]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_43
U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg[7]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_44
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[0]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_45
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[1]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_46
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[2]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_47
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[3]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_48
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[4]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_49
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[5]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_50
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[6]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_51
U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg[7]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_52
U0_CORE/u0_mcu/u_cpu/clk_gate_finishmul_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_0
U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_54
U0_CORE/u0_mcu/u_cpu/clk_gate_multempreg_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_2
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[0]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_34
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[10]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_24
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[11]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_23
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[12]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_22
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[13]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_21
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[14]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_20
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[15]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_19
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[16]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_18
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[17]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_17
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[18]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_16
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[19]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_15
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[1]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_33
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[20]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_14
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[21]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_13
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[22]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_12
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[23]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_11
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[24]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_10
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[25]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_9
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[26]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_8
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[27]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_7
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[28]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_6
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[29]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_5
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[2]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_32
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[30]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_4
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[31]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_3
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[3]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_31
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[4]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_30
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[5]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_29
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[6]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_28
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[7]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_27
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[8]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_26
U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg[9]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_25
U0_CORE/u0_mcu/u_cpu/clk_gate_temp_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_36
U0_CORE/u0_mcu/u_cpu/clk_gate_waitcnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mcu51_cpu_a0_35
U0_CORE/u0_mcu/u_cpu/r715             457.9344      0.0     457.9344       0.0000       0.0000  mcu51_cpu_a0_DW01_inc_2
U0_CORE/u0_mcu/u_cpu/sub_5950         357.0336      0.0     357.0336       0.0000       0.0000  mcu51_cpu_a0_DW01_sub_1
U0_CORE/u0_mcu/u_cpu/sub_5969         388.0800      0.0     388.0800       0.0000       0.0000  mcu51_cpu_a0_DW01_sub_0
U0_CORE/u0_mcu/u_extint              2750.1935      0.2    1259.9664    1490.2272       0.0000  extint_a0
U0_CORE/u0_mcu/u_i2c                10056.4462      0.8    5857.4207    3849.7535       0.0000  i2c_a0
U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count1_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2c_a0_3
U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count2_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2c_a0_2
U0_CORE/u0_mcu/u_i2c/clk_gate_framesync_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2c_a0_4
U0_CORE/u0_mcu/u_i2c/clk_gate_fsmsta_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2c_a0_1
U0_CORE/u0_mcu/u_i2c/clk_gate_i2cadr_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2c_a0_6
U0_CORE/u0_mcu/u_i2c/clk_gate_i2ccon_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2c_a0_0
U0_CORE/u0_mcu/u_i2c/clk_gate_i2cdat_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2c_a0_8
U0_CORE/u0_mcu/u_i2c/clk_gate_indelay_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2c_a0_5
U0_CORE/u0_mcu/u_i2c/clk_gate_setup_counter_r_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_i2c_a0_7
U0_CORE/u0_mcu/u_isr                 4514.6639      0.4    2543.2176    1738.5984       0.0000  isr_a0
U0_CORE/u0_mcu/u_isr/clk_gate_ien0_reg_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_isr_a0_0
U0_CORE/u0_mcu/u_isr/clk_gate_ien1_reg_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_isr_a0_5
U0_CORE/u0_mcu/u_isr/clk_gate_ien2_reg_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_isr_a0_4
U0_CORE/u0_mcu/u_isr/clk_gate_intvect_reg_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_isr_a0_1
U0_CORE/u0_mcu/u_isr/clk_gate_ip0_reg_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_isr_a0_3
U0_CORE/u0_mcu/u_isr/clk_gate_ip1_reg_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_isr_a0_2
U0_CORE/u0_mcu/u_mdu                11958.0381      0.9    6662.0399    3559.9871       0.0000  mdu_a0
U0_CORE/u0_mcu/u_mdu/add_1040         732.1776      0.1     732.1776       0.0000       0.0000  mdu_a0_DW01_add_0
U0_CORE/u0_mcu/u_mdu/add_961          732.1776      0.1     732.1776       0.0000       0.0000  mdu_a0_DW01_add_1
U0_CORE/u0_mcu/u_mdu/clk_gate_arcon_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mdu_a0_0
U0_CORE/u0_mcu/u_mdu/clk_gate_md0_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mdu_a0_6
U0_CORE/u0_mcu/u_mdu/clk_gate_md1_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mdu_a0_5
U0_CORE/u0_mcu/u_mdu/clk_gate_md2_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mdu_a0_4
U0_CORE/u0_mcu/u_mdu/clk_gate_md3_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mdu_a0_3
U0_CORE/u0_mcu/u_mdu/clk_gate_md4_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mdu_a0_2
U0_CORE/u0_mcu/u_mdu/clk_gate_md5_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_mdu_a0_1
U0_CORE/u0_mcu/u_pmurstctrl            64.6800      0.0      64.6800       0.0000       0.0000  pmurstctrl_a0
U0_CORE/u0_mcu/u_ports                507.0912      0.0     137.1216     331.1616       0.0000  ports_a0
U0_CORE/u0_mcu/u_ports/clk_gate_p0_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_ports_a0
U0_CORE/u0_mcu/u_serial0             8780.9566      0.7    3528.9407    4553.4719       0.0000  serial0_a0
U0_CORE/u0_mcu/u_serial0/add_584      271.6560      0.0     271.6560       0.0000       0.0000  serial0_a0_DW01_inc_0
U0_CORE/u0_mcu/u_serial0/clk_gate_r_baud_count_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_serial0_a0_4
U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_count_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_serial0_a0_2
U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_reg_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_serial0_a0_3
U0_CORE/u0_mcu/u_serial0/clk_gate_rxd0_vec_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_serial0_a0_5
U0_CORE/u0_mcu/u_serial0/clk_gate_s0buf_r_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_serial0_a0_1
U0_CORE/u0_mcu/u_serial0/clk_gate_s0con_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_serial0_a0_0
U0_CORE/u0_mcu/u_serial0/clk_gate_s0relh_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_serial0_a0_9
U0_CORE/u0_mcu/u_serial0/clk_gate_s0rell_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_serial0_a0_10
U0_CORE/u0_mcu/u_serial0/clk_gate_t_baud_count_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_serial0_a0_7
U0_CORE/u0_mcu/u_serial0/clk_gate_t_shift_reg_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_serial0_a0_6
U0_CORE/u0_mcu/u_serial0/clk_gate_tim_baud_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_serial0_a0_8
U0_CORE/u0_mcu/u_sfrmux              4975.1855      0.4    4975.1855       0.0000       0.0000  sfrmux_a0
U0_CORE/u0_mcu/u_softrstctrl          698.5440      0.1     328.5744     331.1616       0.0000  softrstctrl_a0
U0_CORE/u0_mcu/u_softrstctrl/clk_gate_srst_count_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_softrstctrl_a0
U0_CORE/u0_mcu/u_syncneg             1210.8096      0.1      10.3488    1200.4608       0.0000  syncneg_a0
U0_CORE/u0_mcu/u_timer0              3047.7215      0.2    1146.1296    1366.0416       0.0000  timer0_a0
U0_CORE/u0_mcu/u_timer0/add_309       209.5632      0.0     209.5632       0.0000       0.0000  timer0_a0_DW01_inc_1
U0_CORE/u0_mcu/u_timer0/add_347       209.5632      0.0     209.5632       0.0000       0.0000  timer0_a0_DW01_inc_0
U0_CORE/u0_mcu/u_timer0/clk_gate_t0_ct_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_timer0_a0_0
U0_CORE/u0_mcu/u_timer0/clk_gate_th0_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_timer0_a0_2
U0_CORE/u0_mcu/u_timer0/clk_gate_tl0_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_timer0_a0_1
U0_CORE/u0_mcu/u_timer1              2931.2975      0.2    1071.1008    1324.6464       0.0000  timer1_a0
U0_CORE/u0_mcu/u_timer1/add_244       209.5632      0.0     209.5632       0.0000       0.0000  timer1_a0_DW01_inc_1
U0_CORE/u0_mcu/u_timer1/add_278       209.5632      0.0     209.5632       0.0000       0.0000  timer1_a0_DW01_inc_0
U0_CORE/u0_mcu/u_timer1/clk_gate_t1_mode_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_timer1_a0_0
U0_CORE/u0_mcu/u_timer1/clk_gate_th1_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_timer1_a0_1
U0_CORE/u0_mcu/u_timer1/clk_gate_tl1_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_timer1_a0_2
U0_CORE/u0_mcu/u_wakeupctrl           142.2960      0.0     142.2960       0.0000       0.0000  wakeupctrl_a0
U0_CORE/u0_mcu/u_watchdog            4305.1007      0.3    1860.1968    1862.7839       0.0000  watchdog_a0
U0_CORE/u0_mcu/u_watchdog/add_272     178.5168      0.0     178.5168       0.0000       0.0000  watchdog_a0_DW01_inc_1
U0_CORE/u0_mcu/u_watchdog/add_278     209.5632      0.0     209.5632       0.0000       0.0000  watchdog_a0_DW01_inc_0
U0_CORE/u0_mcu/u_watchdog/clk_gate_cycles_reg_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_watchdog_a0_4
U0_CORE/u0_mcu/u_watchdog/clk_gate_pres_16_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_watchdog_a0_3
U0_CORE/u0_mcu/u_watchdog/clk_gate_wdth_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_watchdog_a0_2
U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtl_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_watchdog_a0_1
U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_watchdog_a0_0
U0_CORE/u0_mpb                       3963.5903      0.3    3704.8703     258.7200       0.0000  mpb_a0
U0_CORE/u0_pwm[0]                    1329.8208      0.1     457.9344     380.3184       0.0000  glpwm_a0_0
U0_CORE/u0_pwm[0]/clk_gate_pwmcnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glpwm_a0_0
U0_CORE/u0_pwm[0]/u0_regpwm           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_0
U0_CORE/u0_pwm[0]/u0_regpwm/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_0
U0_CORE/u0_pwm[1]                    1329.8208      0.1     457.9344     380.3184       0.0000  glpwm_a0_1
U0_CORE/u0_pwm[1]/clk_gate_pwmcnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glpwm_a0_1
U0_CORE/u0_pwm[1]/u0_regpwm           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_1
U0_CORE/u0_pwm[1]/u0_regpwm/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_1
U0_CORE/u0_regbank                  52351.9912      4.1    6103.2047    1210.8096       0.0000  regbank_a0
U0_CORE/u0_regbank/add_303            426.8880      0.0     426.8880       0.0000       0.0000  regbank_a0_DW01_inc_0
U0_CORE/u0_regbank/add_527            325.9872      0.0     325.9872       0.0000       0.0000  regbank_a0_DW01_add_0
U0_CORE/u0_regbank/clk_gate_rstcnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_regbank_a0
U0_CORE/u0_regbank/srl_132          14325.3261      1.1   14325.3261       0.0000       0.0000  regbank_a0_DW_rightsh_0
U0_CORE/u0_regbank/u0_cc1_db          284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_12
U0_CORE/u0_regbank/u0_cc2_db          284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_11
U0_CORE/u0_regbank/u0_dmf_db          426.8880      0.0     129.3600     258.7200       0.0000  dbnc_WIDTH3_TIMEOUT5_0
U0_CORE/u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_0
U0_CORE/u0_regbank/u0_ocp_db          426.8880      0.0     129.3600     258.7200       0.0000  dbnc_WIDTH3_TIMEOUT5_3
U0_CORE/u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_3
U0_CORE/u0_regbank/u0_otpi_db         426.8880      0.0     129.3600     258.7200       0.0000  dbnc_WIDTH3_TIMEOUT5_4
U0_CORE/u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_4
U0_CORE/u0_regbank/u0_otps_db         284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_13
U0_CORE/u0_regbank/u0_ovp_db          284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_10
U0_CORE/u0_regbank/u0_reg00           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_79
U0_CORE/u0_regbank/u0_reg00/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_79
U0_CORE/u0_regbank/u0_reg01           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_78
U0_CORE/u0_regbank/u0_reg01/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_78
U0_CORE/u0_regbank/u0_reg03           773.5728      0.1     320.8128       0.0000       0.0000  glsta_a0_6
U0_CORE/u0_regbank/u0_reg03/u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_WIDTH8_6
U0_CORE/u0_regbank/u0_reg03/u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_6
U0_CORE/u0_regbank/u0_reg04           773.5728      0.1     320.8128       0.0000       0.0000  glsta_a0_5
U0_CORE/u0_regbank/u0_reg04/u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_WIDTH8_5
U0_CORE/u0_regbank/u0_reg04/u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_5
U0_CORE/u0_regbank/u0_reg05           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_77
U0_CORE/u0_regbank/u0_reg05/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_77
U0_CORE/u0_regbank/u0_reg06           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_76
U0_CORE/u0_regbank/u0_reg06/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_76
U0_CORE/u0_regbank/u0_reg11           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_75
U0_CORE/u0_regbank/u0_reg11/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_75
U0_CORE/u0_regbank/u0_reg12           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_74
U0_CORE/u0_regbank/u0_reg12/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_74
U0_CORE/u0_regbank/u0_reg14           297.5280      0.0       0.0000     258.7200       0.0000  glreg_WIDTH5_2
U0_CORE/u0_regbank/u0_reg14/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_2
U0_CORE/u0_regbank/u0_reg15           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_73
U0_CORE/u0_regbank/u0_reg15/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_73
U0_CORE/u0_regbank/u0_reg18           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_72
U0_CORE/u0_regbank/u0_reg18/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_72
U0_CORE/u0_regbank/u0_reg19           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_71
U0_CORE/u0_regbank/u0_reg19/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_71
U0_CORE/u0_regbank/u0_reg20           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_70
U0_CORE/u0_regbank/u0_reg20/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_70
U0_CORE/u0_regbank/u0_reg21           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_69
U0_CORE/u0_regbank/u0_reg21/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_69
U0_CORE/u0_regbank/u0_reg25           354.4464      0.0       0.0000     315.6384       0.0000  glreg_6_00000018
U0_CORE/u0_regbank/u0_reg25/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_6_00000018
U0_CORE/u0_regbank/u0_reg26            72.4416      0.0      20.6976      51.7440       0.0000  glreg_WIDTH1_6
U0_CORE/u0_regbank/u0_reg27           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_68
U0_CORE/u0_regbank/u0_reg27/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_68
U0_CORE/u0_regbank/u0_reg28           773.5728      0.1     320.8128       0.0000       0.0000  glsta_a0_4
U0_CORE/u0_regbank/u0_reg28/u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_WIDTH8_4
U0_CORE/u0_regbank/u0_reg28/u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_4
U0_CORE/u0_regbank/u0_reg31           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_67
U0_CORE/u0_regbank/u0_reg31/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_67
U0_CORE/u0_regbank/u0_reg8F           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_64
U0_CORE/u0_regbank/u0_reg8F/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_64
U0_CORE/u0_regbank/u0_reg94           245.7840      0.0       0.0000     206.9760       0.0000  glreg_WIDTH4
U0_CORE/u0_regbank/u0_reg94/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH4
U0_CORE/u0_regbank/u0_regA1           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_63
U0_CORE/u0_regbank/u0_regA1/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_63
U0_CORE/u0_regbank/u0_regA2           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_62
U0_CORE/u0_regbank/u0_regA2/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_62
U0_CORE/u0_regbank/u0_regA3           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_61
U0_CORE/u0_regbank/u0_regA3/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_61
U0_CORE/u0_regbank/u0_regA4           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_60
U0_CORE/u0_regbank/u0_regA4/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_60
U0_CORE/u0_regbank/u0_regA5           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_59
U0_CORE/u0_regbank/u0_regA5/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_59
U0_CORE/u0_regbank/u0_regA6           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_58
U0_CORE/u0_regbank/u0_regA6/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_58
U0_CORE/u0_regbank/u0_regA7           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_57
U0_CORE/u0_regbank/u0_regA7/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_57
U0_CORE/u0_regbank/u0_regAB           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_56
U0_CORE/u0_regbank/u0_regAB/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_56
U0_CORE/u0_regbank/u0_regAC           457.9344      0.0       0.0000     419.1264       0.0000  glreg_8_00000028
U0_CORE/u0_regbank/u0_regAC/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_8_00000028
U0_CORE/u0_regbank/u0_regAE           773.5728      0.1     320.8128       0.0000       0.0000  glsta_a0_2
U0_CORE/u0_regbank/u0_regAE/u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_WIDTH8_2
U0_CORE/u0_regbank/u0_regAE/u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_2
U0_CORE/u0_regbank/u0_regAF           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_55
U0_CORE/u0_regbank/u0_regAF/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_55
U0_CORE/u0_regbank/u0_regD1           455.3472      0.0       0.0000     416.5392       0.0000  glreg_8_00000001
U0_CORE/u0_regbank/u0_regD1/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_8_00000001
U0_CORE/u0_regbank/u0_regD3           457.9344      0.0       0.0000     419.1264       0.0000  glreg_8_00000011
U0_CORE/u0_regbank/u0_regD3/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_8_00000011
U0_CORE/u0_regbank/u0_regD4            72.4416      0.0      20.6976      51.7440       0.0000  glreg_WIDTH1_3
U0_CORE/u0_regbank/u0_regD5           463.1088      0.0       0.0000     424.3008       0.0000  glreg_8_000000f0
U0_CORE/u0_regbank/u0_regD5/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_8_000000f0
U0_CORE/u0_regbank/u0_regD6           460.5216      0.0       0.0000     421.7136       0.0000  glreg_8_00000098
U0_CORE/u0_regbank/u0_regD6/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_8_00000098
U0_CORE/u0_regbank/u0_regD7           460.5216      0.0       0.0000     421.7136       0.0000  glreg_8_00000032
U0_CORE/u0_regbank/u0_regD7/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_8_00000032
U0_CORE/u0_regbank/u0_regD9           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_66
U0_CORE/u0_regbank/u0_regD9/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_66
U0_CORE/u0_regbank/u0_regDE           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_65
U0_CORE/u0_regbank/u0_regDE/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_65
U0_CORE/u0_regbank/u0_regDF           773.5728      0.1     320.8128       0.0000       0.0000  glsta_a0_3
U0_CORE/u0_regbank/u0_regDF/u0        452.7600      0.0       0.0000     413.9520       0.0000  glreg_WIDTH8_3
U0_CORE/u0_regbank/u0_regDF/u0/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH8_3
U0_CORE/u0_regbank/u0_regE3           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_54
U0_CORE/u0_regbank/u0_regE3/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_54
U0_CORE/u0_regbank/u0_regE4           455.3472      0.0       0.0000     416.5392       0.0000  glreg_8_00000004
U0_CORE/u0_regbank/u0_regE4/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_8_00000004
U0_CORE/u0_regbank/u0_regE5           465.6960      0.0       0.0000     426.8880       0.0000  glreg_8_0000001f
U0_CORE/u0_regbank/u0_regE5/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_8_0000001f
U0_CORE/u0_regbank/u0_regE6           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_53
U0_CORE/u0_regbank/u0_regE6/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_53
U0_CORE/u0_regbank/u0_regE7           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_52
U0_CORE/u0_regbank/u0_regE7/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_52
U0_CORE/u0_regbank/u0_regE8           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_51
U0_CORE/u0_regbank/u0_regE8/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_51
U0_CORE/u0_regbank/u0_regF5           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_50
U0_CORE/u0_regbank/u0_regF5/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_50
U0_CORE/u0_regbank/u0_regF6           452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_49
U0_CORE/u0_regbank/u0_regF6/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_49
U0_CORE/u0_regbank/u0_scp_db          284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_9
U0_CORE/u0_regbank/u0_uvp_db          426.8880      0.0     129.3600     258.7200       0.0000  dbnc_WIDTH3_TIMEOUT5_2
U0_CORE/u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_2
U0_CORE/u0_regbank/u0_v5oc_db         284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_8
U0_CORE/u0_regbank/u1_ocp_db          566.5968      0.0     217.3248     310.4640       0.0000  dbnc_WIDTH4_TIMEOUT14_1
U0_CORE/u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_1
U0_CORE/u0_regbank/u1_ovp_db          540.7248      0.0     191.4528     310.4640       0.0000  dbnc_a0_2
U0_CORE/u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dbnc_a0_2
U0_CORE/u0_regbank/u1_reg26            75.0288      0.0      20.6976      54.3312       0.0000  glreg_1_1
U0_CORE/u0_regbank/u1_regD4            72.4416      0.0      20.6976      51.7440       0.0000  glreg_WIDTH1_4
U0_CORE/u0_regbank/u1_regE4           248.3712      0.0       0.0000     209.5632       0.0000  glreg_4_00000004
U0_CORE/u0_regbank/u1_regE4/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_4_00000004
U0_CORE/u0_regbank/u1_scp_db          426.8880      0.0     129.3600     258.7200       0.0000  dbnc_WIDTH3_TIMEOUT5_1
U0_CORE/u0_regbank/u1_scp_db/clk_gate_db_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3_TIMEOUT5_1
U0_CORE/u0_regbank/u1_uvp_db          566.5968      0.0     217.3248     310.4640       0.0000  dbnc_WIDTH4_TIMEOUT14_0
U0_CORE/u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_0
U0_CORE/u0_regbank/u2_ovp_db          566.5968      0.0     217.3248     310.4640       0.0000  dbnc_WIDTH4_TIMEOUT14_2
U0_CORE/u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH4_TIMEOUT14_2
U0_CORE/u0_regbank/u2_reg26           408.7776      0.0       0.0000     369.9696       0.0000  glreg_7_70
U0_CORE/u0_regbank/u2_reg26/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_7_70
U0_CORE/u0_regbank/u2_regD4            72.4416      0.0      20.6976      51.7440       0.0000  glreg_WIDTH1_5
U0_CORE/u0_regbank/u3_regD4           144.8832      0.0      41.3952     103.4880       0.0000  glreg_WIDTH2_2
U0_CORE/u0_regbank/u4_regD4           194.0400      0.0       0.0000     155.2320       0.0000  glreg_WIDTH3
U0_CORE/u0_regbank/u4_regD4/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH3
U0_CORE/u0_regx                     21108.9644      1.6    1526.4480    1190.1120       0.0000  regx_a0
U0_CORE/u0_regx/clk_gate_d_lt_gpi_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_regx_a0
U0_CORE/u0_regx/srl_66               7965.9886      0.6    7965.9886       0.0000       0.0000  regx_a0_DW_rightsh_0
U0_CORE/u0_regx/u0_dosc_db            284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_6
U0_CORE/u0_regx/u0_iosc_db            284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_5
U0_CORE/u0_regx/u0_rdet_db            540.7248      0.0     191.4528     310.4640       0.0000  dbnc_a0_0
U0_CORE/u0_regx/u0_rdet_db/clk_gate_db_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dbnc_a0_0
U0_CORE/u0_regx/u0_reg04              452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_18
U0_CORE/u0_regx/u0_reg04/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_18
U0_CORE/u0_regx/u0_reg05              452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_17
U0_CORE/u0_regx/u0_reg05/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_17
U0_CORE/u0_regx/u0_reg07              452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_16
U0_CORE/u0_regx/u0_reg07/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_16
U0_CORE/u0_regx/u0_reg10               72.4416      0.0      20.6976      51.7440       0.0000  glreg_WIDTH1_2
U0_CORE/u0_regx/u0_reg12              351.8592      0.0       0.0000     313.0512       0.0000  glreg_6_00000002
U0_CORE/u0_regx/u0_reg12/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_6_00000002
U0_CORE/u0_regx/u0_reg13              452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_15
U0_CORE/u0_regx/u0_reg13/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_15
U0_CORE/u0_regx/u0_reg15              349.2720      0.0       0.0000     310.4640       0.0000  glreg_WIDTH6_1
U0_CORE/u0_regx/u0_reg15/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_1
U0_CORE/u0_regx/u0_reg17              452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_14
U0_CORE/u0_regx/u0_reg17/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_14
U0_CORE/u0_regx/u0_reg18              452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_12
U0_CORE/u0_regx/u0_reg18/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_12
U0_CORE/u0_regx/u0_reg19              452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_11
U0_CORE/u0_regx/u0_reg19/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_11
U0_CORE/u0_regx/u0_reg1A              452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_10
U0_CORE/u0_regx/u0_reg1A/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_10
U0_CORE/u0_regx/u0_reg1B              401.0160      0.0       0.0000     362.2080       0.0000  glreg_WIDTH7_0
U0_CORE/u0_regx/u0_reg1B/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH7_0
U0_CORE/u0_regx/u0_reg1C              452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_9
U0_CORE/u0_regx/u0_reg1C/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_9
U0_CORE/u0_regx/u0_reg1D              452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_8
U0_CORE/u0_regx/u0_reg1D/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_8
U0_CORE/u0_regx/u0_reg1E              452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_7
U0_CORE/u0_regx/u0_reg1E/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_7
U0_CORE/u0_regx/u0_sbov_db            540.7248      0.0     191.4528     310.4640       0.0000  dbnc_a0_1
U0_CORE/u0_regx/u0_sbov_db/clk_gate_db_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dbnc_a0_1
U0_CORE/u0_regx/u0_tmp18              452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_13
U0_CORE/u0_regx/u0_tmp18/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_13
U0_CORE/u0_regx/u0_ts_db              284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_7
U0_CORE/u0_regx/u0_xana_db            284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_4
U0_CORE/u0_regx/u1_reg15              349.2720      0.0       0.0000     310.4640       0.0000  glreg_WIDTH6_0
U0_CORE/u0_regx/u1_reg15/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH6_0
U0_CORE/u0_regx/u1_reg1C               72.4416      0.0      20.6976      51.7440       0.0000  glreg_WIDTH1_1
U0_CORE/u0_regx/u1_xana_db            284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_3
U0_CORE/u0_regx/u2_xana_db            284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_2
U0_CORE/u0_regx/u3_xana_db            284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_1
U0_CORE/u0_regx/u4_xana_db            284.5920      0.0      77.6160     206.9760       0.0000  dbnc_WIDTH2_TIMEOUT2_0
U0_CORE/u0_srambist                  3567.7487      0.3    1730.8368     672.6720       0.0000  srambist_a0
U0_CORE/u0_srambist/add_65            302.7024      0.0     302.7024       0.0000       0.0000  srambist_a0_DW01_inc_0
U0_CORE/u0_srambist/clk_gate_adr_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_srambist_a0
U0_CORE/u0_srambist/u0_bistctl        297.5280      0.0       0.0000     258.7200       0.0000  glreg_WIDTH5_1
U0_CORE/u0_srambist/u0_bistctl/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_WIDTH5_1
U0_CORE/u0_srambist/u0_bistdat        452.7600      0.0       0.0000     413.9520       0.0000  glreg_a0_6
U0_CORE/u0_srambist/u0_bistdat/clk_gate_mem_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_glreg_a0_6
U0_CORE/u0_srambist/u0_bistfault       72.4416      0.0      20.6976      51.7440       0.0000  glreg_WIDTH1_0
U0_CORE/u0_updphy                   50879.8741      4.0    2359.5263     481.2192       0.0000  updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6
U0_CORE/u0_updphy/clk_gate_cclow_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6
U0_CORE/u0_updphy/u0_phycrc          3233.9999      0.3    1870.5456    1324.6464       0.0000  phycrc_a0
U0_CORE/u0_updphy/u0_phycrc/clk_gate_crc32_r_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phycrc_a0
U0_CORE/u0_updphy/u0_phyff          21641.9275      1.7    8734.3871   11549.2605       0.0000  phyff_DEPTH_NUM34_DEPTH_NBT6
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[0]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_0
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[10]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_25
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[11]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_24
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[12]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_23
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[13]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_22
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[14]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_21
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[15]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_20
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[16]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_19
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[17]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_18
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[18]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_17
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[19]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_16
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[1]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_34
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[20]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_15
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[21]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_14
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[22]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_13
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[23]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_12
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[24]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_11
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[25]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_10
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[26]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_9
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[27]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_8
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[28]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_7
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[29]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_6
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[2]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_33
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[30]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_5
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[31]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_4
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[32]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_3
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[33]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_2
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[3]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_32
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[4]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_31
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[5]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_30
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[6]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_29
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[7]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_28
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[8]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_27
U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg[9]
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_26
U0_CORE/u0_updphy/u0_phyff/clk_gate_pshptr_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyff_DEPTH_NUM34_DEPTH_NBT6_1
U0_CORE/u0_updphy/u0_phyidd          3001.1519      0.2     812.3808    1117.6704       0.0000  phyidd_a0
U0_CORE/u0_updphy/u0_phyidd/add_23
                                      209.5632      0.0     209.5632       0.0000       0.0000  phyidd_a0_DW01_inc_0
U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans0_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyidd_a0_2
U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans1_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyidd_a0_0
U0_CORE/u0_updphy/u0_phyidd/clk_gate_ttranwin_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyidd_a0_1
U0_CORE/u0_updphy/u0_phyidd/sub_24
                                      372.5568      0.0     372.5568       0.0000       0.0000  phyidd_a0_DW01_sub_1
U0_CORE/u0_updphy/u0_phyidd/sub_47
                                      372.5568      0.0     372.5568       0.0000       0.0000  phyidd_a0_DW01_sub_0
U0_CORE/u0_updphy/u0_phyrx          10584.2350      0.8    3645.3647    1283.2512       0.0000  phyrx_a0
U0_CORE/u0_updphy/u0_phyrx/clk_gate_bcnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyrx_a0_5
U0_CORE/u0_updphy/u0_phyrx/clk_gate_cccnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyrx_a0_0
U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyrx_a0_1
U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyrx_a0_4
U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyrx_a0_6
U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyrx_a0_3
U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyrx_a0_2
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp
                                     4380.1295      0.3    1831.7376    1034.8800       0.0000  phyrx_adp
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/add_385
                                      209.5632      0.0     209.5632       0.0000       0.0000  phyrx_adp_DW01_inc_0
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyrx_adp_0
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyrx_adp_3
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyrx_adp_2
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phyrx_adp_1
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/div_338
                                     1148.7168      0.1    1148.7168       0.0000       0.0000  phyrx_adp_DW_div_tc_6
U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db
                                     1003.8336      0.1     657.1488     346.6848       0.0000  phyrx_db
U0_CORE/u0_updphy/u0_phytx           4023.0959      0.3    3365.9471     579.5328       0.0000  phytx_a0
U0_CORE/u0_updphy/u0_phytx/clk_gate_bitcnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phytx_a0_0
U0_CORE/u0_updphy/u0_phytx/clk_gate_bytcnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_phytx_a0_1
U0_CORE/u0_updphy/u0_sqlch_db         439.8240      0.0     142.2960     258.7200       0.0000  dbnc_WIDTH3
U0_CORE/u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_dbnc_WIDTH3
U0_CORE/u0_updphy/u0_updprl          5076.0863      0.4    2093.0448    1407.4368       0.0000  updprl_a0
U0_CORE/u0_updphy/u0_updprl/clk_gate_CpMsgId_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_updprl_a0_1
U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_adr_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_updprl_a0_4
U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_updprl_a0_2
U0_CORE/u0_updphy/u0_updprl/clk_gate_cs_prcl_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_updprl_a0_3
U0_CORE/u0_updphy/u0_updprl/clk_gate_txbuf_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_updprl_a0_0
U0_CORE/u0_updphy/u0_updprl/r328      209.5632      0.0     209.5632       0.0000       0.0000  updprl_a0_DW01_inc_0
U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer
                                     1172.0016      0.1     261.3072     538.1376       0.0000  PrlTimer_1112a0
U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/add_25
                                      333.7488      0.0     333.7488       0.0000       0.0000  PrlTimer_1112a0_DW01_inc_0
U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg
                                       38.8080      0.0       0.0000      38.8080       0.0000  SNPS_CLOCK_GATE_HIGH_PrlTimer_1112a0
--------------------------------  ------------  -------  -----------  -----------  -----------  --------------------------------------------------------
Total                                                    224863.8969  160815.1741  899829.0234

1
report_constraint -all_violators -verbose
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:15 2023
****************************************

This design has no violated constraints.

1
source ../cmd/proc.tcl
reg_summary

register summary:
--------
3248	flip-flop
4	latch
3236	-	-	clock-leaf
	0	-	CLK
		0	rise
		0	fall
	3235	-	MCLK
		3209	rise
		26	fall

-	non-leaf register:
	--------
	U0_CORE/r_lt_gpi_reg[3]
	U0_CORE/r_lt_gpi_reg[2]
	U0_CORE/r_lt_gpi_reg[0]
	U0_CORE/r_lt_gpi_reg[1]
	U0_CORE/u0_regx/lt_drp_reg
	U0_CORE/u0_regx/lt_aswk_reg[0]
	U0_CORE/u0_regx/lt_aswk_reg[1]
	U0_CORE/u0_regx/lt_aswk_reg[2]
	U0_CORE/u0_regx/lt_aswk_reg[3]
	U0_CORE/u0_regx/lt_aswk_reg[4]
	U0_CORE/u0_regx/lt_aswk_reg[5]
	U0_CODE[1]
	U0_CODE[0]
13

-	non-ff-leaf pin:
	--------
	U0_CORE/U0_CLK_MUX/Y
	U0_SRAM/CK

-	non-clock-leaf pin:
	--------
1
icg_summary true

clock-gated summary:
--------
340	clock-gating cell
2765	clock-gated
483	non-gated register:
	--------
	U0_CORE/r_lt_gpi_reg[3]
	U0_CORE/r_lt_gpi_reg[2]
	U0_CORE/r_lt_gpi_reg[0]
	U0_CORE/r_lt_gpi_reg[1]
	U0_CORE/u0_divclk/div500k_5_reg[2]
	U0_CORE/u0_divclk/div8_reg[2]
	U0_CORE/u0_divclk/div500k_5_reg[1]
	U0_CORE/u0_divclk/div500k_5_reg[0]
	U0_CORE/u0_divclk/div50k_100_reg[2]
	U0_CORE/u0_divclk/div50k_100_reg[3]
	U0_CORE/u0_divclk/div50k_100_reg[0]
	U0_CORE/u0_divclk/div50k_100_reg[1]
	U0_CORE/u0_divclk/div8_reg[0]
	U0_CORE/u0_divclk/div8_reg[1]
	U0_CORE/u0_divclk/div1p5m_3_reg[0]
	U0_CORE/u0_divclk/div1p5m_3_reg[1]
	U0_CORE/u0_divclk/div50k_100_reg[4]
	U0_CORE/u0_divclk/div50k_100_reg[5]
	U0_CORE/u0_divclk/div50k_100_reg[6]
	U0_CORE/u0_divclk/div100k_2_reg
	U0_CORE/u0_srambist/rw_sta_reg[1]
	U0_CORE/u0_srambist/rw_sta_reg[0]
	U0_CORE/u0_srambist/bistctl_re_reg
	U0_CORE/u0_srambist/r_bistfault_reg
	U0_CORE/u0_srambist/busy_dly_reg
	U0_CORE/u0_srambist/u0_bistfault/mem_reg[0]
	U0_CORE/u0_regx/lt_drp_reg
	U0_CORE/u0_regx/lt_aswk_reg[0]
	U0_CORE/u0_regx/lt_aswk_reg[1]
	U0_CORE/u0_regx/lt_aswk_reg[2]
	U0_CORE/u0_regx/lt_aswk_reg[3]
	U0_CORE/u0_regx/lt_aswk_reg[4]
	U0_CORE/u0_regx/lt_aswk_reg[5]
	U0_CORE/u0_regx/d_regx_addr_reg[5]
	U0_CORE/u0_regx/d_regx_addr_reg[0]
	U0_CORE/u0_regx/d_regx_addr_reg[6]
	U0_CORE/u0_regx/d_regx_addr_reg[1]
	U0_CORE/u0_regx/d_regx_addr_reg[3]
	U0_CORE/u0_regx/d_regx_addr_reg[4]
	U0_CORE/u0_regx/d_lt_aswk_reg[0]
	U0_CORE/u0_regx/d_lt_aswk_reg[1]
	U0_CORE/u0_regx/d_lt_aswk_reg[2]
	U0_CORE/u0_regx/d_lt_aswk_reg[3]
	U0_CORE/u0_regx/d_lt_aswk_reg[4]
	U0_CORE/u0_regx/d_lt_aswk_reg[5]
	U0_CORE/u0_regx/d_di_tst_reg
	U0_CORE/u0_regx/d_lt_drp_reg
	U0_CORE/u0_regx/d_we16_reg
	U0_CORE/u0_regx/d_regx_addr_reg[2]
	U0_CORE/u0_regx/u0_rdet_db/d_org_reg[0]
	U0_CORE/u0_regx/u0_sbov_db/d_org_reg[0]
	U0_CORE/u0_regx/u4_xana_db/d_org_reg[1]
	U0_CORE/u0_regx/u4_xana_db/d_org_reg[0]
	U0_CORE/u0_regx/u4_xana_db/db_cnt_reg[0]
	U0_CORE/u0_regx/u4_xana_db/db_cnt_reg[1]
	U0_CORE/u0_regx/u3_xana_db/d_org_reg[1]
	U0_CORE/u0_regx/u3_xana_db/d_org_reg[0]
	U0_CORE/u0_regx/u3_xana_db/db_cnt_reg[0]
	U0_CORE/u0_regx/u3_xana_db/db_cnt_reg[1]
	U0_CORE/u0_regx/u2_xana_db/d_org_reg[1]
	U0_CORE/u0_regx/u2_xana_db/d_org_reg[0]
	U0_CORE/u0_regx/u2_xana_db/db_cnt_reg[0]
	U0_CORE/u0_regx/u2_xana_db/db_cnt_reg[1]
	U0_CORE/u0_regx/u1_xana_db/d_org_reg[1]
	U0_CORE/u0_regx/u1_xana_db/d_org_reg[0]
	U0_CORE/u0_regx/u1_xana_db/db_cnt_reg[0]
	U0_CORE/u0_regx/u1_xana_db/db_cnt_reg[1]
	U0_CORE/u0_regx/u0_xana_db/d_org_reg[1]
	U0_CORE/u0_regx/u0_xana_db/d_org_reg[0]
	U0_CORE/u0_regx/u0_xana_db/db_cnt_reg[0]
	U0_CORE/u0_regx/u0_xana_db/db_cnt_reg[1]
	U0_CORE/u0_regx/u0_iosc_db/d_org_reg[1]
	U0_CORE/u0_regx/u0_iosc_db/d_org_reg[0]
	U0_CORE/u0_regx/u0_iosc_db/db_cnt_reg[0]
	U0_CORE/u0_regx/u0_iosc_db/db_cnt_reg[1]
	U0_CORE/u0_regx/u0_dosc_db/d_org_reg[1]
	U0_CORE/u0_regx/u0_dosc_db/d_org_reg[0]
	U0_CORE/u0_regx/u0_dosc_db/db_cnt_reg[0]
	U0_CORE/u0_regx/u0_dosc_db/db_cnt_reg[1]
	U0_CORE/u0_regx/u1_reg1C/mem_reg[0]
	U0_CORE/u0_regx/u0_ts_db/d_org_reg[1]
	U0_CORE/u0_regx/u0_ts_db/d_org_reg[0]
	U0_CORE/u0_regx/u0_ts_db/db_cnt_reg[0]
	U0_CORE/u0_regx/u0_ts_db/db_cnt_reg[1]
	U0_CORE/u0_regx/u0_reg10/mem_reg[0]
	U0_CORE/u0_cvctl/clk_5k_reg
	U0_CORE/u0_cvctl/div20_cnt_reg[4]
	U0_CORE/u0_cvctl/div20_cnt_reg[2]
	U0_CORE/u0_cvctl/div20_cnt_reg[0]
	U0_CORE/u0_cvctl/div20_cnt_reg[3]
	U0_CORE/u0_cvctl/div20_cnt_reg[1]
	U0_CORE/u0_fcp/u0_fcpegn/tx_dbuf_keep_empty_reg
	U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg[0]
	U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg[1]
	U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg[2]
	U0_CORE/u0_fcp/u0_fcpegn/us_cnt_reg[3]
	U0_CORE/u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg[1]
	U0_CORE/u0_fcp/u0_fcpegn/new_rx_sync_cnt_reg[0]
	U0_CORE/u0_fcp/u0_fcpegn/rx_trans_8_chg_reg
	U0_CORE/u0_fcp/u0_fcpegn/rx_byte_pchk_reg
	U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg[0]
	U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg[1]
	U0_CORE/u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg[1]
	U0_CORE/u0_fcp/u0_dpdmacc/u0_dmsync/d_org_reg[0]
	U0_CORE/u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg[1]
	U0_CORE/u0_fcp/u0_dpdmacc/u0_dpsync/d_org_reg[0]
	U0_CORE/u0_dacmux/syn_comp_reg[0]
	U0_CORE/u0_dacmux/syn_comp_reg[1]
	U0_CORE/u0_dacmux/u2_saren/mem_reg[0]
	U0_CORE/u0_dacmux/u2_saren/mem_reg[1]
	U0_CORE/u0_dacmux/u2_dacen/mem_reg[1]
	U0_CORE/u0_dacmux/u2_dacen/mem_reg[0]
	U0_CORE/u0_dacmux/u0_shmux/cs_mux_reg[5]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[17]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[16]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[15]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[14]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[13]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[12]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[11]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[10]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[9]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[8]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[7]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[6]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[5]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[4]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[3]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[2]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[1]
	U0_CORE/u0_dacmux/u0_shmux/neg_dacis_reg[0]
	U0_CORE/u0_dacmux/u0_dac2sar/sh_rst_n_reg
	U0_CORE/u0_updphy/d_cc_reg[0]
	U0_CORE/u0_updphy/d_cc_reg[1]
	U0_CORE/u0_updphy/u0_sqlch_db/d_org_reg[0]
	U0_CORE/u0_updphy/u0_updprl/canyon_m0_reg
	U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/ena_reg
	U0_CORE/u0_updphy/u0_phyff/locked_reg
	U0_CORE/u0_updphy/u0_phytx/cs_txph_reg[0]
	U0_CORE/u0_updphy/u0_phytx/cs_txph_reg[1]
	U0_CORE/u0_updphy/u0_phytx/cs_txph_reg[2]
	U0_CORE/u0_updphy/u0_phytx/ptx_cc_reg
	U0_CORE/u0_updphy/u0_phyidd/ccidle_reg
	U0_CORE/u0_updphy/u0_phyidd/ntrancnt_reg[0]
	U0_CORE/u0_updphy/u0_phyidd/ntrancnt_reg[1]
	U0_CORE/u0_updphy/u0_phyrx/shrtrans_reg
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/cs_d_cc_reg
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[3]
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[0]
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[7]
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[2]
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[6]
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[5]
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[4]
	U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg[1]
	U0_CORE/u0_i2cslv/cs_sta_reg[0]
	U0_CORE/u0_i2cslv/cs_sta_reg[1]
	U0_CORE/u0_i2cslv/cs_rwb_reg
	U0_CORE/u0_i2cslv/sdat_reg
	U0_CORE/u0_i2cslv/db_sda/r_i2c_reg
	U0_CORE/u0_i2cslv/db_sda/d_i2c_reg[1]
	U0_CORE/u0_i2cslv/db_sda/d_i2c_reg[0]
	U0_CORE/u0_i2cslv/db_sda/d_i2c_reg[2]
	U0_CORE/u0_i2cslv/db_scl/r_i2c_reg
	U0_CORE/u0_i2cslv/db_scl/d_i2c_reg[2]
	U0_CORE/u0_i2cslv/db_scl/d_i2c_reg[1]
	U0_CORE/u0_i2cslv/db_scl/d_i2c_reg[0]
	U0_CORE/u0_regbank/drstz_reg[0]
	U0_CORE/u0_regbank/oscdwn_shft_reg[0]
	U0_CORE/u0_regbank/drstz_reg[1]
	U0_CORE/u0_regbank/osc_gate_n_reg[2]
	U0_CORE/u0_regbank/osc_gate_n_reg[1]
	U0_CORE/u0_regbank/osc_gate_n_reg[0]
	U0_CORE/u0_regbank/osc_gate_n_reg[3]
	U0_CORE/u0_regbank/oscdwn_shft_reg[1]
	U0_CORE/u0_regbank/oscdwn_shft_reg[2]
	U0_CORE/u0_regbank/r_phyrst_reg[1]
	U0_CORE/u0_regbank/d_p0_reg[0]
	U0_CORE/u0_regbank/d_p0_reg[1]
	U0_CORE/u0_regbank/d_p0_reg[2]
	U0_CORE/u0_regbank/d_p0_reg[3]
	U0_CORE/u0_regbank/d_p0_reg[4]
	U0_CORE/u0_regbank/d_p0_reg[5]
	U0_CORE/u0_regbank/d_p0_reg[6]
	U0_CORE/u0_regbank/d_p0_reg[7]
	U0_CORE/u0_regbank/r_phyrst_reg[0]
	U0_CORE/u0_regbank/u0_v5oc_db/d_org_reg[1]
	U0_CORE/u0_regbank/u0_v5oc_db/d_org_reg[0]
	U0_CORE/u0_regbank/u0_v5oc_db/db_cnt_reg[0]
	U0_CORE/u0_regbank/u0_v5oc_db/db_cnt_reg[1]
	U0_CORE/u0_regbank/u0_scp_db/d_org_reg[1]
	U0_CORE/u0_regbank/u0_scp_db/d_org_reg[0]
	U0_CORE/u0_regbank/u0_scp_db/db_cnt_reg[0]
	U0_CORE/u0_regbank/u0_scp_db/db_cnt_reg[1]
	U0_CORE/u0_regbank/u0_ovp_db/d_org_reg[1]
	U0_CORE/u0_regbank/u0_ovp_db/d_org_reg[0]
	U0_CORE/u0_regbank/u0_ovp_db/db_cnt_reg[0]
	U0_CORE/u0_regbank/u0_ovp_db/db_cnt_reg[1]
	U0_CORE/u0_regbank/u0_cc2_db/d_org_reg[1]
	U0_CORE/u0_regbank/u0_cc2_db/d_org_reg[0]
	U0_CORE/u0_regbank/u0_cc2_db/db_cnt_reg[0]
	U0_CORE/u0_regbank/u0_cc2_db/db_cnt_reg[1]
	U0_CORE/u0_regbank/u0_cc1_db/d_org_reg[1]
	U0_CORE/u0_regbank/u0_cc1_db/d_org_reg[0]
	U0_CORE/u0_regbank/u0_cc1_db/db_cnt_reg[0]
	U0_CORE/u0_regbank/u0_cc1_db/db_cnt_reg[1]
	U0_CORE/u0_regbank/u0_otps_db/d_org_reg[1]
	U0_CORE/u0_regbank/u0_otps_db/d_org_reg[0]
	U0_CORE/u0_regbank/u0_otps_db/db_cnt_reg[0]
	U0_CORE/u0_regbank/u0_otps_db/db_cnt_reg[1]
	U0_CORE/u0_regbank/u0_dmf_db/d_org_reg[0]
	U0_CORE/u0_regbank/u1_scp_db/d_org_reg[0]
	U0_CORE/u0_regbank/u0_uvp_db/d_org_reg[0]
	U0_CORE/u0_regbank/u0_ocp_db/d_org_reg[0]
	U0_CORE/u0_regbank/u0_otpi_db/d_org_reg[0]
	U0_CORE/u0_regbank/u1_ovp_db/d_org_reg[0]
	U0_CORE/u0_regbank/u1_uvp_db/d_org_reg[0]
	U0_CORE/u0_regbank/u1_ocp_db/d_org_reg[0]
	U0_CORE/u0_regbank/u2_ovp_db/d_org_reg[0]
	U0_CORE/u0_regbank/u0_regD4/mem_reg[0]
	U0_CORE/u0_regbank/u1_regD4/mem_reg[0]
	U0_CORE/u0_regbank/u2_regD4/mem_reg[0]
	U0_CORE/u0_regbank/u3_regD4/mem_reg[1]
	U0_CORE/u0_regbank/u3_regD4/mem_reg[0]
	U0_CORE/u0_regbank/u1_reg26/mem_reg[0]
	U0_CORE/u0_regbank/u0_reg26/mem_reg[0]
	U0_CORE/u0_ictlr/ck_n_reg[1]
	U0_CORE/u0_ictlr/cs_n_reg
	U0_CORE/u0_ictlr/ck_n_reg[0]
	U0_CORE/u0_ictlr/r_rdy_reg
	U0_CORE/u0_ictlr/r_twlb_reg[1]
	U0_CORE/u0_ictlr/r_twlb_reg[0]
	U0_CORE/u0_ictlr/re_p_reg
	U0_CORE/u0_ictlr/un_hold_reg
	U0_CORE/u0_ictlr/d_hold_reg[0]
	U0_CORE/u0_ictlr/dummy_reg[0]
	U0_CORE/u0_ictlr/d_hold_reg[2]
	U0_CORE/u0_ictlr/d_hold_reg[1]
	U0_CORE/u0_ictlr/dummy_reg[1]
	U0_CORE/u0_ictlr/d_hold_reg[3]
	U0_CORE/u0_mcu/timer_1ms_reg[0]
	U0_CORE/u0_mcu/timer_1ms_reg[1]
	U0_CORE/u0_mcu/timer_1ms_reg[2]
	U0_CORE/u0_mcu/timer_1ms_reg[3]
	U0_CORE/u0_mcu/timer_1ms_reg[4]
	U0_CORE/u0_mcu/timer_1ms_reg[7]
	U0_CORE/u0_mcu/timer_1ms_reg[6]
	U0_CORE/u0_mcu/timer_1ms_reg[5]
	U0_CORE/u0_mcu/timer_1ms_reg[12]
	U0_CORE/u0_mcu/timer_1ms_reg[11]
	U0_CORE/u0_mcu/timer_1ms_reg[10]
	U0_CORE/u0_mcu/timer_1ms_reg[9]
	U0_CORE/u0_mcu/timer_1ms_reg[8]
	U0_CORE/u0_mcu/timer_1ms_reg[13]
	U0_CORE/u0_mcu/u_softrstctrl/srstflag_reg
	U0_CORE/u0_mcu/u_softrstctrl/srst_r_reg
	U0_CORE/u0_mcu/u_softrstctrl/srst_ff1_reg
	U0_CORE/u0_mcu/u_softrstctrl/srst_ff0_reg
	U0_CORE/u0_mcu/u_i2c/i2ccon_reg[4]
	U0_CORE/u0_mcu/u_i2c/i2csta_reg[1]
	U0_CORE/u0_mcu/u_i2c/i2csta_reg[0]
	U0_CORE/u0_mcu/u_i2c/i2csta_reg[2]
	U0_CORE/u0_mcu/u_i2c/i2csta_reg[3]
	U0_CORE/u0_mcu/u_i2c/i2csta_reg[4]
	U0_CORE/u0_mcu/u_i2c/sdao_int_reg
	U0_CORE/u0_mcu/u_i2c/wait_for_setup_r_reg
	U0_CORE/u0_mcu/u_i2c/sclo_int_reg
	U0_CORE/u0_mcu/u_i2c/fsmmod_reg[2]
	U0_CORE/u0_mcu/u_i2c/fsmmod_reg[0]
	U0_CORE/u0_mcu/u_i2c/fsmmod_reg[1]
	U0_CORE/u0_mcu/u_i2c/ack_reg
	U0_CORE/u0_mcu/u_i2c/sdaint_reg
	U0_CORE/u0_mcu/u_i2c/fsmdet_reg[2]
	U0_CORE/u0_mcu/u_i2c/fsmdet_reg[1]
	U0_CORE/u0_mcu/u_i2c/fsmdet_reg[0]
	U0_CORE/u0_mcu/u_i2c/sclint_reg
	U0_CORE/u0_mcu/u_i2c/fsmsync_reg[0]
	U0_CORE/u0_mcu/u_i2c/fsmsync_reg[2]
	U0_CORE/u0_mcu/u_i2c/adrcomp_reg
	U0_CORE/u0_mcu/u_i2c/pedetect_reg
	U0_CORE/u0_mcu/u_i2c/adrcompen_reg
	U0_CORE/u0_mcu/u_i2c/clkint_reg
	U0_CORE/u0_mcu/u_i2c/fsmsync_reg[1]
	U0_CORE/u0_mcu/u_i2c/busfree_reg
	U0_CORE/u0_mcu/u_i2c/bsd7_tmp_reg
	U0_CORE/u0_mcu/u_i2c/bclkcnt_reg[0]
	U0_CORE/u0_mcu/u_i2c/bclkcnt_reg[1]
	U0_CORE/u0_mcu/u_i2c/clkint_ff_reg
	U0_CORE/u0_mcu/u_i2c/nedetect_reg
	U0_CORE/u0_mcu/u_i2c/write_data_r_reg
	U0_CORE/u0_mcu/u_i2c/scli_ff_reg_reg[0]
	U0_CORE/u0_mcu/u_i2c/scli_ff_reg_reg[1]
	U0_CORE/u0_mcu/u_i2c/sclscl_reg
	U0_CORE/u0_mcu/u_i2c/starto_en_reg
	U0_CORE/u0_mcu/u_i2c/scli_ff_reg_reg[2]
	U0_CORE/u0_mcu/u_i2c/bsd7_reg
	U0_CORE/u0_mcu/u_i2c/clk_count1_ov_reg
	U0_CORE/u0_mcu/u_i2c/rst_delay_reg
	U0_CORE/u0_mcu/u_i2c/sdai_ff_reg_reg[1]
	U0_CORE/u0_mcu/u_i2c/sdai_ff_reg_reg[0]
	U0_CORE/u0_mcu/u_i2c/sdai_ff_reg_reg[2]
	U0_CORE/u0_mcu/u_i2c/clk_count2_ov_reg
	U0_CORE/u0_mcu/u_i2c/sdai_ff_reg
	U0_CORE/u0_mcu/u_i2c/scli_ff_reg
	U0_CORE/u0_mcu/u_i2c/i2ccon_reg[3]
	U0_CORE/u0_mcu/u_extint/i3fr_s_reg
	U0_CORE/u0_mcu/u_extint/it0_s_reg
	U0_CORE/u0_mcu/u_extint/i2fr_s_reg
	U0_CORE/u0_mcu/u_extint/it1_s_reg
	U0_CORE/u0_mcu/u_extint/iex3_s_reg
	U0_CORE/u0_mcu/u_extint/ie1_s_reg
	U0_CORE/u0_mcu/u_extint/ie0_s_reg
	U0_CORE/u0_mcu/u_extint/iex7_s_reg
	U0_CORE/u0_mcu/u_extint/iex2_s_reg
	U0_CORE/u0_mcu/u_extint/iex4_s_reg
	U0_CORE/u0_mcu/u_extint/iex6_s_reg
	U0_CORE/u0_mcu/u_extint/iex5_s_reg
	U0_CORE/u0_mcu/u_extint/iex9_s_reg
	U0_CORE/u0_mcu/u_extint/iex8_s_reg
	U0_CORE/u0_mcu/u_extint/int1_ff1_reg
	U0_CORE/u0_mcu/u_extint/int0_ff1_reg
	U0_CORE/u0_mcu/u_extint/int1_clr_reg
	U0_CORE/u0_mcu/u_extint/int0_clr_reg
	U0_CORE/u0_mcu/u_extint/int3_ff1_reg
	U0_CORE/u0_mcu/u_extint/int2_ff1_reg
	U0_CORE/u0_mcu/u_extint/int1_fall_reg
	U0_CORE/u0_mcu/u_extint/int0_fall_reg
	U0_CORE/u0_mcu/u_extint/iex9_set_reg
	U0_CORE/u0_mcu/u_extint/iex8_set_reg
	U0_CORE/u0_mcu/u_extint/iex7_set_reg
	U0_CORE/u0_mcu/u_extint/iex6_set_reg
	U0_CORE/u0_mcu/u_extint/iex5_set_reg
	U0_CORE/u0_mcu/u_extint/iex4_set_reg
	U0_CORE/u0_mcu/u_extint/iex3_set_reg
	U0_CORE/u0_mcu/u_extint/iex2_set_reg
	U0_CORE/u0_mcu/u_extint/int9_ff1_reg
	U0_CORE/u0_mcu/u_extint/int8_ff1_reg
	U0_CORE/u0_mcu/u_extint/int7_ff1_reg
	U0_CORE/u0_mcu/u_extint/int6_ff1_reg
	U0_CORE/u0_mcu/u_extint/int5_ff1_reg
	U0_CORE/u0_mcu/u_extint/int4_ff1_reg
	U0_CORE/u0_mcu/u_isr/isr_tm_reg_reg
	U0_CORE/u0_mcu/u_isr/irq_r_reg
	U0_CORE/u0_mcu/u_isr/is_reg_s_reg[3]
	U0_CORE/u0_mcu/u_isr/is_reg_s_reg[2]
	U0_CORE/u0_mcu/u_isr/is_reg_s_reg[1]
	U0_CORE/u0_mcu/u_isr/is_reg_s_reg[0]
	U0_CORE/u0_mcu/u_watchdog/wdt_tm_s_reg
	U0_CORE/u0_mcu/u_watchdog/ip0wdts_reg
	U0_CORE/u0_mcu/u_watchdog/wdtrefresh_reg
	U0_CORE/u0_mcu/u_watchdog/wdt_act_sync_reg
	U0_CORE/u0_mcu/u_watchdog/wdt_normal_reg
	U0_CORE/u0_mcu/u_watchdog/wdt_tm_sync_reg
	U0_CORE/u0_mcu/u_watchdog/wdt_normal_ff_reg
	U0_CORE/u0_mcu/u_watchdog/wdts_reg
	U0_CORE/u0_mcu/u_watchdog/wdt_act_reg
	U0_CORE/u0_mcu/u_timer1/t1_tr1_s_reg
	U0_CORE/u0_mcu/u_timer1/t1_tf1_s_reg
	U0_CORE/u0_mcu/u_timer1/clk_ov12_reg
	U0_CORE/u0_mcu/u_timer1/tl1_ov_ff_reg
	U0_CORE/u0_mcu/u_timer1/t1clr_reg
	U0_CORE/u0_mcu/u_timer1/clk_count_reg[3]
	U0_CORE/u0_mcu/u_timer1/clk_count_reg[0]
	U0_CORE/u0_mcu/u_timer1/clk_count_reg[2]
	U0_CORE/u0_mcu/u_timer1/clk_count_reg[1]
	U0_CORE/u0_mcu/u_timer1/th1_ov_ff_reg
	U0_CORE/u0_mcu/u_timer0/t0_tr0_s_reg
	U0_CORE/u0_mcu/u_timer0/t0_tr1_s_reg
	U0_CORE/u0_mcu/u_timer0/t0_tf1_s_reg
	U0_CORE/u0_mcu/u_timer0/t0_tf0_s_reg
	U0_CORE/u0_mcu/u_timer0/clk_ov12_reg
	U0_CORE/u0_mcu/u_timer0/clk_count_reg[3]
	U0_CORE/u0_mcu/u_timer0/t0clr_reg
	U0_CORE/u0_mcu/u_timer0/clk_count_reg[0]
	U0_CORE/u0_mcu/u_timer0/clk_count_reg[2]
	U0_CORE/u0_mcu/u_timer0/th0_ov_ff_reg
	U0_CORE/u0_mcu/u_timer0/tl0_ov_ff_reg
	U0_CORE/u0_mcu/u_timer0/clk_count_reg[1]
	U0_CORE/u0_mcu/u_timer0/t1clr_reg
	U0_CORE/u0_mcu/u_serial0/s0con_s_reg[0]
	U0_CORE/u0_mcu/u_serial0/s0con_s_reg[1]
	U0_CORE/u0_mcu/u_serial0/s0con_s_reg[2]
	U0_CORE/u0_mcu/u_serial0/smod_s_reg
	U0_CORE/u0_mcu/u_serial0/bd_s_reg
	U0_CORE/u0_mcu/u_serial0/txd0_reg
	U0_CORE/u0_mcu/u_serial0/t_start_reg
	U0_CORE/u0_mcu/u_serial0/rxd0o_reg
	U0_CORE/u0_mcu/u_serial0/r_clk_ov2_reg
	U0_CORE/u0_mcu/u_serial0/baud_rate_ov_reg
	U0_CORE/u0_mcu/u_serial0/t1ov_ff_reg
	U0_CORE/u0_mcu/u_serial0/r_start_reg
	U0_CORE/u0_mcu/u_serial0/baud_r2_clk_reg
	U0_CORE/u0_mcu/u_serial0/t_baud_ov_reg
	U0_CORE/u0_mcu/u_serial0/clk_ov12_reg
	U0_CORE/u0_mcu/u_serial0/rxd0_fall_reg
	U0_CORE/u0_mcu/u_serial0/clk_count_reg[2]
	U0_CORE/u0_mcu/u_serial0/clk_count_reg[3]
	U0_CORE/u0_mcu/u_serial0/rxd0_val_reg
	U0_CORE/u0_mcu/u_serial0/clk_count_reg[0]
	U0_CORE/u0_mcu/u_serial0/clk_count_reg[1]
	U0_CORE/u0_mcu/u_serial0/rxd0_fall_fl_reg
	U0_CORE/u0_mcu/u_serial0/ri0_ff_reg
	U0_CORE/u0_mcu/u_serial0/ri0_fall_reg
	U0_CORE/u0_mcu/u_serial0/fluctuation_conter_reg[1]
	U0_CORE/u0_mcu/u_serial0/receive_11_bits_reg
	U0_CORE/u0_mcu/u_serial0/s0con2_tmp_reg
	U0_CORE/u0_mcu/u_serial0/fluctuation_conter_reg[0]
	U0_CORE/u0_mcu/u_serial0/ri_tmp_reg
	U0_CORE/u0_mcu/u_serial0/baud_r_count_reg
	U0_CORE/u0_mcu/u_serial0/rxd0_ff_reg
	U0_CORE/u0_mcu/u_serial0/ti_tmp_reg
	U0_CORE/u0_mcu/u_mdu/mdu_op_reg[1]
	U0_CORE/u0_mcu/u_mdu/mdu_op_reg[0]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[0]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[1]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[3]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[2]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[4]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[5]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[6]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[7]
	U0_CORE/u0_mcu/u_mdu/arcon_s_reg[6]
	U0_CORE/u0_mcu/u_mdu/arcon_s_reg[7]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[9]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[8]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[10]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[11]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[12]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[13]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[14]
	U0_CORE/u0_mcu/u_mdu/norm_reg_reg[15]
	U0_CORE/u0_mcu/u_mdu/oper_reg_reg[2]
	U0_CORE/u0_mcu/u_mdu/oper_reg_reg[3]
	U0_CORE/u0_mcu/u_mdu/oper_reg_reg[0]
	U0_CORE/u0_mcu/u_mdu/oper_reg_reg[1]
	U0_CORE/u0_mcu/u_mdu/counter_st_reg[1]
	U0_CORE/u0_mcu/u_mdu/counter_st_reg[3]
	U0_CORE/u0_mcu/u_mdu/counter_st_reg[4]
	U0_CORE/u0_mcu/u_mdu/counter_st_reg[2]
	U0_CORE/u0_mcu/u_mdu/counter_st_reg[0]
	U0_CORE/u0_mcu/u_mdu/set_div32_reg
	U0_CORE/u0_mcu/u_mdu/set_div16_reg
	U0_CORE/u0_mcu/u_mdu/setmdef_reg
	U0_CORE/u0_mcu/u_syncneg/reset_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/sdai_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[3]
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[7]
	U0_CORE/u0_mcu/u_syncneg/rxd0_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[0]
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[1]
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[2]
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[4]
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[5]
	U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg[6]
	U0_CORE/u0_mcu/u_syncneg/int1_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/int0_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/rst_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[4]
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[2]
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[6]
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[0]
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[1]
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[3]
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[5]
	U0_CORE/u0_mcu/u_syncneg/p0_ff2_reg[7]
	U0_CORE/u0_mcu/u_syncneg/sdai_ff2_reg
	U0_CORE/u0_mcu/u_syncneg/rxd0_ff2_reg
	U0_CORE/u0_mcu/u_syncneg/int0_ff2_reg
	U0_CORE/u0_mcu/u_syncneg/int1_ff2_reg
	U0_CORE/u0_mcu/u_syncneg/rsttowdt_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/rsttosrst_ff1_reg
	U0_CORE/u0_mcu/u_syncneg/reset_ff2_reg
	U0_CORE/u0_mcu/u_cpu/cpu_resume_fff_reg
	U0_CORE/u0_mcu/u_cpu/d_hold_reg
	U0_CORE/u0_mcu/u_cpu/cpu_resume_ff1_reg
	U0_CORE/u0_mpb/pg0_wrwait_reg
	U0_CORE/u0_mpb/pg0_rdwait_reg
	U0_CORE/u0_mpb/xram_rdsel_reg[0]
	U0_CORE/u0_mpb/xram_rdsel_reg[1]
	U0_CORE/u0_mpb/r_pg0_rdrdy_reg
	U0_CODE[1]
	U0_CODE[0]
	U0_SRAM
483
1
disconnect_pins [ get_pins { U0*/VSS U0*/VDD } ]
Disconnecting net 'net8814' from pin 'U0_CODE[0]/VSS'.
Disconnecting net 'net8812' from pin 'U0_CODE[1]/VSS'.
Disconnecting net 'net8813' from pin 'U0_CODE[0]/VDD'.
Disconnecting net 'net8811' from pin 'U0_CODE[1]/VDD'.
report_ideal_network
 
****************************************
Report : ideal_network
Design : chiptop_1127a0
Version: H-2013.03-SP1
Date   : Mon Mar 13 18:25:16 2023
****************************************

Source ports                Latency                     Transition
and pins              Rise           Fall           Rise          Fall
                    min   max      min   max      min   max     min   max
------------------------------------------------------------------------------
U0_CORE/U0_CLK_MUX/Y
                     --    --       --    --       --    --      --    --   
U0_CORE/U0_MCLK_ICG/ECK
                     --    --       --    --       --    --      --    --   

1
change_names -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Information: Starting design-scope CG identification (PWR-876)
Information: Performing clock gating circuitry identification in design 'chiptop_1127a0'. (PWR-757)
Warning: Not identifying 'U0_CORE/U0_MCLK_ICG' as a clock gating cell: Inconsistent register activation edges (PWR-859)
Information: Automatically identified 340 gating element(s) (PWR-877)
Information: Identified elements are: {U0_CORE/u0_pwm_1_/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm_1_/clk_gate_pwmcnt_reg, U0_CORE/u0_pwm_0_/u0_regpwm/clk_gate_mem_reg, U0_CORE/u0_pwm_0_/clk_gate_pwmcnt_reg, U0_CORE/u0_srambist/u0_bistdat/clk_gate_mem_reg, U0_CORE/u0_srambist/u0_bistctl/clk_gate_mem_reg, U0_CORE/u0_srambist/clk_gate_adr_reg, U0_CORE/u0_regx/u0_rdet_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_sbov_db/clk_gate_db_cnt_reg, U0_CORE/u0_regx/u0_reg1E/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1D/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1C/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1B/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg1A/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_tmp18/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg17/clk_gate_mem_reg, U0_CORE/u0_regx/u1_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg13/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg07/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regx/u0_reg04/clk_gate_mem_reg, U0_CORE/u0_regx/clk_gate_d_lt_gpi_reg, U0_CORE/u0_cvctl/u0_sdischg/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs23/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cvofs01/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_cv_ofsx/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_idac_shift/clk_gate_mem_reg, U0_CORE/u0_cvctl/u0_v_comp/clk_gate_mem_reg, U0_CORE/u0_cvctl/clk_gate_sdischg_cnt_reg, U0_CORE/u0_fcp/u0_fcpcrc/clk_gate_crc8_r_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcptui/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpdat/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpmsk/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/u0/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/u0_fcpctl/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_symb_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_fcp_state_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_rxtx_buf_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_ui_intv_cnt_reg, U0_CORE/u0_fcp/u0_fcpegn/clk_gate_catch_sync_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpdmsta/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_accmltr/clk_gate_mem_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dmfltr/clk_gate_dbcnt_reg, U0_CORE/u0_fcp/u0_dpdmacc/u0_dpfltr/clk_gate_dbcnt_reg, U0_CORE/u0_dacmux/u1_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u1_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_isofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_adofs/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_cmpsta/u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_17__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_16__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_15__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_14__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_13__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_12__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_11__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_10__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_9__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_8__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_7__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_6__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_5__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_4__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_3__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_2__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_1__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/dacvs_0__u0/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_daclsb/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_saren/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dacen/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dactl/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_cs_mux_reg, U0_CORE/u0_dacmux/u0_shmux/clk_gate_r_dacis_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_up/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_lt_lo/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_sarcyc_reg, U0_CORE/u0_dacmux/u0_dac2sar/clk_gate_dacnt_reg, U0_CORE/u0_dacmux/u0_compi/clk_gate_mem_reg, U0_CORE/u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg, U0_CORE/u0_updphy/u0_updprl/u0_PrlTimer/clk_gate_timer_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_CpMsgId_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_cs_prcl_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_adr_reg, U0_CORE/u0_updphy/u0_updprl/clk_gate_txbuf_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_pshptr_reg, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_33_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_32_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_31_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_30_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_29_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_28_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_27_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_26_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_25_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_24_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_23_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_22_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_21_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_20_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_19_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_18_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_17_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_16_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_15_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_14_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_13_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_12_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_11_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_10_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_9_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_8_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_7_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_6_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_5_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_4_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_3_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_2_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_1_, U0_CORE/u0_updphy/u0_phyff/clk_gate_mem_reg_0_, U0_CORE/u0_updphy/u0_phycrc/clk_gate_crc32_r_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bytcnt_reg, U0_CORE/u0_updphy/u0_phytx/clk_gate_bitcnt_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_ttranwin_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans0_reg, U0_CORE/u0_updphy/u0_phyidd/clk_gate_trans1_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_n_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_h_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_dcnt_e_reg, U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/clk_gate_adp_n_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_bmni_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg_0, U0_CORE/u0_updphy/u0_phyrx/clk_gate_ordsbuf_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat4b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_bcnt_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cs_dat5b_reg, U0_CORE/u0_updphy/u0_phyrx/clk_gate_cccnt_reg, U0_CORE/u0_updphy/clk_gate_cclow_cnt_reg, U0_CORE/u0_i2cslv/clk_gate_lt_ofs_reg, U0_CORE/u0_i2cslv/clk_gate_lt_buf_reg, U0_CORE/u0_i2cslv/clk_gate_rwbuf_reg, U0_CORE/u0_i2cslv/clk_gate_adcnt_reg, U0_CORE/u0_i2cslv/clk_gate_cs_bit_reg, U0_CORE/u0_regbank/u0_regF6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regF5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE8/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u1_regE4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regE3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAF/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAE/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_dmf_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_scp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_otpi_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_uvp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u1_ocp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u2_ovp_db/clk_gate_db_cnt_reg, U0_CORE/u0_regbank/u0_regAC/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regAB/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA5/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA2/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regA1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg94/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg8F/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDF/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regDE/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD9/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD7/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD6/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD5/clk_gate_mem_reg, U0_CORE/u0_regbank/u4_regD4/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD3/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_regD1/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg31/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg28/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg27/clk_gate_mem_reg, U0_CORE/u0_regbank/u2_reg26/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg25/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg21/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg20/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg19/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg18/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg15/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg14/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg12/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg11/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg06/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg05/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg04/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg03/u0/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg01/clk_gate_mem_reg, U0_CORE/u0_regbank/u0_reg00/clk_gate_mem_reg, U0_CORE/u0_regbank/clk_gate_rstcnt_reg, U0_CORE/u0_ictlr/clk_gate_cs_ft_reg, U0_CORE/u0_ictlr/clk_gate_c_adr_reg, U0_CORE/u0_ictlr/clk_gate_c_ptr_reg, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_0_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_1_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_2_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_3_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_4_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_5_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_6_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_7_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_8_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_9_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_10_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_11_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_12_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_13_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_15_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_16_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_17_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_18_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_20_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_21_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_22_, U0_CORE/u0_ictlr/clk_gate_c_buf_reg_23_, U0_CORE/u0_ictlr/clk_gate_adr_p_reg, U0_CORE/u0_ictlr/clk_gate_a_bit_reg, U0_CORE/u0_ictlr/clk_gate_wspp_cnt_reg, U0_CORE/u0_mcu/u_softrstctrl/clk_gate_srst_count_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_fsmsta_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count2_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_clk_count1_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_framesync_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_indelay_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cadr_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_setup_counter_r_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2cdat_reg, U0_CORE/u0_mcu/u_i2c/clk_gate_i2ccon_reg, U0_CORE/u0_mcu/u_isr/clk_gate_intvect_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ip0_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien2_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien1_reg_reg, U0_CORE/u0_mcu/u_isr/clk_gate_ien0_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtl_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdth_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_pres_16_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_cycles_reg_reg, U0_CORE/u0_mcu/u_watchdog/clk_gate_wdtrel_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_th1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_tl1_s_reg, U0_CORE/u0_mcu/u_timer1/clk_gate_t1_mode_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_tl0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_th0_s_reg, U0_CORE/u0_mcu/u_timer0/clk_gate_t0_ct_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0buf_r_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_r_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_rxd0_vec_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_shift_reg_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_t_baud_count_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_tim_baud_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0relh_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0rell_s_reg, U0_CORE/u0_mcu/u_serial0/clk_gate_s0con_s_reg, U0_CORE/u0_mcu/u_ports/clk_gate_p0_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md5_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md4_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md3_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md2_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md1_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_md0_s_reg, U0_CORE/u0_mcu/u_mdu/clk_gate_arcon_s_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_divtempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_multempreg_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_31_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_30_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_29_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_28_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_27_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_26_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_25_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_24_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_23_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_22_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_21_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_20_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_19_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_18_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_17_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_16_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_15_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_14_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_13_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_12_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_11_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_10_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_9_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_8_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_rn_reg_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_waitcnt_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_temp_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_dpc_tab_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_0_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_1_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_2_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_3_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_4_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_5_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_6_, U0_CORE/u0_mcu/u_cpu/clk_gate_dph_reg_reg_7_, U0_CORE/u0_mcu/u_cpu/clk_gate_bitno_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg, U0_CORE/u0_mcu/u_cpu/clk_gate_finishmul_reg, U0_CORE/clk_gate_d_dodat_reg}
1
write_file $top -hierarchy -o ./syn/$top.ddc
Writing ddc file './syn/chiptop_1127a0.ddc'.
1
#  write_sdf ./syn/chiptop.sdf
remove_ideal_network -all
1
write_sdc ./syn/$top.sdc 
1
remove_design { anatop_1127a0 } ;#GM_M1O_4K256X16_5T18_T05
Removing design 'anatop_1127a0'
1
write -f verilog -hierarchy $top -o ./syn/${top}_0.v
Writing verilog file '/mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_0.v'.
1
exit

Memory usage for main task 980 Mbytes.
Memory usage for this session 980 Mbytes.
CPU usage for this session 91 seconds ( 0.03 hours ).

Thank you...
