#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022b2a4a9ee0 .scope module, "slave" "slave" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /OUTPUT 32 "HRDATA_bo";
    .port_info 3 /INPUT 32 "HADDR_bi";
    .port_info 4 /INPUT 32 "HWDATA_bi";
    .port_info 5 /INPUT 1 "HWRITE_i";
    .port_info 6 /OUTPUT 1 "sclk_o";
    .port_info 7 /OUTPUT 1 "mosi_o";
    .port_info 8 /INPUT 1 "miso_i";
    .port_info 9 /OUTPUT 1 "cs_o";
P_0000022b2a446ef0 .param/l "BASE_ADDR" 0 2 18, +C4<00000000000000000000000000000000>;
P_0000022b2a446f28 .param/l "CLK_DIV" 0 2 19, +C4<00000000000000000000000000001010>;
o0000022b2a4b1f68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000022b2a503ae0_0 .net "HADDR_bi", 31 0, o0000022b2a4b1f68;  0 drivers
o0000022b2a4b1f98 .functor BUFZ 1, C4<z>; HiZ drive
v0000022b2a504e50_0 .net "HCLK_i", 0 0, o0000022b2a4b1f98;  0 drivers
v0000022b2a504f90_0 .net "HRDATA_bo", 31 0, v0000022b2a48e040_0;  1 drivers
o0000022b2a4b1ff8 .functor BUFZ 1, C4<z>; HiZ drive
v0000022b2a504c70_0 .net "HRESETn_i", 0 0, o0000022b2a4b1ff8;  0 drivers
o0000022b2a4b2028 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000022b2a505710_0 .net "HWDATA_bi", 31 0, o0000022b2a4b2028;  0 drivers
o0000022b2a4b2058 .functor BUFZ 1, C4<z>; HiZ drive
v0000022b2a506070_0 .net "HWRITE_i", 0 0, o0000022b2a4b2058;  0 drivers
v0000022b2a504b30_0 .net "busy", 0 0, v0000022b2a503400_0;  1 drivers
v0000022b2a504810_0 .net "cs_o", 0 0, v0000022b2a503ea0_0;  1 drivers
v0000022b2a504d10_0 .net "data_rx", 31 0, v0000022b2a503d60_0;  1 drivers
v0000022b2a505850_0 .net "data_rx_wr", 0 0, v0000022b2a5037c0_0;  1 drivers
v0000022b2a505a30_0 .net "data_tx", 31 0, v0000022b2a49f980_0;  1 drivers
v0000022b2a505030_0 .net "data_tx_wr", 0 0, v0000022b2a49fa20_0;  1 drivers
o0000022b2a4b25f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000022b2a504a90_0 .net "miso_i", 0 0, o0000022b2a4b25f8;  0 drivers
v0000022b2a505ad0_0 .net "mosi_o", 0 0, v0000022b2a5034a0_0;  1 drivers
v0000022b2a504ef0_0 .net "sclk_o", 0 0, v0000022b2a503900_0;  1 drivers
L_0000022b2a5050d0 .reduce/nor o0000022b2a4b1ff8;
S_0000022b2a4aa120 .scope module, "bus_ctrl" "bus_slave" 2 45, 3 1 0, S_0000022b2a4a9ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /OUTPUT 32 "HRDATA_bo";
    .port_info 3 /INPUT 32 "HADDR_bi";
    .port_info 4 /INPUT 32 "HWDATA_bi";
    .port_info 5 /INPUT 1 "HWRITE_i";
    .port_info 6 /INPUT 32 "data_rx_bi";
    .port_info 7 /INPUT 1 "data_rx_wr_i";
    .port_info 8 /INPUT 1 "busy_i";
    .port_info 9 /OUTPUT 32 "data_tx_bo";
    .port_info 10 /OUTPUT 1 "data_tx_wr_o";
P_0000022b2a49f730 .param/l "BASE_ADDR" 0 3 17, +C4<00000000000000000000000000000000>;
P_0000022b2a49f768 .param/l "DATA_RX_ADDR" 1 3 21, +C4<000000000000000000000000000000010>;
P_0000022b2a49f7a0 .param/l "DATA_TX_ADDR" 1 3 20, +C4<000000000000000000000000000000001>;
P_0000022b2a49f7d8 .param/l "STATUS_REG_ADDR" 1 3 19, +C4<000000000000000000000000000000000>;
v0000022b2a48a2a0_0 .net "HADDR_bi", 31 0, o0000022b2a4b1f68;  alias, 0 drivers
v0000022b2a446a70_0 .net "HCLK_i", 0 0, o0000022b2a4b1f98;  alias, 0 drivers
v0000022b2a48e040_0 .var "HRDATA_bo", 31 0;
v0000022b2a446cd0_0 .net "HRESETn_i", 0 0, o0000022b2a4b1ff8;  alias, 0 drivers
v0000022b2a4aa2b0_0 .net "HWDATA_bi", 31 0, o0000022b2a4b2028;  alias, 0 drivers
v0000022b2a494ab0_0 .net "HWRITE_i", 0 0, o0000022b2a4b2058;  alias, 0 drivers
v0000022b2a494b50_0 .net "busy_i", 0 0, v0000022b2a503400_0;  alias, 1 drivers
v0000022b2a494bf0_0 .net "data_rx_bi", 31 0, v0000022b2a503d60_0;  alias, 1 drivers
v0000022b2a494c90_0 .var "data_rx_r", 31 0;
v0000022b2a49f8e0_0 .net "data_rx_wr_i", 0 0, v0000022b2a5037c0_0;  alias, 1 drivers
v0000022b2a49f980_0 .var "data_tx_bo", 31 0;
v0000022b2a49fa20_0 .var "data_tx_wr_o", 0 0;
v0000022b2a5035e0_0 .var "status_r", 7 0;
E_0000022b2a48b010 .event posedge, v0000022b2a446a70_0;
S_0000022b2a504000 .scope module, "spimaster" "spi_master" 2 27, 4 1 0, S_0000022b2a4a9ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /OUTPUT 1 "sclk_o";
    .port_info 3 /OUTPUT 1 "mosi_o";
    .port_info 4 /INPUT 1 "miso_i";
    .port_info 5 /OUTPUT 1 "cs_o";
    .port_info 6 /OUTPUT 32 "data_rx_bo";
    .port_info 7 /OUTPUT 1 "data_rx_wr_o";
    .port_info 8 /OUTPUT 1 "busy_o";
    .port_info 9 /INPUT 32 "data_tx_bi";
    .port_info 10 /INPUT 1 "data_tx_wr_i";
P_0000022b2a49fac0 .param/l "CLK_DIV" 0 4 18, +C4<00000000000000000000000000001010>;
P_0000022b2a49faf8 .param/l "IDLE" 1 4 20, +C4<00000000000000000000000000000000>;
P_0000022b2a49fb30 .param/l "TRANS" 1 4 21, +C4<00000000000000000000000000000001>;
L_0000022b2a4a4780 .functor AND 1, L_0000022b2a505d50, L_0000022b2a504770, C4<1>, C4<1>;
L_0000022b2a900088 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000022b2a503540_0 .net/2u *"_ivl_0", 31 0, L_0000022b2a900088;  1 drivers
v0000022b2a503b80_0 .net *"_ivl_10", 0 0, L_0000022b2a504770;  1 drivers
v0000022b2a503680_0 .net *"_ivl_2", 0 0, L_0000022b2a505d50;  1 drivers
v0000022b2a5032c0_0 .net *"_ivl_4", 31 0, L_0000022b2a505fd0;  1 drivers
L_0000022b2a9000d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022b2a503360_0 .net *"_ivl_7", 30 0, L_0000022b2a9000d0;  1 drivers
L_0000022b2a900118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022b2a503c20_0 .net/2u *"_ivl_8", 31 0, L_0000022b2a900118;  1 drivers
v0000022b2a503400_0 .var "busy_o", 0 0;
v0000022b2a503720_0 .var "clk_div_r", 31 0;
v0000022b2a503e00_0 .net "clk_i", 0 0, o0000022b2a4b1f98;  alias, 0 drivers
v0000022b2a503ea0_0 .var "cs_o", 0 0;
v0000022b2a503860_0 .var "ctr_r", 6 0;
v0000022b2a503d60_0 .var "data_rx_bo", 31 0;
v0000022b2a503f40_0 .var "data_rx_buf_r", 31 0;
v0000022b2a5037c0_0 .var "data_rx_wr_o", 0 0;
v0000022b2a503180_0 .net "data_tx_bi", 31 0, v0000022b2a49f980_0;  alias, 1 drivers
v0000022b2a503220_0 .var "data_tx_buf_r", 31 0;
v0000022b2a503040_0 .net "data_tx_wr_i", 0 0, v0000022b2a49fa20_0;  alias, 1 drivers
v0000022b2a5030e0_0 .net "miso_i", 0 0, o0000022b2a4b25f8;  alias, 0 drivers
v0000022b2a5034a0_0 .var "mosi_o", 0 0;
v0000022b2a503cc0_0 .net "rst_i", 0 0, L_0000022b2a5050d0;  1 drivers
v0000022b2a503900_0 .var "sclk_o", 0 0;
v0000022b2a5039a0_0 .net "sclk_posedge", 0 0, L_0000022b2a4a4780;  1 drivers
v0000022b2a503a40_0 .var "state_r", 1 0;
L_0000022b2a505d50 .cmp/eq 32, v0000022b2a503720_0, L_0000022b2a900088;
L_0000022b2a505fd0 .concat [ 1 31 0 0], v0000022b2a503900_0, L_0000022b2a9000d0;
L_0000022b2a504770 .cmp/eq 32, L_0000022b2a505fd0, L_0000022b2a900118;
    .scope S_0000022b2a504000;
T_0 ;
    %wait E_0000022b2a48b010;
    %load/vec4 v0000022b2a503cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b2a503720_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000022b2a503860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b2a503f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b2a503900_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022b2a503400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000022b2a503720_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022b2a503720_0, 0;
    %load/vec4 v0000022b2a503720_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000022b2a503900_0;
    %inv;
    %assign/vec4 v0000022b2a503900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b2a503720_0, 0;
    %load/vec4 v0000022b2a503900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0000022b2a503860_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000022b2a503860_0, 0;
    %load/vec4 v0000022b2a503f40_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0000022b2a5030e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022b2a503f40_0, 0;
T_0.6 ;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022b2a504000;
T_1 ;
    %wait E_0000022b2a48b010;
    %load/vec4 v0000022b2a503cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b2a503220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b2a5034a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022b2a503040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000022b2a503180_0;
    %assign/vec4 v0000022b2a503220_0, 0;
T_1.2 ;
    %load/vec4 v0000022b2a5039a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000022b2a503220_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0000022b2a5034a0_0, 0;
    %load/vec4 v0000022b2a503220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000022b2a503220_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022b2a504000;
T_2 ;
    %wait E_0000022b2a48b010;
    %load/vec4 v0000022b2a503cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022b2a503a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b2a503400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b2a503ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b2a5037c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022b2a503a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022b2a503a40_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b2a5037c0_0, 0;
    %load/vec4 v0000022b2a503040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b2a503400_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000022b2a503a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b2a503ea0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000022b2a503860_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0000022b2a503860_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b2a503ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b2a503400_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000022b2a503860_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022b2a503a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b2a5037c0_0, 0;
    %load/vec4 v0000022b2a503f40_0;
    %assign/vec4 v0000022b2a503d60_0, 0;
T_2.8 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022b2a4aa120;
T_3 ;
    %wait E_0000022b2a48b010;
    %load/vec4 v0000022b2a446cd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b2a48e040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b2a49f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b2a49fa20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b2a49fa20_0, 0;
    %load/vec4 v0000022b2a494ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000022b2a48a2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000022b2a4aa2b0_0;
    %assign/vec4 v0000022b2a49f980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b2a49fa20_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000022b2a48a2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b2a48e040_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000022b2a5035e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022b2a48e040_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0000022b2a49f980_0;
    %assign/vec4 v0000022b2a48e040_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0000022b2a494c90_0;
    %assign/vec4 v0000022b2a48e040_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022b2a4aa120;
T_4 ;
    %wait E_0000022b2a48b010;
    %load/vec4 v0000022b2a446cd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022b2a5035e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b2a494c90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0000022b2a494b50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022b2a5035e0_0, 0;
    %load/vec4 v0000022b2a49f8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000022b2a494bf0_0;
    %assign/vec4 v0000022b2a494c90_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "slave.v";
    "./bus_slave.v";
    "./spi_master.v";
