tries	,	V_48
NV94_DISP_SOR_DP_TRAIN_OP_INIT	,	V_59
nouveau_connector	,	V_69
DP_MAX_LANE_COUNT_MASK	,	V_96
conf	,	V_36
NV94_DISP_SOR_DP_TRAIN_INIT_SPREAD_OFF	,	V_58
DP_TRAIN_MAX_PRE_EMPHASIS_REACHED	,	V_40
"status %*ph\n"	,	L_4
drm_device	,	V_1
NV_DEBUG	,	F_3
dev	,	V_2
DP_LANE_CR_DONE	,	V_50
dcb_output	,	V_7
eq_done	,	V_51
dp_link_train_commit	,	F_8
index	,	V_79
encoder	,	V_62
nouveau_dp_dpms	,	F_18
crtc	,	V_13
delay	,	V_42
link_bw	,	V_17
DP_TRAIN_PRE_EMPHASIS_9_5	,	V_39
DP_DOWN_STREAM_PORT_COUNT	,	V_91
datarate	,	V_63
device	,	V_73
status	,	V_85
DP_TRAINING_PATTERN_SET	,	V_29
dp_link_train_fini	,	F_15
"config lane %d %02x\n"	,	L_3
dp_state	,	V_3
pattern	,	V_26
DP_SET_POWER	,	V_89
nouveau_dp_probe_oui	,	F_19
DP_BRANCH_OUI	,	V_94
dpconf	,	V_97
NV94_DISP_SOR_DP_TRAIN	,	V_28
DP_LANE_SYMBOL_LOCKED	,	V_55
lvsw	,	V_35
hpd	,	V_81
DP_TRAIN_MAX_SWING_REACHED	,	V_38
DP_ENHANCED_FRAME_CAP	,	V_19
stat	,	V_33
u8	,	T_2
NV94_DISP_SOR_DP_TRAIN_INIT_SPREAD_ON	,	V_57
nv_rdaux	,	F_7
i	,	V_31
irq	,	V_80
nv_wraux	,	F_5
DP_OUI_SUPPORT	,	V_92
nouveau_drm	,	V_5
"%d lanes at %d KB/s\n"	,	L_1
sink_tp	,	V_27
buf	,	V_90
nouveau_i2c	,	V_71
dp_link_train_update	,	F_10
udelay	,	F_11
NV94_DISP_SOR_DP_LNKCTL_FRAME_ENH	,	V_20
DP_LINK_BW_SET	,	V_25
nouveau_object	,	V_64
nv_encoder	,	V_66
data	,	V_15
lpre	,	V_34
nv_crtc	,	V_68
dp_set_link_config	,	F_1
dp	,	V_4
mode	,	V_83
drm_encoder	,	V_61
"Sink OUI: %02hx%02hx%02hx\n"	,	L_5
u32	,	T_1
find	,	V_77
nouveau_encoder	,	V_65
i2c	,	V_72
dp_link_train_init	,	F_14
DP_DPCD_REV	,	V_95
drm	,	V_6
ret	,	V_43
"Branch OUI: %02hx%02hx%02hx\n"	,	L_6
"display: %dx%d dpcd 0x%02x\n"	,	L_7
DP_LANE_COUNT_ENHANCED_FRAME_EN	,	V_23
dp_link_train_eq	,	F_13
DP_INTERLANE_ALIGN_DONE	,	V_53
auxch	,	V_24
DP_TRAIN_VOLTAGE_SWING_1200	,	V_37
sink	,	V_14
link_nr	,	V_16
nouveau_gpio	,	V_74
cr_done	,	V_45
nouveau_dp_link_train	,	F_16
NV94_DISP_SOR_DP_LNKCTL	,	V_22
DP_TRAIN_VOLTAGE_SWING_MASK	,	V_47
core	,	V_21
ffs	,	F_2
nouveau_i2c_port	,	V_84
i2c_index	,	V_78
DRM_MODE_DPMS_ON	,	V_86
dcb	,	V_8
dpcd	,	V_18
"encoder: %dx%d\n"	,	L_8
"training pattern %d\n"	,	L_2
nv_call	,	F_4
link	,	V_10
DP_LANE_CHANNEL_EQ_DONE	,	V_54
nouveau_dp_detect	,	F_20
dp_set_training_pattern	,	F_6
moff	,	V_12
"maximum: %dx%d\n"	,	L_9
nouveau_crtc	,	V_67
lane	,	V_32
DP_TRAINING_PATTERN_MASK	,	V_30
or	,	V_9
DP_TRAINING_PATTERN_1	,	V_49
DP_TRAINING_PATTERN_2	,	V_52
nouveau_encoder_connector_get	,	F_17
bw_list	,	V_76
nv_connector	,	V_70
DP_SINK_OUI	,	V_93
dp_link_train_cr	,	F_12
voltage	,	V_46
spread	,	V_56
NV94_DISP_SOR_DP_DRVCTL	,	F_9
sorconf	,	V_11
NV94_DISP_SOR_DP_TRAIN_OP_FINI	,	V_60
DP_SET_POWER_D0	,	V_87
DP_TRAINING_PATTERN_DISABLE	,	V_82
DP_TRAINING_LANE0_SET	,	V_41
DP_LANE0_1_STATUS	,	V_44
DP_SET_POWER_D3	,	V_88
gpio	,	V_75
