# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do 16_bit_adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# ** Warning: (vlib-34# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE\ 385/Lab4/adder16 {C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Com# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:01 on Feb 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16" C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/HexDriver.sv 
# ** Warning: (vlog-6) -- Waiting for lock by "Erwin@DESKTOP-8895PKD, pid = 18860
# ". Lockfile is "C:/# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:16:04 on Feb 07,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE\ 385/Lab4/adder16 {C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_lookahead_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:04 on Feb 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16" C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_lookahead_adder.sv 
# -- Compiling module carry_lookahead_adder
# -- Compiling module CL_unit
# -- Compiling module full_adder
# -- Compiling module CLA_4
# 
# Top level modules:
# 	carry_lookahead_adder
# End time: 18:16:05 on Feb 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE\ 385/Lab4/adder16 {C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/lab4_adders_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:05 on Feb 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16" C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/lab4_adders_toplevel.sv 
# -- Compiling module lab4_adders_toplevel
# 
# Top level modules:
# 	lab4_adders_toplevel
# End time: 18:16:05 on Feb 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
el
# End time: 18:16:03 on Feb 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
