# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {alu.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:25 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." alu.vo 
# -- Compiling module alu
# -- Compiling module hard_block
# 
# Top level modules:
# 	alu
# End time: 15:26:25 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1 {C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:25 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1" C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:26:26 on Nov 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1 {C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/srt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:26 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1" C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/srt.v 
# -- Compiling module srt
# 
# Top level modules:
# 	srt
# End time: 15:26:26 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1 {C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:26 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1" C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/sub.v 
# -- Compiling module sub
# 
# Top level modules:
# 	sub
# End time: 15:26:26 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1 {C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:26 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1" C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 15:26:26 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1 {C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:26 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1" C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:26:26 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1 {C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:26 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1" C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/add.v 
# -- Compiling module add
# 
# Top level modules:
# 	add
# End time: 15:26:26 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:26:26 on Nov 19,2020
# Loading work.testbench
# Loading work.alu
# Loading work.add
# Loading work.sub
# Loading work.srt
# Loading work.mux
# ** Warning: (vsim-3015) C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/alu.v(18): [PCDPC] - Port size (7) does not match connection size (6) for port 'd'. The port definition is at: C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/mux.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/alu/mux File: C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/mux.v
# 
# do C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week11/Ex1/Tcl_script1.tcl
# add wave sim:/testbench/*
# run -all
# rs = 00000000000000000000000000000000 rt = 00000000000000000000000000000001 shamt = xxxxx funct = 100000 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# rs = 00000000000000000000000000000111 rt = 00000000000000000000000000000011 shamt = xxxxx funct = 100010 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# rs = 00000000000000000000000000000111 rt = 00000000000000000000000000001000 shamt = 00010 funct = 000010 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# rs = 00000000000000000000000000001011 rt = 00000000000000000000000000000001 shamt = 00010 funct = 100000 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# rs = 00000000000000000000000000000000 rt = 00000000000000000000000000000001 shamt = 00010 funct = 100010 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# rs = 00000000000000000000000000000000 rt = 00000000000000000000000000001101 shamt = 00001 funct = 000010 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# wave zoom full
# 0 ps
# 26 ps
# End time: 15:26:41 on Nov 19,2020, Elapsed time: 0:00:15
# Errors: 0, Warnings: 1
