

================================================================
== Vivado HLS Report for 'copy_w1'
================================================================
* Date:           Wed Nov  7 23:47:56 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  583|  583|  583|  583|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  582|  582|        97|          -|          -|     6|    no    |
        | + Loop 1.1      |   95|   95|        19|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1  |   10|   10|         2|          -|          -|     5|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     391|    165|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    119|
|Register         |        -|      -|     171|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     562|    284|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+-----+----+------------+------------+
    |i_11_fu_144_p2       |     +    |      0|   14|   9|           3|           1|
    |j_9_fu_187_p2        |     +    |      0|   14|   9|           3|           1|
    |k_6_fu_220_p2        |     +    |      0|   14|   9|           3|           1|
    |tmp_138_fu_154_p2    |     +    |      0|   23|  11|           6|           6|
    |tmp_139_fu_175_p2    |     +    |      0|  101|  37|          32|          32|
    |tmp_140_fu_193_p2    |     +    |      0|  101|  37|          32|          32|
    |tmp_141_fu_208_p2    |     +    |      0|  101|  37|          32|          32|
    |tmp_s_fu_132_p2      |     +    |      0|   23|  11|           6|           6|
    |ap_block_state11     |    and   |      0|    0|   2|           1|           1|
    |exitcond1_fu_181_p2  |   icmp   |      0|    0|   1|           3|           3|
    |exitcond2_fu_138_p2  |   icmp   |      0|    0|   1|           3|           3|
    |exitcond_fu_214_p2   |   icmp   |      0|    0|   1|           3|           3|
    +---------------------+----------+-------+-----+----+------------+------------+
    |Total                |          |      0|  391| 165|         127|         121|
    +---------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  65|         13|    1|         13|
    |ap_sig_ioackin_m_axi_in_r_ARREADY  |   9|          2|    1|          2|
    |i_reg_79                           |   9|          2|    3|          6|
    |in_r_blk_n_AR                      |   9|          2|    1|          2|
    |in_r_blk_n_R                       |   9|          2|    1|          2|
    |j_reg_90                           |   9|          2|    3|          6|
    |k_reg_101                          |   9|          2|    3|          6|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 119|         25|   13|         37|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  12|   0|   12|          0|
    |ap_reg_ioackin_m_axi_in_r_ARREADY  |   1|   0|    1|          0|
    |c1_w_i3_cast_reg_226               |  30|   0|   32|          2|
    |i_11_reg_239                       |   3|   0|    3|          0|
    |i_reg_79                           |   3|   0|    3|          0|
    |in_addr_read_reg_281               |  32|   0|   32|          0|
    |j_9_reg_252                        |   3|   0|    3|          0|
    |j_reg_90                           |   3|   0|    3|          0|
    |k_6_reg_276                        |   3|   0|    3|          0|
    |k_reg_101                          |   3|   0|    3|          0|
    |out_0_addr_reg_268                 |   8|   0|    8|          0|
    |tmp_139_reg_244                    |  32|   0|   32|          0|
    |tmp_140_reg_257                    |  32|   0|   32|          0|
    |tmp_s_reg_231                      |   6|   0|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 171|   0|  173|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    copy_w1   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    copy_w1   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    copy_w1   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    copy_w1   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    copy_w1   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    copy_w1   | return value |
|m_axi_in_r_AWVALID   | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWREADY   |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWADDR    | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWID      | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWLEN     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWSIZE    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWBURST   | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWLOCK    | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWCACHE   | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWPROT    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWQOS     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWREGION  | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWUSER    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WVALID    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WREADY    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WDATA     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WSTRB     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WLAST     | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WID       | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WUSER     | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARVALID   | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARREADY   |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARADDR    | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARID      | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARLEN     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARSIZE    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARBURST   | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARLOCK    | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARCACHE   | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARPROT    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARQOS     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARREGION  | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARUSER    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RVALID    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RREADY    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RDATA     |  in |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RLAST     |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RID       |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RUSER     |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RRESP     |  in |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BVALID    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BREADY    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BRESP     |  in |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BID       |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BUSER     |  in |    1|    m_axi   |     in_r     |    pointer   |
|c1_w_i3              |  in |   30|   ap_none  |    c1_w_i3   |    scalar    |
|out_0_address0       | out |    8|  ap_memory |     out_0    |     array    |
|out_0_ce0            | out |    1|  ap_memory |     out_0    |     array    |
|out_0_we0            | out |    1|  ap_memory |     out_0    |     array    |
|out_0_d0             | out |   32|  ap_memory |     out_0    |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

