[
 {
  "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/testpattern.v",
  "InstLine" : 17,
  "InstName" : "testpattern",
  "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/testpattern.v",
  "ModuleLine" : 17,
  "ModuleName" : "testpattern"
 },
 {
  "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/top.v",
    "InstLine" : 221,
    "InstName" : "Video_Frame_Buffer_Top_inst",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/video_frame_buffer/Video_Frame_Buffer_Top.v",
    "ModuleLine" : 1,
    "ModuleName" : "Video_Frame_Buffer_Top"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/top.v",
    "InstLine" : 307,
    "InstName" : "DDR3_Memory_Interface_Top_inst",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/ddr3_memory_interface/DDR3MI.v",
    "ModuleLine" : 1,
    "ModuleName" : "DDR3MI"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/top.v",
    "InstLine" : 108,
    "InstName" : "sys_pll_m0",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/gowin_rpll/sys_pll.v",
    "ModuleLine" : 9,
    "ModuleName" : "sys_pll"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/top.v",
    "InstLine" : 112,
    "InstName" : "cmos_pll_m0",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/gowin_rpll/cmos_pll.v",
    "ModuleLine" : 9,
    "ModuleName" : "cmos_pll"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/top.v",
    "InstLine" : 117,
    "InstName" : "mem_pll_m0",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/gowin_rpll/mem_pll.v",
    "ModuleLine" : 9,
    "ModuleName" : "mem_pll"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/top.v",
    "InstLine" : 133,
    "InstName" : "i2c_config_m0",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/i2c_master/i2c_config.v",
    "ModuleLine" : 30,
    "ModuleName" : "i2c_config",
    "SubInsts" : [
     {
      "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/i2c_master/i2c_config.v",
      "InstLine" : 130,
      "InstName" : "i2c_master_top_m0",
      "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/i2c_master/i2c_master_top.v",
      "ModuleLine" : 30,
      "ModuleName" : "i2c_master_top",
      "SubInsts" : [
       {
        "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/i2c_master/i2c_master_top.v",
        "InstLine" : 261,
        "InstName" : "byte_controller",
        "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/i2c_master/i2c_master_byte_ctrl.v",
        "ModuleLine" : 75,
        "ModuleName" : "i2c_master_byte_ctrl",
        "SubInsts" : [
         {
          "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/i2c_master/i2c_master_byte_ctrl.v",
          "InstLine" : 146,
          "InstName" : "bit_controller",
          "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/i2c_master/i2c_master_bit_ctrl.v",
          "ModuleLine" : 143,
          "ModuleName" : "i2c_master_bit_ctrl"
         }
        ]
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/top.v",
    "InstLine" : 148,
    "InstName" : "lut_ov5640_rgb565_800_480_m0",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/lut_ov5640_rgb565_800_480.v",
    "ModuleLine" : 1,
    "ModuleName" : "lut_ov5640_rgb565_800_480"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/top.v",
    "InstLine" : 153,
    "InstName" : "cmos_8_16bit_m0",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/cmos_8_16bit.v",
    "ModuleLine" : 1,
    "ModuleName" : "cmos_8_16bit"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/top.v",
    "InstLine" : 165,
    "InstName" : "syn_gen_inst",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangPrimer_20k/OV5640_LCD800_DDR3/src/syn_gen.v",
    "ModuleLine" : 13,
    "ModuleName" : "syn_gen"
   }
  ]
 }
]