// Seed: 2096305989
module module_0 (
    input tri id_0,
    input wire id_1,
    input wire id_2,
    input wor id_3,
    output uwire id_4,
    input tri id_5,
    output tri1 id_6,
    input supply0 id_7
);
endmodule
module module_1 (
    output tri1 id_0
    , id_11,
    input tri id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri id_4,
    output tri id_5,
    output tri1 id_6,
    input uwire id_7,
    output uwire id_8,
    input supply1 id_9
);
  logic [1 : -1] id_12;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_9,
      id_1,
      id_6,
      id_7,
      id_5,
      id_7
  );
endmodule
