<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1146' type='llvm::MachineInstr * llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;() const'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2724' u='c' c='_ZN4llvm17SwingSchedulerDAG14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EERNS_10SMScheduleE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2724' u='c' c='_ZN4llvm17SwingSchedulerDAG14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EERNS_10SMScheduleE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='315' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='334' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='148' u='c' c='_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2781' u='c' c='_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='539' u='c' c='_ZN12_GLOBAL__N_120X86CmovConverterPass32checkForProfitableCmovCandidatesEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEERNS1_11SmallVectorINS6_IPNS1_12Ma287040'/>
