<AutoPilot:solution xmlns:AutoPilot="com.autoesl.autopilot.solution">
    <name>
        <value string="bitwise_right_shift"/>
    </name>
    <project>
        <value string="hls"/>
    </project>
    <targetInfo>
        <TargetInfo value="xc7z020:clg400:-1"/>
    </targetInfo>
    <libraryList>
        <library value="xilinx/zynq/zynq" name="DefaultPlatform"/>
        <library value="xilinx/zynq/zynq_fpv6" name="DefaultPlatform"/>
    </libraryList>
    <clockList>
        <clock name="default" period="10" default="false"/>
    </clockList>
    <config>
        <schedule model="targeted_function"/>
    </config>
    <ExportDesign askAgain="true" evaluate="false" rtl="verilog" formatName="ip_catalog">
        <Format formatName="ip_catalog" description="Bitwise Right Shift Reconfigurable Module" vendor="hwdll" library="" version="1.0" driver_input_dir="" display_name="reconfigurable_module" taxonomy="/Hardware_Accelerator"/>
    </ExportDesign>
</AutoPilot:solution>

