

================================================================
== Vitis HLS Report for 'B_IO_L2_in_x1'
================================================================
* Date:           Tue Jun 28 23:06:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    47430|    47430|  0.158 ms|  0.158 ms|  47430|  47430|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L2_in_x1_loop_1     |     8452|     8452|      4226|          -|          -|     2|        no|
        | + B_IO_L2_in_x1_loop_2    |     4224|     4224|        66|          -|          -|    64|        no|
        |  ++ B_IO_L2_in_x1_loop_3  |       64|       64|         2|          -|          -|    32|        no|
        |- B_IO_L2_in_x1_loop_4     |    38976|    38976|      1218|          -|          -|    32|        no|
        | + B_IO_L2_in_x1_loop_5    |     1216|     1216|        19|          -|          -|    64|        no|
        |  ++ B_IO_L2_in_x1_loop_6  |       16|       16|         1|          -|          -|    16|        no|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      185|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |       29|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      144|     -|
|Register             |        -|      -|      351|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       29|      0|      351|      329|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_B_pong_V_U  |B_IO_L2_in_x0_local_B_pong_V  |       29|  0|   0|    0|  2048|  256|     1|       524288|
    +------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                              |       29|  0|   0|    0|  2048|  256|     1|       524288|
    +------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln691_639_fu_262_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln691_640_fu_212_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln691_641_fu_278_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln691_642_fu_312_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_643_fu_236_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_194_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln7151_fu_246_p2      |         +|   0|  0|  18|          11|          11|
    |empty_1511_fu_296_p2      |         +|   0|  0|  18|          11|          11|
    |ap_block_state9           |       and|   0|  0|   2|           1|           1|
    |cmp_i_i72_fu_206_p2       |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln890_483_fu_272_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_484_fu_230_p2  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_485_fu_306_p2  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_486_fu_256_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_487_fu_318_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_200_p2      |      icmp|   0|  0|   8|           2|           3|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state5           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 185|          93|          71|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  54|         10|    1|         10|
    |ap_done                         |   9|          2|    1|          2|
    |c3_V_reg_128                    |   9|          2|    2|          4|
    |c4_V_reg_139                    |   9|          2|    7|         14|
    |c5_V_1_reg_150                  |   9|          2|    6|         12|
    |c5_V_reg_161                    |   9|          2|    6|         12|
    |c6_V_reg_172                    |   9|          2|    7|         14|
    |c7_V_reg_183                    |   9|          2|    5|         10|
    |fifo_B_B_IO_L2_in_0_x114_blk_n  |   9|          2|    1|          2|
    |fifo_B_B_IO_L2_in_1_x115_blk_n  |   9|          2|    1|          2|
    |fifo_B_PE_0_0_x155_blk_n        |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 144|         30|   38|         84|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |add_ln691_639_reg_362          |    6|   0|    6|          0|
    |add_ln691_640_reg_336          |    7|   0|    7|          0|
    |add_ln691_641_reg_375          |    7|   0|    7|          0|
    |add_ln691_643_reg_349          |    6|   0|    6|          0|
    |add_ln691_reg_324              |    2|   0|    2|          0|
    |ap_CS_fsm                      |    9|   0|    9|          0|
    |ap_done_reg                    |    1|   0|    1|          0|
    |c3_V_reg_128                   |    2|   0|    2|          0|
    |c4_V_reg_139                   |    7|   0|    7|          0|
    |c5_V_1_reg_150                 |    6|   0|    6|          0|
    |c5_V_reg_161                   |    6|   0|    6|          0|
    |c6_V_reg_172                   |    7|   0|    7|          0|
    |c7_V_reg_183                   |    5|   0|    5|          0|
    |cmp_i_i72_reg_332              |    1|   0|    1|          0|
    |local_B_pong_V_addr_1_reg_354  |   11|   0|   11|          0|
    |local_B_pong_V_load_reg_388    |  256|   0|  256|          0|
    |tmp_322_cast_reg_341           |    6|   0|   11|          5|
    |zext_ln890_reg_367             |    6|   0|   11|          5|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          |  351|   0|  361|         10|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|             B_IO_L2_in_x1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|             B_IO_L2_in_x1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|             B_IO_L2_in_x1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|             B_IO_L2_in_x1|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|             B_IO_L2_in_x1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|             B_IO_L2_in_x1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|             B_IO_L2_in_x1|  return value|
|fifo_B_B_IO_L2_in_0_x114_dout     |   in|  256|     ap_fifo|  fifo_B_B_IO_L2_in_0_x114|       pointer|
|fifo_B_B_IO_L2_in_0_x114_empty_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_0_x114|       pointer|
|fifo_B_B_IO_L2_in_0_x114_read     |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_0_x114|       pointer|
|fifo_B_B_IO_L2_in_1_x115_din      |  out|  256|     ap_fifo|  fifo_B_B_IO_L2_in_1_x115|       pointer|
|fifo_B_B_IO_L2_in_1_x115_full_n   |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x115|       pointer|
|fifo_B_B_IO_L2_in_1_x115_write    |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x115|       pointer|
|fifo_B_PE_0_0_x155_din            |  out|  256|     ap_fifo|        fifo_B_PE_0_0_x155|       pointer|
|fifo_B_PE_0_0_x155_full_n         |   in|    1|     ap_fifo|        fifo_B_PE_0_0_x155|       pointer|
|fifo_B_PE_0_0_x155_write          |  out|    1|     ap_fifo|        fifo_B_PE_0_0_x155|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 7 
7 --> 8 6 
8 --> 9 
9 --> 9 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_0_0_x155, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_1_x115, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_0_x114, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "%local_B_pong_V = alloca i64 1" [./dut.cpp:7136]   --->   Operation 13 'alloca' 'local_B_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln7136 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_B_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:7136]   --->   Operation 14 'specmemcore' 'specmemcore_ln7136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln7142 = br void" [./dut.cpp:7142]   --->   Operation 15 'br' 'br_ln7142' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.43>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c3_V = phi i2 %add_ln691, void, i2 0, void"   --->   Operation 16 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c3_V, i2 1"   --->   Operation 17 'add' 'add_ln691' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.34ns)   --->   "%icmp_ln890 = icmp_eq  i2 %c3_V, i2 2"   --->   Operation 18 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln7142 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader" [./dut.cpp:7142]   --->   Operation 19 'br' 'br_ln7142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln7142 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [./dut.cpp:7142]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln7142' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln7142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_613" [./dut.cpp:7142]   --->   Operation 21 'specloopname' 'specloopname_ln7142' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.34ns)   --->   "%cmp_i_i72 = icmp_eq  i2 %c3_V, i2 0"   --->   Operation 22 'icmp' 'cmp_i_i72' <Predicate = (!icmp_ln890)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln7145 = br void" [./dut.cpp:7145]   --->   Operation 23 'br' 'br_ln7145' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 24 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%c4_V = phi i7 %add_ln691_640, void, i7 0, void %.split10"   --->   Operation 25 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln691_640 = add i7 %c4_V, i7 1"   --->   Operation 26 'add' 'add_ln691_640' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln7151 = trunc i7 %c4_V" [./dut.cpp:7151]   --->   Operation 27 'trunc' 'trunc_ln7151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_322_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln7151, i5 0"   --->   Operation 28 'bitconcatenate' 'tmp_322_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.59ns)   --->   "%icmp_ln890_484 = icmp_eq  i7 %c4_V, i7 64"   --->   Operation 29 'icmp' 'icmp_ln890_484' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln7145 = br i1 %icmp_ln890_484, void %.split8, void" [./dut.cpp:7145]   --->   Operation 31 'br' 'br_ln7145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln7145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_548" [./dut.cpp:7145]   --->   Operation 32 'specloopname' 'specloopname_ln7145' <Predicate = (!icmp_ln890_484)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln7147 = br void" [./dut.cpp:7147]   --->   Operation 33 'br' 'br_ln7147' <Predicate = (!icmp_ln890_484)> <Delay = 0.38>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (icmp_ln890_484)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%c5_V_1 = phi i6 0, void %.split8, i6 %add_ln691_643, void"   --->   Operation 35 'phi' 'c5_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln691_643 = add i6 %c5_V_1, i6 1"   --->   Operation 36 'add' 'add_ln691_643' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln7151 = zext i6 %c5_V_1" [./dut.cpp:7151]   --->   Operation 37 'zext' 'zext_ln7151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.73ns)   --->   "%add_ln7151 = add i11 %tmp_322_cast, i11 %zext_ln7151" [./dut.cpp:7151]   --->   Operation 38 'add' 'add_ln7151' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln7151_1 = zext i11 %add_ln7151" [./dut.cpp:7151]   --->   Operation 39 'zext' 'zext_ln7151_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_1 = getelementptr i256 %local_B_pong_V, i64 0, i64 %zext_ln7151_1" [./dut.cpp:7151]   --->   Operation 40 'getelementptr' 'local_B_pong_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln890_486 = icmp_eq  i6 %c5_V_1, i6 32"   --->   Operation 41 'icmp' 'icmp_ln890_486' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln7147 = br i1 %icmp_ln890_486, void %.split6, void" [./dut.cpp:7147]   --->   Operation 43 'br' 'br_ln7147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln890_486)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln7147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_607" [./dut.cpp:7147]   --->   Operation 45 'specloopname' 'specloopname_ln7147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_0_x114" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln7150 = br i1 %cmp_i_i72, void, void" [./dut.cpp:7150]   --->   Operation 47 'br' 'br_ln7150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_1_x115, i256 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (!cmp_i_i72)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!cmp_i_i72)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.20ns)   --->   "%store_ln7151 = store i256 %tmp, i11 %local_B_pong_V_addr_1" [./dut.cpp:7151]   --->   Operation 50 'store' 'store_ln7151' <Predicate = (cmp_i_i72)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln7152 = br void" [./dut.cpp:7152]   --->   Operation 51 'br' 'br_ln7152' <Predicate = (cmp_i_i72)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %add_ln691_639, void, i6 0, void %.preheader.preheader"   --->   Operation 53 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln691_639 = add i6 %c5_V, i6 1"   --->   Operation 54 'add' 'add_ln691_639' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %c5_V"   --->   Operation 55 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.61ns)   --->   "%icmp_ln890_483 = icmp_eq  i6 %c5_V, i6 32"   --->   Operation 56 'icmp' 'icmp_ln890_483' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln7158 = br i1 %icmp_ln890_483, void %.split4, void" [./dut.cpp:7158]   --->   Operation 58 'br' 'br_ln7158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln7158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_747" [./dut.cpp:7158]   --->   Operation 59 'specloopname' 'specloopname_ln7158' <Predicate = (!icmp_ln890_483)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln7160 = br void" [./dut.cpp:7160]   --->   Operation 60 'br' 'br_ln7160' <Predicate = (!icmp_ln890_483)> <Delay = 0.38>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln7170 = ret" [./dut.cpp:7170]   --->   Operation 61 'ret' 'ret_ln7170' <Predicate = (icmp_ln890_483)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.93>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691_641, void, i7 0, void %.split4"   --->   Operation 62 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln691_641 = add i7 %c6_V, i7 1"   --->   Operation 63 'add' 'add_ln691_641' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%empty = trunc i7 %c6_V"   --->   Operation 64 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_323_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty, i5 0"   --->   Operation 65 'bitconcatenate' 'tmp_323_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.73ns)   --->   "%empty_1511 = add i11 %tmp_323_cast, i11 %zext_ln890"   --->   Operation 66 'add' 'empty_1511' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_1511"   --->   Operation 67 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr = getelementptr i256 %local_B_pong_V, i64 0, i64 %p_cast"   --->   Operation 68 'getelementptr' 'local_B_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.59ns)   --->   "%icmp_ln890_485 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 69 'icmp' 'icmp_ln890_485' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln7160 = br i1 %icmp_ln890_485, void %.split2, void" [./dut.cpp:7160]   --->   Operation 71 'br' 'br_ln7160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (1.20ns)   --->   "%local_B_pong_V_load = load i11 %local_B_pong_V_addr"   --->   Operation 72 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_485)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 73 'br' 'br_ln0' <Predicate = (icmp_ln890_485)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.20>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln7160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_612" [./dut.cpp:7160]   --->   Operation 74 'specloopname' 'specloopname_ln7160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/2] (1.20ns)   --->   "%local_B_pong_V_load = load i11 %local_B_pong_V_addr"   --->   Operation 75 'load' 'local_B_pong_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_8 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln7162 = br void" [./dut.cpp:7162]   --->   Operation 76 'br' 'br_ln7162' <Predicate = true> <Delay = 0.38>

State 9 <SV = 5> <Delay = 1.85>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_642, void %.split, i5 0, void %.split2"   --->   Operation 77 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln691_642 = add i5 %c7_V, i5 1"   --->   Operation 78 'add' 'add_ln691_642' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.63ns)   --->   "%icmp_ln890_487 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 79 'icmp' 'icmp_ln890_487' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln7162 = br i1 %icmp_ln890_487, void %.split, void" [./dut.cpp:7162]   --->   Operation 81 'br' 'br_ln7162' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln7162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1021" [./dut.cpp:7162]   --->   Operation 82 'specloopname' 'specloopname_ln7162' <Predicate = (!icmp_ln890_487)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_0_0_x155, i256 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'write' 'write_ln174' <Predicate = (!icmp_ln890_487)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!icmp_ln890_487)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (icmp_ln890_487)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_B_IO_L2_in_0_x114]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_B_IO_L2_in_1_x115]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_PE_0_0_x155]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface    ) [ 0000000000]
specinterface_ln0        (specinterface    ) [ 0000000000]
specinterface_ln0        (specinterface    ) [ 0000000000]
local_B_pong_V           (alloca           ) [ 0011111111]
specmemcore_ln7136       (specmemcore      ) [ 0000000000]
br_ln7142                (br               ) [ 0111110000]
c3_V                     (phi              ) [ 0010000000]
add_ln691                (add              ) [ 0111110000]
icmp_ln890               (icmp             ) [ 0011110000]
br_ln7142                (br               ) [ 0000000000]
speclooptripcount_ln7142 (speclooptripcount) [ 0000000000]
specloopname_ln7142      (specloopname     ) [ 0000000000]
cmp_i_i72                (icmp             ) [ 0001110000]
br_ln7145                (br               ) [ 0011110000]
br_ln890                 (br               ) [ 0011111111]
c4_V                     (phi              ) [ 0001000000]
add_ln691_640            (add              ) [ 0011110000]
trunc_ln7151             (trunc            ) [ 0000000000]
tmp_322_cast             (bitconcatenate   ) [ 0000110000]
icmp_ln890_484           (icmp             ) [ 0011110000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000]
br_ln7145                (br               ) [ 0000000000]
specloopname_ln7145      (specloopname     ) [ 0000000000]
br_ln7147                (br               ) [ 0011110000]
br_ln0                   (br               ) [ 0111110000]
c5_V_1                   (phi              ) [ 0000100000]
add_ln691_643            (add              ) [ 0011110000]
zext_ln7151              (zext             ) [ 0000000000]
add_ln7151               (add              ) [ 0000000000]
zext_ln7151_1            (zext             ) [ 0000000000]
local_B_pong_V_addr_1    (getelementptr    ) [ 0000010000]
icmp_ln890_486           (icmp             ) [ 0011110000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000]
br_ln7147                (br               ) [ 0000000000]
br_ln0                   (br               ) [ 0011110000]
specloopname_ln7147      (specloopname     ) [ 0000000000]
tmp                      (read             ) [ 0000000000]
br_ln7150                (br               ) [ 0000000000]
write_ln174              (write            ) [ 0000000000]
br_ln0                   (br               ) [ 0000000000]
store_ln7151             (store            ) [ 0000000000]
br_ln7152                (br               ) [ 0000000000]
br_ln0                   (br               ) [ 0011110000]
c5_V                     (phi              ) [ 0000001000]
add_ln691_639            (add              ) [ 0010001111]
zext_ln890               (zext             ) [ 0000000111]
icmp_ln890_483           (icmp             ) [ 0000001111]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000]
br_ln7158                (br               ) [ 0000000000]
specloopname_ln7158      (specloopname     ) [ 0000000000]
br_ln7160                (br               ) [ 0000001111]
ret_ln7170               (ret              ) [ 0000000000]
c6_V                     (phi              ) [ 0000000100]
add_ln691_641            (add              ) [ 0000001111]
empty                    (trunc            ) [ 0000000000]
tmp_323_cast             (bitconcatenate   ) [ 0000000000]
empty_1511               (add              ) [ 0000000000]
p_cast                   (zext             ) [ 0000000000]
local_B_pong_V_addr      (getelementptr    ) [ 0000000010]
icmp_ln890_485           (icmp             ) [ 0000001111]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000]
br_ln7160                (br               ) [ 0000000000]
br_ln0                   (br               ) [ 0010001111]
specloopname_ln7160      (specloopname     ) [ 0000000000]
local_B_pong_V_load      (load             ) [ 0000000001]
br_ln7162                (br               ) [ 0000001111]
c7_V                     (phi              ) [ 0000000001]
add_ln691_642            (add              ) [ 0000001111]
icmp_ln890_487           (icmp             ) [ 0000001111]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000]
br_ln7162                (br               ) [ 0000000000]
specloopname_ln7162      (specloopname     ) [ 0000000000]
write_ln174              (write            ) [ 0000000000]
br_ln0                   (br               ) [ 0000001111]
br_ln0                   (br               ) [ 0000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_B_IO_L2_in_0_x114">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_0_x114"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_B_IO_L2_in_1_x115">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_x115"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_PE_0_0_x155">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_0_x155"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_613"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_548"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_607"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_747"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_612"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1021"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="local_B_pong_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_pong_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="256" slack="0"/>
<pin id="86" dir="0" index="1" bw="256" slack="0"/>
<pin id="87" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln174_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="256" slack="0"/>
<pin id="93" dir="0" index="2" bw="256" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln174_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="256" slack="0"/>
<pin id="101" dir="0" index="2" bw="256" slack="1"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 "/>
</bind>
</comp>

<comp id="105" class="1004" name="local_B_pong_V_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="11" slack="0"/>
<pin id="109" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_1/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="1"/>
<pin id="116" dir="0" index="4" bw="11" slack="0"/>
<pin id="117" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="256" slack="1"/>
<pin id="119" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln7151/5 local_B_pong_V_load/7 "/>
</bind>
</comp>

<comp id="121" class="1004" name="local_B_pong_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr/7 "/>
</bind>
</comp>

<comp id="128" class="1005" name="c3_V_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="1"/>
<pin id="130" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="c3_V_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="c4_V_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="1"/>
<pin id="141" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="c4_V_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="c5_V_1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="1"/>
<pin id="152" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_1 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="c5_V_1_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_1/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="c5_V_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="1"/>
<pin id="163" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="c5_V_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/6 "/>
</bind>
</comp>

<comp id="172" class="1005" name="c6_V_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="1"/>
<pin id="174" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="c6_V_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/7 "/>
</bind>
</comp>

<comp id="183" class="1005" name="c7_V_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="c7_V_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/9 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln691_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln890_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="2" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="cmp_i_i72_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i72/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln691_640_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_640/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln7151_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7151/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_322_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_322_cast/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln890_484_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_484/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln691_643_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_643/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln7151_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7151/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln7151_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="1"/>
<pin id="248" dir="0" index="1" bw="6" slack="0"/>
<pin id="249" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7151/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln7151_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7151_1/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln890_486_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_486/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln691_639_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_639/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln890_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln890_483_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_483/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln691_641_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_641/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="empty_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_323_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="6" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_323_cast/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="empty_1511_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="0" index="1" bw="6" slack="1"/>
<pin id="299" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_1511/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln890_485_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_485/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln691_642_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_642/9 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln890_487_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="5" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_487/9 "/>
</bind>
</comp>

<comp id="324" class="1005" name="add_ln691_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="332" class="1005" name="cmp_i_i72_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="3"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i72 "/>
</bind>
</comp>

<comp id="336" class="1005" name="add_ln691_640_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_640 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_322_cast_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="1"/>
<pin id="343" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_322_cast "/>
</bind>
</comp>

<comp id="349" class="1005" name="add_ln691_643_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_643 "/>
</bind>
</comp>

<comp id="354" class="1005" name="local_B_pong_V_addr_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="1"/>
<pin id="356" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="add_ln691_639_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_639 "/>
</bind>
</comp>

<comp id="367" class="1005" name="zext_ln890_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="1"/>
<pin id="369" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln890 "/>
</bind>
</comp>

<comp id="375" class="1005" name="add_ln691_641_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_641 "/>
</bind>
</comp>

<comp id="380" class="1005" name="local_B_pong_V_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="1"/>
<pin id="382" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr "/>
</bind>
</comp>

<comp id="388" class="1005" name="local_B_pong_V_load_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="256" slack="1"/>
<pin id="390" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_load "/>
</bind>
</comp>

<comp id="393" class="1005" name="add_ln691_642_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_642 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="64" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="84" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="66" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="56" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="120"><net_src comp="84" pin="2"/><net_sink comp="111" pin=4"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="121" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="132" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="132" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="132" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="143" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="143" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="143" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="154" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="154" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="260"><net_src comp="154" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="165" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="165" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="165" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="176" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="176" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="310"><net_src comp="176" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="187" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="72" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="187" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="74" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="194" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="335"><net_src comp="206" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="212" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="344"><net_src comp="222" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="352"><net_src comp="236" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="357"><net_src comp="105" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="365"><net_src comp="262" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="370"><net_src comp="268" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="378"><net_src comp="278" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="383"><net_src comp="121" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="391"><net_src comp="111" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="396"><net_src comp="312" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_B_IO_L2_in_1_x115 | {5 }
	Port: fifo_B_PE_0_0_x155 | {9 }
 - Input state : 
	Port: B_IO_L2_in_x1 : fifo_B_B_IO_L2_in_0_x114 | {5 }
  - Chain level:
	State 1
		specmemcore_ln7136 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln7142 : 2
		cmp_i_i72 : 1
	State 3
		add_ln691_640 : 1
		trunc_ln7151 : 1
		tmp_322_cast : 2
		icmp_ln890_484 : 1
		br_ln7145 : 2
	State 4
		add_ln691_643 : 1
		zext_ln7151 : 1
		add_ln7151 : 2
		zext_ln7151_1 : 3
		local_B_pong_V_addr_1 : 4
		icmp_ln890_486 : 1
		br_ln7147 : 2
	State 5
	State 6
		add_ln691_639 : 1
		zext_ln890 : 1
		icmp_ln890_483 : 1
		br_ln7158 : 2
	State 7
		add_ln691_641 : 1
		empty : 1
		tmp_323_cast : 2
		empty_1511 : 3
		p_cast : 4
		local_B_pong_V_addr : 5
		icmp_ln890_485 : 1
		br_ln7160 : 2
		local_B_pong_V_load : 6
	State 8
	State 9
		add_ln691_642 : 1
		icmp_ln890_487 : 1
		br_ln7162 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln691_fu_194    |    0    |    9    |
|          |   add_ln691_640_fu_212  |    0    |    14   |
|          |   add_ln691_643_fu_236  |    0    |    13   |
|    add   |    add_ln7151_fu_246    |    0    |    18   |
|          |   add_ln691_639_fu_262  |    0    |    13   |
|          |   add_ln691_641_fu_278  |    0    |    14   |
|          |    empty_1511_fu_296    |    0    |    18   |
|          |   add_ln691_642_fu_312  |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_200    |    0    |    8    |
|          |     cmp_i_i72_fu_206    |    0    |    8    |
|          |  icmp_ln890_484_fu_230  |    0    |    10   |
|   icmp   |  icmp_ln890_486_fu_256  |    0    |    10   |
|          |  icmp_ln890_483_fu_272  |    0    |    10   |
|          |  icmp_ln890_485_fu_306  |    0    |    10   |
|          |  icmp_ln890_487_fu_318  |    0    |    9    |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_84     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_90 |    0    |    0    |
|          | write_ln174_write_fu_98 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |   trunc_ln7151_fu_218   |    0    |    0    |
|          |       empty_fu_284      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|   tmp_322_cast_fu_222   |    0    |    0    |
|          |   tmp_323_cast_fu_288   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln7151_fu_242   |    0    |    0    |
|   zext   |   zext_ln7151_1_fu_251  |    0    |    0    |
|          |    zext_ln890_fu_268    |    0    |    0    |
|          |      p_cast_fu_301      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   176   |
|----------|-------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_B_pong_V|   29   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   29   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_639_reg_362    |    6   |
|    add_ln691_640_reg_336    |    7   |
|    add_ln691_641_reg_375    |    7   |
|    add_ln691_642_reg_393    |    5   |
|    add_ln691_643_reg_349    |    6   |
|      add_ln691_reg_324      |    2   |
|         c3_V_reg_128        |    2   |
|         c4_V_reg_139        |    7   |
|        c5_V_1_reg_150       |    6   |
|         c5_V_reg_161        |    6   |
|         c6_V_reg_172        |    7   |
|         c7_V_reg_183        |    5   |
|      cmp_i_i72_reg_332      |    1   |
|local_B_pong_V_addr_1_reg_354|   11   |
| local_B_pong_V_addr_reg_380 |   11   |
| local_B_pong_V_load_reg_388 |   256  |
|     tmp_322_cast_reg_341    |   11   |
|      zext_ln890_reg_367     |   11   |
+-----------------------------+--------+
|            Total            |   367  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   176  |
|   Memory  |   29   |    -   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   367  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |    0   |   367  |   185  |
+-----------+--------+--------+--------+--------+
