<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `otg_hs_host` mod in crate `stm32f4xx_hal`."><meta name="keywords" content="rust, rustlang, rust-lang, otg_hs_host"><title>stm32f4xx_hal::stm32::otg_hs_host - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../stm32f4xx_hal/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><p class="location">Module otg_hs_host</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div><p class="location"><a href="../../index.html">stm32f4xx_hal</a>::<wbr><a href="../index.html">stm32</a></p><script>window.sidebarCurrent = {name: "otg_hs_host", ty: "mod", relpath: "../"};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/stm32f4/stm32f405/mod.rs.html#2005" title="goto source code">[src]</a></span><span class="in-band">Module <a href="../../index.html">stm32f4xx_hal</a>::<wbr><a href="../index.html">stm32</a>::<wbr><a class="mod" href="">otg_hs_host</a></span></h1><div class="docblock"><p>USB on the go high speed</p>
</div><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="haint/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::haint mod">haint</a></td><td class="docblock-short"><p>OTG_HS Host all channels interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="haintmsk/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::haintmsk mod">haintmsk</a></td><td class="docblock-short"><p>OTG_HS host all channels interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcchar0/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcchar0 mod">hcchar0</a></td><td class="docblock-short"><p>OTG_HS host channel-0 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcchar1/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcchar1 mod">hcchar1</a></td><td class="docblock-short"><p>OTG_HS host channel-1 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcchar2/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcchar2 mod">hcchar2</a></td><td class="docblock-short"><p>OTG_HS host channel-2 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcchar3/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcchar3 mod">hcchar3</a></td><td class="docblock-short"><p>OTG_HS host channel-3 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcchar4/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcchar4 mod">hcchar4</a></td><td class="docblock-short"><p>OTG_HS host channel-4 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcchar5/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcchar5 mod">hcchar5</a></td><td class="docblock-short"><p>OTG_HS host channel-5 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcchar6/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcchar6 mod">hcchar6</a></td><td class="docblock-short"><p>OTG_HS host channel-6 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcchar7/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcchar7 mod">hcchar7</a></td><td class="docblock-short"><p>OTG_HS host channel-7 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcchar8/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcchar8 mod">hcchar8</a></td><td class="docblock-short"><p>OTG_HS host channel-8 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcchar9/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcchar9 mod">hcchar9</a></td><td class="docblock-short"><p>OTG_HS host channel-9 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcchar10/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcchar10 mod">hcchar10</a></td><td class="docblock-short"><p>OTG_HS host channel-10 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcchar11/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcchar11 mod">hcchar11</a></td><td class="docblock-short"><p>OTG_HS host channel-11 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcdma0/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcdma0 mod">hcdma0</a></td><td class="docblock-short"><p>OTG_HS host channel-0 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcdma1/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcdma1 mod">hcdma1</a></td><td class="docblock-short"><p>OTG_HS host channel-1 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcdma2/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcdma2 mod">hcdma2</a></td><td class="docblock-short"><p>OTG_HS host channel-2 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcdma3/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcdma3 mod">hcdma3</a></td><td class="docblock-short"><p>OTG_HS host channel-3 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcdma4/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcdma4 mod">hcdma4</a></td><td class="docblock-short"><p>OTG_HS host channel-4 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcdma5/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcdma5 mod">hcdma5</a></td><td class="docblock-short"><p>OTG_HS host channel-5 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcdma6/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcdma6 mod">hcdma6</a></td><td class="docblock-short"><p>OTG_HS host channel-6 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcdma7/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcdma7 mod">hcdma7</a></td><td class="docblock-short"><p>OTG_HS host channel-7 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcdma8/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcdma8 mod">hcdma8</a></td><td class="docblock-short"><p>OTG_HS host channel-8 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcdma9/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcdma9 mod">hcdma9</a></td><td class="docblock-short"><p>OTG_HS host channel-9 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcdma10/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcdma10 mod">hcdma10</a></td><td class="docblock-short"><p>OTG_HS host channel-10 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcdma11/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcdma11 mod">hcdma11</a></td><td class="docblock-short"><p>OTG_HS host channel-11 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcfg/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcfg mod">hcfg</a></td><td class="docblock-short"><p>OTG_HS host configuration register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcint0/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcint0 mod">hcint0</a></td><td class="docblock-short"><p>OTG_HS host channel-11 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcint1/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcint1 mod">hcint1</a></td><td class="docblock-short"><p>OTG_HS host channel-1 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcint2/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcint2 mod">hcint2</a></td><td class="docblock-short"><p>OTG_HS host channel-2 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcint3/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcint3 mod">hcint3</a></td><td class="docblock-short"><p>OTG_HS host channel-3 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcint4/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcint4 mod">hcint4</a></td><td class="docblock-short"><p>OTG_HS host channel-4 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcint5/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcint5 mod">hcint5</a></td><td class="docblock-short"><p>OTG_HS host channel-5 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcint6/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcint6 mod">hcint6</a></td><td class="docblock-short"><p>OTG_HS host channel-6 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcint7/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcint7 mod">hcint7</a></td><td class="docblock-short"><p>OTG_HS host channel-7 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcint8/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcint8 mod">hcint8</a></td><td class="docblock-short"><p>OTG_HS host channel-8 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcint9/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcint9 mod">hcint9</a></td><td class="docblock-short"><p>OTG_HS host channel-9 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcint10/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcint10 mod">hcint10</a></td><td class="docblock-short"><p>OTG_HS host channel-10 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcint11/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcint11 mod">hcint11</a></td><td class="docblock-short"><p>OTG_HS host channel-11 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcintmsk0/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcintmsk0 mod">hcintmsk0</a></td><td class="docblock-short"><p>OTG_HS host channel-11 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcintmsk1/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcintmsk1 mod">hcintmsk1</a></td><td class="docblock-short"><p>OTG_HS host channel-1 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcintmsk2/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcintmsk2 mod">hcintmsk2</a></td><td class="docblock-short"><p>OTG_HS host channel-2 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcintmsk3/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcintmsk3 mod">hcintmsk3</a></td><td class="docblock-short"><p>OTG_HS host channel-3 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcintmsk4/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcintmsk4 mod">hcintmsk4</a></td><td class="docblock-short"><p>OTG_HS host channel-4 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcintmsk5/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcintmsk5 mod">hcintmsk5</a></td><td class="docblock-short"><p>OTG_HS host channel-5 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcintmsk6/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcintmsk6 mod">hcintmsk6</a></td><td class="docblock-short"><p>OTG_HS host channel-6 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcintmsk7/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcintmsk7 mod">hcintmsk7</a></td><td class="docblock-short"><p>OTG_HS host channel-7 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcintmsk8/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcintmsk8 mod">hcintmsk8</a></td><td class="docblock-short"><p>OTG_HS host channel-8 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcintmsk9/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcintmsk9 mod">hcintmsk9</a></td><td class="docblock-short"><p>OTG_HS host channel-9 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcintmsk10/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcintmsk10 mod">hcintmsk10</a></td><td class="docblock-short"><p>OTG_HS host channel-10 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcintmsk11/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcintmsk11 mod">hcintmsk11</a></td><td class="docblock-short"><p>OTG_HS host channel-11 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcsplt0/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcsplt0 mod">hcsplt0</a></td><td class="docblock-short"><p>OTG_HS host channel-0 split control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcsplt1/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcsplt1 mod">hcsplt1</a></td><td class="docblock-short"><p>OTG_HS host channel-1 split control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcsplt2/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcsplt2 mod">hcsplt2</a></td><td class="docblock-short"><p>OTG_HS host channel-2 split control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcsplt3/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcsplt3 mod">hcsplt3</a></td><td class="docblock-short"><p>OTG_HS host channel-3 split control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcsplt4/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcsplt4 mod">hcsplt4</a></td><td class="docblock-short"><p>OTG_HS host channel-4 split control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcsplt5/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcsplt5 mod">hcsplt5</a></td><td class="docblock-short"><p>OTG_HS host channel-5 split control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcsplt6/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcsplt6 mod">hcsplt6</a></td><td class="docblock-short"><p>OTG_HS host channel-6 split control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcsplt7/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcsplt7 mod">hcsplt7</a></td><td class="docblock-short"><p>OTG_HS host channel-7 split control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcsplt8/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcsplt8 mod">hcsplt8</a></td><td class="docblock-short"><p>OTG_HS host channel-8 split control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcsplt9/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcsplt9 mod">hcsplt9</a></td><td class="docblock-short"><p>OTG_HS host channel-9 split control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcsplt10/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcsplt10 mod">hcsplt10</a></td><td class="docblock-short"><p>OTG_HS host channel-10 split control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hcsplt11/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hcsplt11 mod">hcsplt11</a></td><td class="docblock-short"><p>OTG_HS host channel-11 split control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hctsiz0/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hctsiz0 mod">hctsiz0</a></td><td class="docblock-short"><p>OTG_HS host channel-11 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hctsiz1/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hctsiz1 mod">hctsiz1</a></td><td class="docblock-short"><p>OTG_HS host channel-1 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hctsiz2/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hctsiz2 mod">hctsiz2</a></td><td class="docblock-short"><p>OTG_HS host channel-2 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hctsiz3/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hctsiz3 mod">hctsiz3</a></td><td class="docblock-short"><p>OTG_HS host channel-3 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hctsiz4/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hctsiz4 mod">hctsiz4</a></td><td class="docblock-short"><p>OTG_HS host channel-4 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hctsiz5/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hctsiz5 mod">hctsiz5</a></td><td class="docblock-short"><p>OTG_HS host channel-5 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hctsiz6/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hctsiz6 mod">hctsiz6</a></td><td class="docblock-short"><p>OTG_HS host channel-6 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hctsiz7/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hctsiz7 mod">hctsiz7</a></td><td class="docblock-short"><p>OTG_HS host channel-7 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hctsiz8/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hctsiz8 mod">hctsiz8</a></td><td class="docblock-short"><p>OTG_HS host channel-8 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hctsiz9/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hctsiz9 mod">hctsiz9</a></td><td class="docblock-short"><p>OTG_HS host channel-9 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hctsiz10/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hctsiz10 mod">hctsiz10</a></td><td class="docblock-short"><p>OTG_HS host channel-10 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hctsiz11/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hctsiz11 mod">hctsiz11</a></td><td class="docblock-short"><p>OTG_HS host channel-11 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hfir/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hfir mod">hfir</a></td><td class="docblock-short"><p>OTG_HS Host frame interval register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hfnum/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hfnum mod">hfnum</a></td><td class="docblock-short"><p>OTG_HS host frame number/frame time remaining register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hprt/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hprt mod">hprt</a></td><td class="docblock-short"><p>OTG_HS host port control and status register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="hptxsts/index.html" title="stm32f4xx_hal::stm32::otg_hs_host::hptxsts mod">hptxsts</a></td><td class="docblock-short"><p>OTG_HS_Host periodic transmit FIFO/queue status register</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.RegisterBlock.html" title="stm32f4xx_hal::stm32::otg_hs_host::RegisterBlock struct">RegisterBlock</a></td><td class="docblock-short"><p>Register block</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.HAINT.html" title="stm32f4xx_hal::stm32::otg_hs_host::HAINT type">HAINT</a></td><td class="docblock-short"><p>OTG_HS Host all channels interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HAINTMSK.html" title="stm32f4xx_hal::stm32::otg_hs_host::HAINTMSK type">HAINTMSK</a></td><td class="docblock-short"><p>OTG_HS host all channels interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCCHAR0.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCCHAR0 type">HCCHAR0</a></td><td class="docblock-short"><p>OTG_HS host channel-0 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCCHAR1.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCCHAR1 type">HCCHAR1</a></td><td class="docblock-short"><p>OTG_HS host channel-1 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCCHAR2.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCCHAR2 type">HCCHAR2</a></td><td class="docblock-short"><p>OTG_HS host channel-2 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCCHAR3.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCCHAR3 type">HCCHAR3</a></td><td class="docblock-short"><p>OTG_HS host channel-3 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCCHAR4.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCCHAR4 type">HCCHAR4</a></td><td class="docblock-short"><p>OTG_HS host channel-4 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCCHAR5.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCCHAR5 type">HCCHAR5</a></td><td class="docblock-short"><p>OTG_HS host channel-5 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCCHAR6.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCCHAR6 type">HCCHAR6</a></td><td class="docblock-short"><p>OTG_HS host channel-6 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCCHAR7.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCCHAR7 type">HCCHAR7</a></td><td class="docblock-short"><p>OTG_HS host channel-7 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCCHAR8.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCCHAR8 type">HCCHAR8</a></td><td class="docblock-short"><p>OTG_HS host channel-8 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCCHAR9.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCCHAR9 type">HCCHAR9</a></td><td class="docblock-short"><p>OTG_HS host channel-9 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCCHAR10.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCCHAR10 type">HCCHAR10</a></td><td class="docblock-short"><p>OTG_HS host channel-10 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCCHAR11.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCCHAR11 type">HCCHAR11</a></td><td class="docblock-short"><p>OTG_HS host channel-11 characteristics register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCDMA0.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCDMA0 type">HCDMA0</a></td><td class="docblock-short"><p>OTG_HS host channel-0 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCDMA1.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCDMA1 type">HCDMA1</a></td><td class="docblock-short"><p>OTG_HS host channel-1 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCDMA2.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCDMA2 type">HCDMA2</a></td><td class="docblock-short"><p>OTG_HS host channel-2 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCDMA3.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCDMA3 type">HCDMA3</a></td><td class="docblock-short"><p>OTG_HS host channel-3 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCDMA4.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCDMA4 type">HCDMA4</a></td><td class="docblock-short"><p>OTG_HS host channel-4 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCDMA5.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCDMA5 type">HCDMA5</a></td><td class="docblock-short"><p>OTG_HS host channel-5 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCDMA6.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCDMA6 type">HCDMA6</a></td><td class="docblock-short"><p>OTG_HS host channel-6 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCDMA7.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCDMA7 type">HCDMA7</a></td><td class="docblock-short"><p>OTG_HS host channel-7 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCDMA8.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCDMA8 type">HCDMA8</a></td><td class="docblock-short"><p>OTG_HS host channel-8 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCDMA9.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCDMA9 type">HCDMA9</a></td><td class="docblock-short"><p>OTG_HS host channel-9 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCDMA10.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCDMA10 type">HCDMA10</a></td><td class="docblock-short"><p>OTG_HS host channel-10 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCDMA11.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCDMA11 type">HCDMA11</a></td><td class="docblock-short"><p>OTG_HS host channel-11 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCFG.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCFG type">HCFG</a></td><td class="docblock-short"><p>OTG_HS host configuration register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINT0.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINT0 type">HCINT0</a></td><td class="docblock-short"><p>OTG_HS host channel-11 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINT1.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINT1 type">HCINT1</a></td><td class="docblock-short"><p>OTG_HS host channel-1 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINT2.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINT2 type">HCINT2</a></td><td class="docblock-short"><p>OTG_HS host channel-2 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINT3.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINT3 type">HCINT3</a></td><td class="docblock-short"><p>OTG_HS host channel-3 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINT4.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINT4 type">HCINT4</a></td><td class="docblock-short"><p>OTG_HS host channel-4 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINT5.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINT5 type">HCINT5</a></td><td class="docblock-short"><p>OTG_HS host channel-5 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINT6.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINT6 type">HCINT6</a></td><td class="docblock-short"><p>OTG_HS host channel-6 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINT7.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINT7 type">HCINT7</a></td><td class="docblock-short"><p>OTG_HS host channel-7 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINT8.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINT8 type">HCINT8</a></td><td class="docblock-short"><p>OTG_HS host channel-8 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINT9.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINT9 type">HCINT9</a></td><td class="docblock-short"><p>OTG_HS host channel-9 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINT10.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINT10 type">HCINT10</a></td><td class="docblock-short"><p>OTG_HS host channel-10 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINT11.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINT11 type">HCINT11</a></td><td class="docblock-short"><p>OTG_HS host channel-11 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINTMSK0.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINTMSK0 type">HCINTMSK0</a></td><td class="docblock-short"><p>OTG_HS host channel-11 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINTMSK1.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINTMSK1 type">HCINTMSK1</a></td><td class="docblock-short"><p>OTG_HS host channel-1 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINTMSK2.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINTMSK2 type">HCINTMSK2</a></td><td class="docblock-short"><p>OTG_HS host channel-2 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINTMSK3.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINTMSK3 type">HCINTMSK3</a></td><td class="docblock-short"><p>OTG_HS host channel-3 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINTMSK4.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINTMSK4 type">HCINTMSK4</a></td><td class="docblock-short"><p>OTG_HS host channel-4 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINTMSK5.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINTMSK5 type">HCINTMSK5</a></td><td class="docblock-short"><p>OTG_HS host channel-5 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINTMSK6.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINTMSK6 type">HCINTMSK6</a></td><td class="docblock-short"><p>OTG_HS host channel-6 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINTMSK7.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINTMSK7 type">HCINTMSK7</a></td><td class="docblock-short"><p>OTG_HS host channel-7 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINTMSK8.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINTMSK8 type">HCINTMSK8</a></td><td class="docblock-short"><p>OTG_HS host channel-8 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINTMSK9.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINTMSK9 type">HCINTMSK9</a></td><td class="docblock-short"><p>OTG_HS host channel-9 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINTMSK10.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINTMSK10 type">HCINTMSK10</a></td><td class="docblock-short"><p>OTG_HS host channel-10 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCINTMSK11.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCINTMSK11 type">HCINTMSK11</a></td><td class="docblock-short"><p>OTG_HS host channel-11 interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCSPLT0.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCSPLT0 type">HCSPLT0</a></td><td class="docblock-short"><p>OTG_HS host channel-0 split control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCSPLT1.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCSPLT1 type">HCSPLT1</a></td><td class="docblock-short"><p>OTG_HS host channel-1 split control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCSPLT2.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCSPLT2 type">HCSPLT2</a></td><td class="docblock-short"><p>OTG_HS host channel-2 split control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCSPLT3.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCSPLT3 type">HCSPLT3</a></td><td class="docblock-short"><p>OTG_HS host channel-3 split control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCSPLT4.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCSPLT4 type">HCSPLT4</a></td><td class="docblock-short"><p>OTG_HS host channel-4 split control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCSPLT5.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCSPLT5 type">HCSPLT5</a></td><td class="docblock-short"><p>OTG_HS host channel-5 split control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCSPLT6.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCSPLT6 type">HCSPLT6</a></td><td class="docblock-short"><p>OTG_HS host channel-6 split control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCSPLT7.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCSPLT7 type">HCSPLT7</a></td><td class="docblock-short"><p>OTG_HS host channel-7 split control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCSPLT8.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCSPLT8 type">HCSPLT8</a></td><td class="docblock-short"><p>OTG_HS host channel-8 split control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCSPLT9.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCSPLT9 type">HCSPLT9</a></td><td class="docblock-short"><p>OTG_HS host channel-9 split control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCSPLT10.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCSPLT10 type">HCSPLT10</a></td><td class="docblock-short"><p>OTG_HS host channel-10 split control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCSPLT11.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCSPLT11 type">HCSPLT11</a></td><td class="docblock-short"><p>OTG_HS host channel-11 split control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCTSIZ0.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCTSIZ0 type">HCTSIZ0</a></td><td class="docblock-short"><p>OTG_HS host channel-11 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCTSIZ1.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCTSIZ1 type">HCTSIZ1</a></td><td class="docblock-short"><p>OTG_HS host channel-1 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCTSIZ2.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCTSIZ2 type">HCTSIZ2</a></td><td class="docblock-short"><p>OTG_HS host channel-2 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCTSIZ3.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCTSIZ3 type">HCTSIZ3</a></td><td class="docblock-short"><p>OTG_HS host channel-3 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCTSIZ4.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCTSIZ4 type">HCTSIZ4</a></td><td class="docblock-short"><p>OTG_HS host channel-4 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCTSIZ5.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCTSIZ5 type">HCTSIZ5</a></td><td class="docblock-short"><p>OTG_HS host channel-5 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCTSIZ6.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCTSIZ6 type">HCTSIZ6</a></td><td class="docblock-short"><p>OTG_HS host channel-6 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCTSIZ7.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCTSIZ7 type">HCTSIZ7</a></td><td class="docblock-short"><p>OTG_HS host channel-7 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCTSIZ8.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCTSIZ8 type">HCTSIZ8</a></td><td class="docblock-short"><p>OTG_HS host channel-8 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCTSIZ9.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCTSIZ9 type">HCTSIZ9</a></td><td class="docblock-short"><p>OTG_HS host channel-9 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCTSIZ10.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCTSIZ10 type">HCTSIZ10</a></td><td class="docblock-short"><p>OTG_HS host channel-10 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HCTSIZ11.html" title="stm32f4xx_hal::stm32::otg_hs_host::HCTSIZ11 type">HCTSIZ11</a></td><td class="docblock-short"><p>OTG_HS host channel-11 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HFIR.html" title="stm32f4xx_hal::stm32::otg_hs_host::HFIR type">HFIR</a></td><td class="docblock-short"><p>OTG_HS Host frame interval register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HFNUM.html" title="stm32f4xx_hal::stm32::otg_hs_host::HFNUM type">HFNUM</a></td><td class="docblock-short"><p>OTG_HS host frame number/frame time remaining register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HPRT.html" title="stm32f4xx_hal::stm32::otg_hs_host::HPRT type">HPRT</a></td><td class="docblock-short"><p>OTG_HS host port control and status register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.HPTXSTS.html" title="stm32f4xx_hal::stm32::otg_hs_host::HPTXSTS type">HPTXSTS</a></td><td class="docblock-short"><p>OTG_HS_Host periodic transmit FIFO/queue status register</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "stm32f4xx_hal";</script><script src="../../../main.js"></script><script defer src="../../../search-index.js"></script></body></html>