// Seed: 1515012675
module module_0 (
    input tri1 id_0[-1 : -1],
    input wor  id_1
);
  logic [1 : 1] id_3;
  assign module_1.id_4 = 0;
  wire id_4, id_5, id_6;
endmodule
module module_1 (
    inout  uwire id_0,
    input  uwire id_1,
    output wor   id_2,
    input  uwire id_3,
    input  wor   id_4
);
  assign id_2 = id_3;
  wire id_6, id_7, id_8;
  logic id_9 = id_6;
  assign id_0 = 1'h0;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign id_2 = id_9;
  parameter id_10 = (-1);
endmodule
