<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64InstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64InstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64InstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AArch64InstrInfo.cpp - AArch64 Instruction Information -------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the AArch64 implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64AddressingModes_8h.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64BaseInfo_8h.html">Utils/AArch64BaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineModuleInfo_8h.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StackMaps_8h.html">llvm/CodeGen/StackMaps.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugInfoMetadata_8h.html">llvm/IR/DebugInfoMetadata.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GlobalValue_8h.html">llvm/IR/GlobalValue.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_8h.html">llvm/Support/CodeGen.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">   54</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="AArch64InstrInfo_8cpp.html#a8e8f53000ca7074ce5b8d4c836d3b4cb">TBZDisplacementBits</a>(</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="stringliteral">&quot;aarch64-tbz-offset-bits&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(14),</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Restrict range of TB[N]Z instructions (DEBUG)&quot;</span>));</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="AArch64InstrInfo_8cpp.html#a84639a0d1d87c7eff7b7bb2535f80c3e">CBZDisplacementBits</a>(</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="stringliteral">&quot;aarch64-cbz-offset-bits&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(19),</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Restrict range of CB[N]Z instructions (DEBUG)&quot;</span>));</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="AArch64InstrInfo_8cpp.html#a1ae0afc417a86f5d88ba3198ddedd628">BCCDisplacementBits</a>(<span class="stringliteral">&quot;aarch64-bcc-offset-bits&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(19),</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                        <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Restrict range of Bcc instructions (DEBUG)&quot;</span>));</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">   69</a></span>&#160;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo::AArch64InstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI)</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    : <a class="code" href="classAArch64GenInstrInfo.html">AArch64GenInstrInfo</a>(AArch64::ADJCALLSTACKDOWN, AArch64::ADJCALLSTACKUP,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                          AArch64::<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df">CATCHRET</a>),</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      RI(STI.getTargetTriple()), Subtarget(STI) {}</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/// GetInstSize - Return the number of bytes of code the specified</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/// instruction may be.  This returns the maximum number of bytes.</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">   76</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">AArch64InstrInfo::getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> *MAI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">getMCAsmInfo</a>();</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">AArch64::INLINEASM</a> || <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">AArch64::INLINEASM_BR</a>)</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="keywordflow">return</span> getInlineAsmLength(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">getSymbolName</a>(), *MAI);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// Meta-instructions emit no code.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a68215b4561c82477c880436868200829">isMetaInstruction</a>())</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// FIXME: We currently only handle pseudoinstructions that don&#39;t get expanded</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">//        before the assembly printer.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordtype">unsigned</span> NumBytes = 0;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">switch</span> (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>()) {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">// Anything not explicitly designated otherwise is a normal 4-byte insn.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    NumBytes = 4;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::STACKMAP:</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="comment">// The upper bound for a stackmap intrinsic is the full length of its shadow</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    NumBytes = <a class="code" href="classllvm_1_1StackMapOpers.html">StackMapOpers</a>(&amp;MI).<a class="code" href="classllvm_1_1StackMapOpers.html#a4330cae153bbaadcf79bb4917a6c3924">getNumPatchBytes</a>();</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumBytes % 4 == 0 &amp;&amp; <span class="stringliteral">&quot;Invalid number of NOP bytes requested!&quot;</span>);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::PATCHPOINT:</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="comment">// The size of the patchpoint intrinsic is the number of bytes requested</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    NumBytes = <a class="code" href="classllvm_1_1PatchPointOpers.html">PatchPointOpers</a>(&amp;MI).<a class="code" href="classllvm_1_1PatchPointOpers.html#aa319bb1da5a106c84bfa9a1fdca084bc">getNumPatchBytes</a>();</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumBytes % 4 == 0 &amp;&amp; <span class="stringliteral">&quot;Invalid number of NOP bytes requested!&quot;</span>);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">AArch64::TLSDESC_CALLSEQ</a>:</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">// This gets lowered to an instruction sequence which takes 16 bytes</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    NumBytes = 16;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">case</span> AArch64::JumpTableDest32:</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordflow">case</span> AArch64::JumpTableDest16:</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">case</span> AArch64::JumpTableDest8:</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    NumBytes = 12;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">case</span> AArch64::SPACE:</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    NumBytes = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">return</span> NumBytes;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;}</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">  127</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64InstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LastInst, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code" href="classllvm_1_1Target.html">Target</a>,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="comment">// Block ends with fall-through condbranch.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordflow">switch</span> (LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown branch instruction?&quot;</span>);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">case</span> AArch64::Bcc:</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    Target = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZW:</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZX:</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZW:</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZX:</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    Target = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(-1));</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()));</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZW:</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZX:</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZW:</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZX:</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    Target = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(-1));</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()));</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1));</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;}</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a4847fec83cba37133072e8930de7eb0e">  158</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a4847fec83cba37133072e8930de7eb0e">getBranchDisplacementBits</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected opcode!&quot;</span>);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">AArch64::B</a>:</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">return</span> 64;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZW:</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZW:</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZX:</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZX:</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a8e8f53000ca7074ce5b8d4c836d3b4cb">TBZDisplacementBits</a>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZW:</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZW:</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZX:</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZX:</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a84639a0d1d87c7eff7b7bb2535f80c3e">CBZDisplacementBits</a>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">case</span> AArch64::Bcc:</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a1ae0afc417a86f5d88ba3198ddedd628">BCCDisplacementBits</a>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">  179</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">AArch64InstrInfo::isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOp,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                             int64_t BrOffset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> = <a class="code" href="AArch64InstrInfo_8cpp.html#a4847fec83cba37133072e8930de7eb0e">getBranchDisplacementBits</a>(BranchOp);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bits &gt;= 3 &amp;&amp; <span class="stringliteral">&quot;max branch displacement must be enough to jump&quot;</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                      <span class="stringliteral">&quot;over conditional branch expansion&quot;</span>);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#aad80b46c754cc7216244a866ec9b1cb0">isIntN</a>(Bits, BrOffset / 4);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">  188</a></span>&#160;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">AArch64InstrInfo::getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected opcode!&quot;</span>);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">AArch64::B</a>:</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZW:</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZW:</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZX:</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZX:</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZW:</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZW:</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZX:</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZX:</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordflow">case</span> AArch64::Bcc:</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;}</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// Branch analysis.</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">  209</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">AArch64InstrInfo::analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                     <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">// If the block has no terminators, it just falls into the block after it.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>();</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">if</span> (!isUnpredicatedTerminator(*I))</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">// Get the last instruction in the block.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LastInst = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// If there is only one terminator instruction, process it.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordtype">unsigned</span> LastOpc = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() || !isUnpredicatedTerminator(*--I)) {</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      TBB = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    }</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(LastOpc)) {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      <span class="comment">// Block ends with fall-through condbranch.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <a class="code" href="AArch64InstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a>(LastInst, TBB, Cond);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// Can&#39;t handle indirect branch.</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  }</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="comment">// Get the instruction before it if it is a terminator.</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SecondLastInst = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordtype">unsigned</span> SecondLastOpc = SecondLastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="comment">// If AllowModify is true and the block ends with two or more unconditional</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">// branches, delete all but the first unconditional branch.</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">if</span> (AllowModify &amp;&amp; <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(SecondLastOpc)) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      LastInst = SecondLastInst;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      LastOpc = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() || !isUnpredicatedTerminator(*--I)) {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="comment">// Return now the only terminator is an unconditional branch.</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        TBB = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        SecondLastInst = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        SecondLastOpc = SecondLastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      }</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="comment">// If there are three terminators, we don&#39;t know what sort of block this is.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordflow">if</span> (SecondLastInst &amp;&amp; I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() &amp;&amp; isUnpredicatedTerminator(*--I))</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">// If the block ends with a B and a Bcc, handle it.</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(SecondLastOpc) &amp;&amp; <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="AArch64InstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a>(SecondLastInst, TBB, Cond);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    FBB = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">// If the block ends with two unconditional branches, handle it.  The second</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">// one is not executed, so remove it.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(SecondLastOpc) &amp;&amp; <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    TBB = SecondLastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    I = LastInst;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordflow">if</span> (AllowModify)</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      I-&gt;eraseFromParent();</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">// ...likewise if it ends with an indirect branch followed by an unconditional</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="comment">// branch.</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(SecondLastOpc) &amp;&amp; <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    I = LastInst;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">if</span> (AllowModify)</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      I-&gt;eraseFromParent();</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  }</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">// Otherwise, can&#39;t handle this.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;}</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">  296</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">AArch64InstrInfo::reverseBranchCondition</a>(</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> const </span>{</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">if</span> (Cond[0].getImm() != -1) {</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="comment">// Regular Bcc</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC = (<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>)(<span class="keywordtype">int</span>)Cond[0].getImm();</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    Cond[0].setImm(<a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(CC));</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="comment">// Folded compare-and-branch</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">switch</span> (Cond[1].getImm()) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown conditional branch!&quot;</span>);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordflow">case</span> AArch64::CBZW:</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      Cond[1].setImm(AArch64::CBNZW);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">case</span> AArch64::CBNZW:</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      Cond[1].setImm(AArch64::CBZW);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="keywordflow">case</span> AArch64::CBZX:</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      Cond[1].setImm(AArch64::CBNZX);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">case</span> AArch64::CBNZX:</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      Cond[1].setImm(AArch64::CBZX);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keywordflow">case</span> AArch64::TBZW:</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      Cond[1].setImm(AArch64::TBNZW);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordflow">case</span> AArch64::TBNZW:</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      Cond[1].setImm(AArch64::TBZW);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">case</span> AArch64::TBZX:</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      Cond[1].setImm(AArch64::TBNZX);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">case</span> AArch64::TBNZX:</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      Cond[1].setImm(AArch64::TBZX);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;}</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">  337</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">AArch64InstrInfo::removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                                        <span class="keywordtype">int</span> *BytesRemoved)<span class="keyword"> const </span>{</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>();</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(I-&gt;getOpcode()) &amp;&amp;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      !<a class="code" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(I-&gt;getOpcode()))</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="comment">// Remove the branch.</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  I-&gt;eraseFromParent();</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordflow">if</span> (BytesRemoved)</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      *BytesRemoved = 4;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(I-&gt;getOpcode())) {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">if</span> (BytesRemoved)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      *BytesRemoved = 4;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  }</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="comment">// Remove the branch.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  I-&gt;eraseFromParent();</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">if</span> (BytesRemoved)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    *BytesRemoved = 8;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;}</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="keywordtype">void</span> AArch64InstrInfo::instantiateCondBranch(</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond)<span class="keyword"> const </span>{</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">if</span> (Cond[0].getImm() != -1) {</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="comment">// Regular Bcc</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AArch64::Bcc)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Cond[0].getImm()).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="comment">// Folded compare-and-branch</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="comment">// Note that we use addOperand instead of addReg to keep the flags.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(Cond[1].getImm())).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Cond[2]);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt; 3)</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Cond[3].getImm());</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  }</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;}</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">  389</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">AArch64InstrInfo::insertBranch</a>(</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">int</span> *BytesAdded)<span class="keyword"> const </span>{</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="comment">// Shouldn&#39;t be a fall through.</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TBB &amp;&amp; <span class="stringliteral">&quot;insertBranch must not be told to insert a fallthrough&quot;</span>);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">if</span> (!FBB) {</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>()) <span class="comment">// Unconditional branch?</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">AArch64::B</a>)).addMBB(TBB);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      instantiateCondBranch(MBB, DL, TBB, Cond);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordflow">if</span> (BytesAdded)</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      *BytesAdded = 4;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">// Two-way conditional branch.</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  instantiateCondBranch(MBB, DL, TBB, Cond);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">AArch64::B</a>)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(FBB);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">if</span> (BytesAdded)</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    *BytesAdded = 8;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;}</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">// Find the original register that VReg is copied from.</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">  418</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> VReg) {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">while</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(VReg)) {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(VReg);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">if</span> (!DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a6ee45760c97bf2dda6bee91508e6946e">isFullCopy</a>())</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      <span class="keywordflow">return</span> VReg;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    VReg = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  }</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">return</span> VReg;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">// Determine if VReg is defined by an instruction that can be folded into a</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">// csel instruction. If so, return the folded opcode, and the replacement</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">  431</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> VReg,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                                <span class="keywordtype">unsigned</span> *NewVReg = <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  VReg = <a class="code" href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a>(MRI, VReg);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(VReg))</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordtype">bool</span> Is64Bit = AArch64::GPR64allRegClass.hasSubClassEq(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(VReg));</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(VReg);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordtype">unsigned</span> SrcOpNum = 0;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">switch</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXri:</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWri:</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="comment">// if NZCV is used, do not fold.</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">if</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a23fcb3c9cc9602657a3de8aa9ed0457d">findRegisterDefOperandIdx</a>(AArch64::NZCV, <span class="keyword">true</span>) == -1)</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="comment">// fall-through to ADDXri and ADDWri.</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXri:</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWri:</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="comment">// add x, 1 -&gt; csinc.</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">if</span> (!DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 1 ||</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    SrcOpNum = 1;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    Opc = Is64Bit ? AArch64::CSINCXr : AArch64::CSINCWr;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">case</span> AArch64::ORNXrr:</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">case</span> AArch64::ORNWrr: {</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="comment">// not x -&gt; csinv, represented as orn dst, xzr, src.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordtype">unsigned</span> ZReg = <a class="code" href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a>(MRI, DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordflow">if</span> (ZReg != AArch64::XZR &amp;&amp; ZReg != AArch64::WZR)</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    SrcOpNum = 2;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    Opc = Is64Bit ? AArch64::CSINVXr : AArch64::CSINVWr;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  }</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrr:</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrr:</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="comment">// if NZCV is used, do not fold.</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">if</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a23fcb3c9cc9602657a3de8aa9ed0457d">findRegisterDefOperandIdx</a>(AArch64::NZCV, <span class="keyword">true</span>) == -1)</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="comment">// fall-through to SUBXrr and SUBWrr.</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrr:</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrr: {</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">// neg x -&gt; csneg, represented as sub dst, xzr, src.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordtype">unsigned</span> ZReg = <a class="code" href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a>(MRI, DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordflow">if</span> (ZReg != AArch64::XZR &amp;&amp; ZReg != AArch64::WZR)</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    SrcOpNum = 2;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    Opc = Is64Bit ? AArch64::CSNEGXr : AArch64::CSNEGWr;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  }</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  }</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; SrcOpNum &amp;&amp; <span class="stringliteral">&quot;Missing parameters&quot;</span>);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordflow">if</span> (NewVReg)</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    *NewVReg = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(SrcOpNum).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">return</span> Opc;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;}</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a498c4f2831126b5c190a9383bb7055e7">  497</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a498c4f2831126b5c190a9383bb7055e7">AArch64InstrInfo::canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                                       <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                                       <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg,</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                                       <span class="keywordtype">int</span> &amp;CondCycles, <span class="keywordtype">int</span> &amp;TrueCycles,</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                                       <span class="keywordtype">int</span> &amp;FalseCycles)<span class="keyword"> const </span>{</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="comment">// Check register classes.</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;      RI.getCommonSubClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(TrueReg), MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(FalseReg));</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">if</span> (!RC)</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="comment">// Expanding cbz/tbz requires an extra cycle of latency on the condition.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordtype">unsigned</span> ExtraCondLat = Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() != 1;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="comment">// GPRs are handled by csel.</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="comment">// FIXME: Fold in x+1, -x, and ~x when applicable.</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordflow">if</span> (AArch64::GPR64allRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      AArch64::GPR32allRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="comment">// Single-cycle csel, csinc, csinv, and csneg.</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    CondCycles = 1 + ExtraCondLat;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    TrueCycles = FalseCycles = 1;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a>(MRI, TrueReg))</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      TrueCycles = 0;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a>(MRI, FalseReg))</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;      FalseCycles = 0;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  }</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="comment">// Scalar floating point is handled by fcsel.</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="comment">// FIXME: Form fabs, fmin, and fmax when applicable.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordflow">if</span> (AArch64::FPR64RegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      AArch64::FPR32RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    CondCycles = 5 + ExtraCondLat;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    TrueCycles = FalseCycles = 2;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  }</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="comment">// Can&#39;t do vectors.</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;}</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a5976149d8063e018b3accf248f463310">  539</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a5976149d8063e018b3accf248f463310">AArch64InstrInfo::insertSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                                    <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="comment">// Parse the condition code, see parseCondBranch() above.</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">switch</span> (Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()) {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown condition opcode in Cond&quot;</span>);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keywordflow">case</span> 1: <span class="comment">// b.cc</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>(Cond[0].getImm());</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">case</span> 3: { <span class="comment">// cbz/cbnz</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="comment">// We must insert a compare against 0.</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordtype">bool</span> Is64Bit;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">switch</span> (Cond[1].getImm()) {</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown branch opcode in Cond&quot;</span>);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordflow">case</span> AArch64::CBZW:</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">case</span> AArch64::CBZX:</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;      CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordflow">case</span> AArch64::CBNZW:</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;      Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">case</span> AArch64::CBNZX:</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    }</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = Cond[2].getReg();</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordflow">if</span> (Is64Bit) {</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <span class="comment">// cmp reg, #0 is actually subs xzr, reg, #0.</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg, &amp;AArch64::GPR64spRegClass);</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::SUBSXri), AArch64::XZR)</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg)</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg, &amp;AArch64::GPR32spRegClass);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::SUBSWri), AArch64::WZR)</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg)</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    }</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  }</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keywordflow">case</span> 4: { <span class="comment">// tbz/tbnz</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="comment">// We must insert a tst instruction.</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">switch</span> (Cond[1].getImm()) {</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown branch opcode in Cond&quot;</span>);</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keywordflow">case</span> AArch64::TBZW:</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="keywordflow">case</span> AArch64::TBZX:</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordflow">case</span> AArch64::TBNZW:</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">case</span> AArch64::TBNZX:</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;      CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    }</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="comment">// cmp reg, #foo is actually ands xzr, reg, #1&lt;&lt;foo.</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordflow">if</span> (Cond[1].getImm() == AArch64::TBZW || Cond[1].getImm() == AArch64::TBNZW)</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ANDSWri), AArch64::WZR)</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Cond[2].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>())</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;              <a class="code" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(1ull &lt;&lt; Cond[3].getImm(), 32));</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ANDSXri), AArch64::XZR)</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Cond[2].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>())</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;              <a class="code" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(1ull &lt;&lt; Cond[3].getImm(), 64));</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  }</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  }</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="keywordtype">bool</span> TryFold = <span class="keyword">false</span>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DstReg, &amp;AArch64::GPR64RegClass)) {</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    RC = &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    Opc = AArch64::CSELXr;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    TryFold = <span class="keyword">true</span>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DstReg, &amp;AArch64::GPR32RegClass)) {</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    RC = &amp;AArch64::GPR32RegClass;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    Opc = AArch64::CSELWr;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    TryFold = <span class="keyword">true</span>;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DstReg, &amp;AArch64::FPR64RegClass)) {</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    Opc = AArch64::FCSELDrrr;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DstReg, &amp;AArch64::FPR32RegClass)) {</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    RC = &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    Opc = AArch64::FCSELSrrr;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  }</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;Unsupported regclass&quot;</span>);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="comment">// Try folding simple instructions into the csel.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordflow">if</span> (TryFold) {</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="keywordtype">unsigned</span> NewVReg = 0;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordtype">unsigned</span> FoldedOpc = <a class="code" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a>(MRI, TrueReg, &amp;NewVReg);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordflow">if</span> (FoldedOpc) {</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <span class="comment">// The folded opcodes csinc, csinc and csneg apply the operation to</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      <span class="comment">// FalseReg, so we need to invert the condition.</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;      CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(CC);</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      TrueReg = FalseReg;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      FoldedOpc = <a class="code" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a>(MRI, FalseReg, &amp;NewVReg);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="comment">// Fold the operation. Leave any dead instructions for DCE to clean up.</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">if</span> (FoldedOpc) {</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      FalseReg = NewVReg;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      Opc = FoldedOpc;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      <span class="comment">// The extends the live range of NewVReg.</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">clearKillFlags</a>(NewVReg);</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    }</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  }</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="comment">// Pull all virtual register into the appropriate class.</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(TrueReg, RC);</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(FalseReg, RC);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="comment">// Insert the csel.</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc), DstReg)</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg)</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg)</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CC);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;}</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">/// Returns true if a MOVi32imm or MOVi64imm can be expanded to an  ORRxx.</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a1de3723766632d625fae11642a4583ae">  676</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a1de3723766632d625fae11642a4583ae">canBeExpandedToORR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> BitSize) {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  uint64_t Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  uint64_t UImm = Imm &lt;&lt; (64 - BitSize) &gt;&gt; (64 - BitSize);</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  uint64_t Encoding;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a2cd3e23b97b495a98c0b723ab18e4d96">AArch64_AM::processLogicalImmediate</a>(UImm, BitSize, Encoding);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;}</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">// FIXME: this implementation should be micro-architecture dependent, so a</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">// micro-architecture target hook should be introduced here in future.</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">  685</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">AArch64InstrInfo::isAsCheapAsAMove</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keywordflow">if</span> (!Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#aef1d5cbd0e6f9932f0a6d18348277631">hasCustomCheapAsMoveHandling</a>())</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#af782269e076a1a0e8911977433a02559">isAsCheapAsAMove</a>();</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="comment">// Firstly, check cases gated by features.</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#aa6bd7cc2dee8d7fbf5eb1371e5b089f9">hasZeroCycleZeroingFP</a>()) {</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordflow">if</span> (Opcode == AArch64::FMOVH0 ||</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        Opcode == AArch64::FMOVS0 ||</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        Opcode == AArch64::FMOVD0)</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  }</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#aed6c589ce481d170c8bdebd6951a90fd">hasZeroCycleZeroingGP</a>()) {</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="keywordflow">if</span> (Opcode == TargetOpcode::COPY &amp;&amp;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;        (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::WZR ||</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;         MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::XZR))</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  }</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="comment">// Secondly, check cases specific to sub-targets.</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a05c2f9387231e4a51efb86338bf0f43a">hasExynosCheapAsMoveHandling</a>()) {</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">if</span> (isExynosCheapAsMove(MI))</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#af782269e076a1a0e8911977433a02559">isAsCheapAsAMove</a>();</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="comment">// Finally, check generic cases.</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="comment">// add/sub on register without shift</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWri:</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXri:</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWri:</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXri:</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordflow">return</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="comment">// logical ops on immediate</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDWri:</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDXri:</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordflow">case</span> AArch64::EORWri:</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="keywordflow">case</span> AArch64::EORXri:</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRWri:</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRXri:</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="comment">// logical ops on register without shift</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDWrr:</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDXrr:</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="keywordflow">case</span> AArch64::BICWrr:</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="keywordflow">case</span> AArch64::BICXrr:</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="keywordflow">case</span> AArch64::EONWrr:</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="keywordflow">case</span> AArch64::EONXrr:</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordflow">case</span> AArch64::EORWrr:</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keywordflow">case</span> AArch64::EORXrr:</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keywordflow">case</span> AArch64::ORNWrr:</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keywordflow">case</span> AArch64::ORNXrr:</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRWrr:</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRXrr:</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="comment">// If MOVi32imm or MOVi64imm can be expanded into ORRWri or</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="comment">// ORRXri, it is as cheap as MOV</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVi32imm:</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a1de3723766632d625fae11642a4583ae">canBeExpandedToORR</a>(MI, 32);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVi64imm:</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a1de3723766632d625fae11642a4583ae">canBeExpandedToORR</a>(MI, 64);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  }</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown opcode to check as cheap as a move!&quot;</span>);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;}</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">  764</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">AArch64InstrInfo::isFalkorShiftExtFast</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWrs:</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrs:</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrs:</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrs: {</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <span class="keywordtype">unsigned</span> ShiftVal = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a22f623563f43de6d1aabcdfa9d341031">AArch64_AM::getShiftValue</a>(Imm);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="keywordflow">if</span> (ShiftVal == 0)</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#adff7aee2baba9b9691304bee7e76f574">AArch64_AM::getShiftType</a>(Imm) == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a> &amp;&amp; ShiftVal &lt;= 5;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  }</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWrx:</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrx:</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrx64:</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrx:</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrx:</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrx64: {</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#ad45de36bc238edb61ed6b9375030f62f">AArch64_AM::getArithExtendType</a>(Imm)) {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">AArch64_AM::UXTB</a>:</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">AArch64_AM::UXTH</a>:</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a>:</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ad2f6771d4027a09ba1d0de2e5ea54470">AArch64_AM::UXTX</a>:</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a529c6b94f32165c3d420316bcb6e0d9e">AArch64_AM::getArithShiftValue</a>(Imm) &lt;= 4;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    }</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  }</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrs:</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrs: {</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordtype">unsigned</span> ShiftVal = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a22f623563f43de6d1aabcdfa9d341031">AArch64_AM::getShiftValue</a>(Imm);</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="keywordflow">return</span> ShiftVal == 0 ||</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;           (<a class="code" href="namespacellvm_1_1AArch64__AM.html#adff7aee2baba9b9691304bee7e76f574">AArch64_AM::getShiftType</a>(Imm) == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342">AArch64_AM::ASR</a> &amp;&amp; ShiftVal == 31);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  }</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrs:</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrs: {</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keywordtype">unsigned</span> ShiftVal = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a22f623563f43de6d1aabcdfa9d341031">AArch64_AM::getShiftValue</a>(Imm);</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="keywordflow">return</span> ShiftVal == 0 ||</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;           (<a class="code" href="namespacellvm_1_1AArch64__AM.html#adff7aee2baba9b9691304bee7e76f574">AArch64_AM::getShiftType</a>(Imm) == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342">AArch64_AM::ASR</a> &amp;&amp; ShiftVal == 63);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  }</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrx:</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrx:</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrx64:</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrx:</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrx:</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrx64: {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#ad45de36bc238edb61ed6b9375030f62f">AArch64_AM::getArithExtendType</a>(Imm)) {</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">AArch64_AM::UXTB</a>:</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">AArch64_AM::UXTH</a>:</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a>:</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ad2f6771d4027a09ba1d0de2e5ea54470">AArch64_AM::UXTX</a>:</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a529c6b94f32165c3d420316bcb6e0d9e">AArch64_AM::getArithShiftValue</a>(Imm) == 0;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    }</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  }</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBroW:</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBroX:</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBroW:</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBroX:</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDroW:</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDroX:</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHroW:</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHroX:</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHroW:</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHroX:</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQroW:</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQroX:</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWroW:</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWroX:</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXroW:</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXroX:</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWroW:</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWroX:</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXroW:</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXroX:</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWroW:</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWroX:</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSroW:</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSroX:</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWroW:</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWroX:</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXroW:</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXroX:</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordflow">case</span> AArch64::PRFMroW:</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="keywordflow">case</span> AArch64::PRFMroX:</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBroW:</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBroX:</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBroW:</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBroX:</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDroW:</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDroX:</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHroW:</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHroX:</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHroW:</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHroX:</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQroW:</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQroX:</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSroW:</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSroX:</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWroW:</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWroX:</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXroW:</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXroX: {</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordtype">unsigned</span> IsSigned = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="keywordflow">return</span> !IsSigned;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  }</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  }</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;}</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">  886</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">AArch64InstrInfo::isSEHInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_StackAlloc:</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_SaveFPLR:</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_SaveFPLR_X:</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_SaveReg:</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_SaveReg_X:</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_SaveRegP:</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_SaveRegP_X:</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_SaveFReg:</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_SaveFReg_X:</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_SaveFRegP:</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_SaveFRegP_X:</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_SetFP:</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_AddFP:</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_Nop:</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_PrologEnd:</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_EpilogStart:</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">case</span> AArch64::SEH_EpilogEnd:</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  }</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;}</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">  912</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">AArch64InstrInfo::isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                                             <span class="keywordtype">unsigned</span> &amp;SrcReg, <span class="keywordtype">unsigned</span> &amp;DstReg,</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                                             <span class="keywordtype">unsigned</span> &amp;SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="keywordflow">case</span> AArch64::SBFMXri: <span class="comment">// aka sxtw</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="keywordflow">case</span> AArch64::UBFMXri: <span class="comment">// aka uxtw</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="comment">// Check for the 32 -&gt; 64 bit extension case, these instructions can do</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <span class="comment">// much more.</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0 || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 31)</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="comment">// This is a signed or unsigned 32 -&gt; 64 bit extension.</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    SubIdx = AArch64::sub_32;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  }</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;}</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">  932</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">AArch64InstrInfo::areMemAccessesTriviallyDisjoint</a>(</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb)<span class="keyword"> const </span>{</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>();</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *BaseOpA = <span class="keyword">nullptr</span>, *BaseOpB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  int64_t OffsetA = 0, OffsetB = 0;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordtype">unsigned</span> WidthA = 0, WidthB = 0;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIa.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp; <span class="stringliteral">&quot;MIa must be a load or store.&quot;</span>);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIb.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp; <span class="stringliteral">&quot;MIb must be a load or store.&quot;</span>);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">if</span> (MIa.<a class="code" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>() || MIb.<a class="code" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>() ||</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      MIa.<a class="code" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>() || MIb.<a class="code" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>())</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="comment">// Retrieve the base, offset from the base and width. Width</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="comment">// is the size of memory that is being loaded/stored (e.g. 1, 2, 4, 8).  If</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="comment">// base are identical, and the offset of a lower memory access +</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <span class="comment">// the width doesn&#39;t overlap the offset of a higher memory access,</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="comment">// then the memory accesses are different.</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">getMemOperandWithOffsetWidth</a>(MIa, BaseOpA, OffsetA, WidthA, TRI) &amp;&amp;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;      <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">getMemOperandWithOffsetWidth</a>(MIb, BaseOpB, OffsetB, WidthB, TRI)) {</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <span class="keywordflow">if</span> (BaseOpA-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">isIdenticalTo</a>(*BaseOpB)) {</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;      <span class="keywordtype">int</span> LowOffset = OffsetA &lt; OffsetB ? OffsetA : OffsetB;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;      <span class="keywordtype">int</span> HighOffset = OffsetA &lt; OffsetB ? OffsetB : OffsetA;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      <span class="keywordtype">int</span> LowWidth = (LowOffset == OffsetA) ? WidthA : WidthB;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;      <span class="keywordflow">if</span> (LowOffset + LowWidth &lt;= HighOffset)</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    }</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  }</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;}</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">  964</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">AArch64InstrInfo::isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">TargetInstrInfo::isSchedulingBoundary</a>(MI, MBB, MF))</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordflow">case</span> AArch64::HINT:</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    <span class="comment">// CSDB hints are scheduling barriers.</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0x14)</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">case</span> AArch64::DSB:</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keywordflow">case</span> AArch64::ISB:</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="comment">// DSB and ISB also are scheduling barriers.</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordflow">default</span>:;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  }</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">isSEHInstruction</a>(MI);</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;}</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">/// analyzeCompare - For a comparison instruction, return the source registers</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">/// in SrcReg and SrcReg2, and the value it compares against in CmpValue.</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">/// Return true if the comparison instruction can be analyzed.</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ae80230a4b9e9f1c100db75b57ef331b2">  987</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ae80230a4b9e9f1c100db75b57ef331b2">AArch64InstrInfo::analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                                      <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;CmpMask,</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                                      <span class="keywordtype">int</span> &amp;CmpValue)<span class="keyword"> const </span>{</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="comment">// The first operand can be a frame index where we&#39;d normally expect a</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="comment">// register.</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 2 &amp;&amp; <span class="stringliteral">&quot;All AArch64 cmps should have 2 operands&quot;</span>);</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrr:</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrs:</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrx:</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrr:</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrs:</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrx:</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrr:</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrs:</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrx:</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrr:</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrs:</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrx:</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <span class="comment">// Replace SUBSWrr with SUBWrr if NZCV is not used.</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    SrcReg2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    CmpMask = ~0;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    CmpValue = 0;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWri:</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWri:</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXri:</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXri:</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    SrcReg2 = 0;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    CmpMask = ~0;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="comment">// FIXME: In order to convert CmpValue to 0 or 1</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    CmpValue = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDSWri:</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDSXri:</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <span class="comment">// ANDS does not use the same encoding scheme as the others xxxS</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <span class="comment">// instructions.</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    SrcReg2 = 0;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    CmpMask = ~0;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="comment">// FIXME:The return val type of decodeLogicalImmediate is uint64_t,</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <span class="comment">// while the type of CmpValue is int. When converting uint64_t to int,</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="comment">// the high 32 bits of uint64_t will be lost.</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <span class="comment">// In fact it causes a bug in spec2006-483.xalancbmk</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="comment">// CmpValue is only used to compare with zero in OptimizeCompareInstr</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    CmpValue = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a1affd6d7e8a280fa6a0b642a6e0734b8">AArch64_AM::decodeLogicalImmediate</a>(</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;                   MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(),</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;                   MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AArch64::ANDSWri ? 32 : 64) != 0;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  }</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;}</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a77dea00ee37a964ad5edf6072fb35071"> 1048</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a77dea00ee37a964ad5edf6072fb35071">UpdateOperandRegClass</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr) {</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBB &amp;&amp; <span class="stringliteral">&quot;Can&#39;t get MachineBasicBlock here&quot;</span>);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF &amp;&amp; <span class="stringliteral">&quot;Can&#39;t get MachineFunction here&quot;</span>);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpIdx = 0, EndIdx = Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); OpIdx &lt; EndIdx;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;       ++OpIdx) {</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx);</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRegCstraints =</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;        Instr.<a class="code" href="classllvm_1_1MachineInstr.html#af551bfe7ee8756cbe50de3bb97478723">getRegClassConstraint</a>(OpIdx, TII, TRI);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="comment">// If there&#39;s no constraint, there&#39;s nothing to do.</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="keywordflow">if</span> (!OpRegCstraints)</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <span class="comment">// If the operand is a frame index, there&#39;s nothing to do here.</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="comment">// A frame index operand will resolve correctly during PEI.</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>())</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;           <span class="stringliteral">&quot;Operand has register constraints without being a register!&quot;</span>);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg)) {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;      <span class="keywordflow">if</span> (!OpRegCstraints-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">contains</a>(Reg))</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!OpRegCstraints-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a>(MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg)) &amp;&amp;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;               !MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(Reg, OpRegCstraints))</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  }</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;}</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">/// Return the opcode that does not set flags when possible - otherwise</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">/// return the original opcode. The caller is responsible to do the actual</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">/// substitution and legality checking.</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aa3d936cb9197b15ae6b41f8a52592961"> 1089</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64InstrInfo_8cpp.html#aa3d936cb9197b15ae6b41f8a52592961">convertToNonFlagSettingOpc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="comment">// Don&#39;t convert all compare instructions, because for some the zero register</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="comment">// encoding becomes the sp register.</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <span class="keywordtype">bool</span> MIDefinesZeroReg = <span class="keyword">false</span>;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#aabed741772b1be65069d9274446a914d">definesRegister</a>(AArch64::WZR) || MI.<a class="code" href="classllvm_1_1MachineInstr.html#aabed741772b1be65069d9274446a914d">definesRegister</a>(AArch64::XZR))</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    MIDefinesZeroReg = <span class="keyword">true</span>;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrr:</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDWrr;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWri:</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::ADDSWri : AArch64::ADDWri;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrs:</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::ADDSWrs : AArch64::ADDWrs;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrx:</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDWrx;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrr:</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDXrr;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXri:</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::ADDSXri : AArch64::ADDXri;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrs:</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::ADDSXrs : AArch64::ADDXrs;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrx:</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDXrx;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrr:</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBWrr;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWri:</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::SUBSWri : AArch64::SUBWri;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrs:</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::SUBSWrs : AArch64::SUBWrs;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrx:</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBWrx;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrr:</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBXrr;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXri:</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::SUBSXri : AArch64::SUBXri;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrs:</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::SUBSXrs : AArch64::SUBXrs;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrx:</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBXrx;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  }</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;}</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3"> 1134</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a> { <a class="code" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3">AK_Write</a> = 0x01, <a class="code" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794">AK_Read</a> = 0x10, <a class="code" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a> = 0x11 };</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">/// True when condition flags are accessed (either by writing or reading)</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">/// on the instruction trace starting at From and ending at To.</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">/// Note: If From and To are from different blocks it&#39;s assumed CC are accessed</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">///       on the path.</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a19a5a038e1b77984ca9710992b68b938"> 1141</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a19a5a038e1b77984ca9710992b68b938">areCFlagsAccessedBetweenInstrs</a>(</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> To,</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">const</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a> AccessToCheck = <a class="code" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a>) {</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <span class="comment">// Early exit if To is at the beginning of the BB.</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="keywordflow">if</span> (To == To-&gt;getParent()-&gt;begin())</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <span class="comment">// Check whether the instructions are in the same basic block</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="comment">// If not, assume the condition flags might get modified somewhere.</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <span class="keywordflow">if</span> (To-&gt;getParent() != From-&gt;getParent())</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <span class="comment">// From must be above To.</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">std::find_if</a>(++To.<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html#a13dd64c40d9f175e578ade3ef60ea351">getReverse</a>(), To-&gt;getParent()-&gt;rend(),</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                      [<a class="code" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;                        <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator() == <a class="code" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;                      }) != To-&gt;getParent()-&gt;rend());</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <span class="comment">// We iterate backward starting \p To until we hit \p From.</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="keywordflow">for</span> (--To; To != <a class="code" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>; --To) {</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr = *To;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="keywordflow">if</span> (((AccessToCheck &amp; <a class="code" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3">AK_Write</a>) &amp;&amp;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;         Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(AArch64::NZCV, TRI)) ||</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;        ((AccessToCheck &amp; <a class="code" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794">AK_Read</a>) &amp;&amp; Instr.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(AArch64::NZCV, TRI)))</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  }</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;}</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">/// Try to optimize a compare instruction. A compare instruction is an</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">/// instruction which produces AArch64::NZCV. It can be truly compare</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">/// instruction</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/// when there are no uses of its destination register.</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">/// The following steps are tried in order:</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/// 1. Convert CmpInstr into an unconditional version.</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">/// 2. Remove CmpInstr if above there is an instruction producing a needed</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">///    condition code or an instruction which can be converted into such an</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">///    instruction.</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">///    Only comparison with zero is supported.</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a3cab32a9230ae7c8600e56e739e0ebe6"> 1182</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a3cab32a9230ae7c8600e56e739e0ebe6">AArch64InstrInfo::optimizeCompareInstr</a>(</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> CmpMask,</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <span class="keywordtype">int</span> CmpValue, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>());</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="comment">// Replace SUBSWrr with SUBWrr if NZCV is not used.</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordtype">int</span> DeadNZCVIdx = CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a23fcb3c9cc9602657a3de8aa9ed0457d">findRegisterDefOperandIdx</a>(AArch64::NZCV, <span class="keyword">true</span>);</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">if</span> (DeadNZCVIdx != -1) {</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    <span class="keywordflow">if</span> (CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#aabed741772b1be65069d9274446a914d">definesRegister</a>(AArch64::WZR) ||</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;        CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#aabed741772b1be65069d9274446a914d">definesRegister</a>(AArch64::XZR)) {</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;      CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    }</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keywordtype">unsigned</span> Opc = CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <span class="keywordtype">unsigned</span> NewOpc = <a class="code" href="AArch64InstrInfo_8cpp.html#aa3d936cb9197b15ae6b41f8a52592961">convertToNonFlagSettingOpc</a>(CmpInstr);</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="keywordflow">if</span> (NewOpc == Opc)</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = <span class="keyword">get</span>(NewOpc);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(MCID);</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(DeadNZCVIdx);</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    <span class="keywordtype">bool</span> succeeded = <a class="code" href="AArch64InstrInfo_8cpp.html#a77dea00ee37a964ad5edf6072fb35071">UpdateOperandRegClass</a>(CmpInstr);</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    (void)succeeded;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(succeeded &amp;&amp; <span class="stringliteral">&quot;Some operands reg class are incompatible!&quot;</span>);</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  }</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="comment">// Continue only if we have a &quot;ri&quot; where immediate is zero.</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="comment">// FIXME:CmpValue has already been converted to 0 or 1 in analyzeCompare</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <span class="comment">// function.</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((CmpValue == 0 || CmpValue == 1) &amp;&amp; <span class="stringliteral">&quot;CmpValue must be 0 or 1!&quot;</span>);</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <span class="keywordflow">if</span> (CmpValue != 0 || SrcReg2 != 0)</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="comment">// CmpInstr is a Compare instruction if destination register is not used.</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">use_nodbg_empty</a>(CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">return</span> substituteCmpToZero(CmpInstr, SrcReg, MRI);</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;}</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">/// Get opcode of S version of Instr.</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">/// If Instr is S version its opcode is returned.</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">/// AArch64::INSTRUCTION_LIST_END is returned if Instr does not have S version</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">/// or we are not interested in it.</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96"> 1227</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96">sForm</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr) {</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <span class="keywordflow">switch</span> (Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keywordflow">return</span> AArch64::INSTRUCTION_LIST_END;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrr:</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWri:</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrr:</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXri:</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrr:</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWri:</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrr:</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXri:</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    <span class="keywordflow">return</span> Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWrr:</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDSWrr;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWri:</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDSWri;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrr:</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDSXrr;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXri:</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDSXri;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="keywordflow">case</span> AArch64::ADCWr:</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    <span class="keywordflow">return</span> AArch64::ADCSWr;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <span class="keywordflow">case</span> AArch64::ADCXr:</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    <span class="keywordflow">return</span> AArch64::ADCSXr;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrr:</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBSWrr;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWri:</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBSWri;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrr:</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBSXrr;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXri:</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBSXri;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="keywordflow">case</span> AArch64::SBCWr:</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    <span class="keywordflow">return</span> AArch64::SBCSWr;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">case</span> AArch64::SBCXr:</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <span class="keywordflow">return</span> AArch64::SBCSXr;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDWri:</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <span class="keywordflow">return</span> AArch64::ANDSWri;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDXri:</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <span class="keywordflow">return</span> AArch64::ANDSXri;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  }</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;}</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">/// Check if AArch64::NZCV should be alive in successors of MBB.</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a4cda772a3ad81eb1c74f655a01894b9e"> 1274</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a4cda772a3ad81eb1c74f655a01894b9e">areCFlagsAliveInSuccessors</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> *BB : MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4d2c96836214c1f13357ffb99125fb4a">successors</a>())</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="keywordflow">if</span> (BB-&gt;isLiveIn(AArch64::NZCV))</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;}</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="keyword">struct </span>UsedNZCV {</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="keywordtype">bool</span> V = <span class="keyword">false</span>;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  UsedNZCV() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  UsedNZCV &amp;<a class="code" href="namespacellvm.html#ad4a8206f2068cba6fb0ab21fb5c5e7e2">operator|=</a>(<span class="keyword">const</span> UsedNZCV &amp;UsedFlags) {</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    this-&gt;N |= UsedFlags.N;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    this-&gt;Z |= UsedFlags.Z;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    this-&gt;C |= UsedFlags.C;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    this-&gt;V |= UsedFlags.V;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  }</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;};</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">/// Find a condition code used by the instruction.</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">/// Returns AArch64CC::Invalid if either the instruction does not use condition</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">/// codes or we don&#39;t optimize CmpInstr in the presence of such instructions.</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a088e2740f3c34806eb6ecdf02a03a958"> 1305</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code" href="AArch64InstrInfo_8cpp.html#a088e2740f3c34806eb6ecdf02a03a958">findCondCodeUsedByInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr) {</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="keywordflow">switch</span> (Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">AArch64CC::Invalid</a>;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="keywordflow">case</span> AArch64::Bcc: {</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="keywordtype">int</span> Idx = Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a0012f75cbba71c9c29aac592ff3d6400">findRegisterUseOperandIdx</a>(AArch64::NZCV);</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx &gt;= 2);</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a><span class="keyword">&gt;</span>(Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx - 2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  }</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keywordflow">case</span> AArch64::CSINVWr:</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <span class="keywordflow">case</span> AArch64::CSINVXr:</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">case</span> AArch64::CSINCWr:</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <span class="keywordflow">case</span> AArch64::CSINCXr:</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordflow">case</span> AArch64::CSELWr:</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordflow">case</span> AArch64::CSELXr:</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordflow">case</span> AArch64::CSNEGWr:</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <span class="keywordflow">case</span> AArch64::CSNEGXr:</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="keywordflow">case</span> AArch64::FCSELSrrr:</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="keywordflow">case</span> AArch64::FCSELDrrr: {</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    <span class="keywordtype">int</span> Idx = Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a0012f75cbba71c9c29aac592ff3d6400">findRegisterUseOperandIdx</a>(AArch64::NZCV);</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx &gt;= 1);</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a><span class="keyword">&gt;</span>(Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx - 1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  }</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  }</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;}</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a833c45aff4e26b616764ec936994bf45"> 1333</a></span>&#160;<span class="keyword">static</span> UsedNZCV <a class="code" href="AArch64InstrInfo_8cpp.html#a833c45aff4e26b616764ec936994bf45">getUsedNZCV</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC) {</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CC != <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">AArch64CC::Invalid</a>);</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  UsedNZCV UsedFlags;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>: <span class="comment">// Z set</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>: <span class="comment">// Z clear</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    UsedFlags.Z = <span class="keyword">true</span>;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">AArch64CC::HI</a>: <span class="comment">// Z clear and C set</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">AArch64CC::LS</a>: <span class="comment">// Z set   or  C clear</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    UsedFlags.Z = <span class="keyword">true</span>;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">AArch64CC::HS</a>: <span class="comment">// C set</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">AArch64CC::LO</a>: <span class="comment">// C clear</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    UsedFlags.C = <span class="keyword">true</span>;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">AArch64CC::MI</a>: <span class="comment">// N set</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">AArch64CC::PL</a>: <span class="comment">// N clear</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    UsedFlags.N = <span class="keyword">true</span>;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>: <span class="comment">// V set</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">AArch64CC::VC</a>: <span class="comment">// V clear</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    UsedFlags.V = <span class="keyword">true</span>;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>: <span class="comment">// Z clear, N and V the same</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>: <span class="comment">// Z set,   N and V differ</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    UsedFlags.Z = <span class="keyword">true</span>;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>: <span class="comment">// N and V the same</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">AArch64CC::LT</a>: <span class="comment">// N and V differ</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    UsedFlags.N = <span class="keyword">true</span>;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    UsedFlags.V = <span class="keyword">true</span>;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  }</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <span class="keywordflow">return</span> UsedFlags;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;}</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a22d94dbb2ca88224dfaf3377e3adf7cf"> 1377</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a22d94dbb2ca88224dfaf3377e3adf7cf">isADDSRegImm</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keywordflow">return</span> Opcode == AArch64::ADDSWri || Opcode == AArch64::ADDSXri;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;}</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;</div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a7713f36f3b42f9196c16db0d7493b466"> 1381</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a7713f36f3b42f9196c16db0d7493b466">isSUBSRegImm</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordflow">return</span> Opcode == AArch64::SUBSWri || Opcode == AArch64::SUBSXri;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;}</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">/// Check if CmpInstr can be substituted by MI.</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">/// CmpInstr can be substituted:</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/// - CmpInstr is either &#39;ADDS %vreg, 0&#39; or &#39;SUBS %vreg, 0&#39;</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">/// - and, MI and CmpInstr are from the same MachineBB</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">/// - and, condition flags are not alive in successors of the CmpInstr parent</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">/// - and, if MI opcode is the S form there must be no defs of flags between</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">///        MI and CmpInstr</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">///        or if MI opcode is not the S form there must be neither defs of flags</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">///        nor uses of flags between MI and CmpInstr.</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">/// - and  C/V flags are not used after CmpInstr</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a1641cece2a977e5762e900230081b3d7"> 1396</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a1641cece2a977e5762e900230081b3d7">canInstrSubstituteCmpInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr,</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI);</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96">sForm</a>(*MI) != AArch64::INSTRUCTION_LIST_END);</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CmpInstr);</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> CmpOpcode = CmpInstr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64InstrInfo_8cpp.html#a22d94dbb2ca88224dfaf3377e3adf7cf">isADDSRegImm</a>(CmpOpcode) &amp;&amp; !<a class="code" href="AArch64InstrInfo_8cpp.html#a7713f36f3b42f9196c16db0d7493b466">isSUBSRegImm</a>(CmpOpcode))</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() != CmpInstr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>())</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#a4cda772a3ad81eb1c74f655a01894b9e">areCFlagsAliveInSuccessors</a>(CmpInstr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()))</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <a class="code" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a> AccessToCheck = <a class="code" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3">AK_Write</a>;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96">sForm</a>(*MI) != MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    AccessToCheck = <a class="code" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a>;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#a19a5a038e1b77984ca9710992b68b938">areCFlagsAccessedBetweenInstrs</a>(MI, CmpInstr, TRI, AccessToCheck))</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  UsedNZCV NZCVUsedAfterCmp;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::next(CmpInstr-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()),</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;            <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = CmpInstr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>();</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="keywordflow">if</span> (Instr.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(AArch64::NZCV, TRI)) {</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;      <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC = <a class="code" href="AArch64InstrInfo_8cpp.html#a088e2740f3c34806eb6ecdf02a03a958">findCondCodeUsedByInstr</a>(Instr);</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;      <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">AArch64CC::Invalid</a>) <span class="comment">// Unsupported conditional instruction</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;      NZCVUsedAfterCmp |= <a class="code" href="AArch64InstrInfo_8cpp.html#a833c45aff4e26b616764ec936994bf45">getUsedNZCV</a>(CC);</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    }</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <span class="keywordflow">if</span> (Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(AArch64::NZCV, TRI))</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  }</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keywordflow">return</span> !NZCVUsedAfterCmp.C &amp;&amp; !NZCVUsedAfterCmp.V;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;}</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">/// Substitute an instruction comparing to zero with another instruction</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">/// which produces needed condition flags.</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">/// Return true on success.</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64InstrInfo::substituteCmpToZero(</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI);</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  <span class="comment">// Get the unique definition of SrcReg.</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(SrcReg);</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="keywordflow">if</span> (!MI)</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>();</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="keywordtype">unsigned</span> NewOpc = <a class="code" href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96">sForm</a>(*MI);</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="keywordflow">if</span> (NewOpc == AArch64::INSTRUCTION_LIST_END)</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64InstrInfo_8cpp.html#a1641cece2a977e5762e900230081b3d7">canInstrSubstituteCmpInstr</a>(MI, &amp;CmpInstr, TRI))</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <span class="comment">// Update the instruction to set NZCV.</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(NewOpc));</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <span class="keywordtype">bool</span> succeeded = <a class="code" href="AArch64InstrInfo_8cpp.html#a77dea00ee37a964ad5edf6072fb35071">UpdateOperandRegClass</a>(*MI);</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  (void)succeeded;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(succeeded &amp;&amp; <span class="stringliteral">&quot;Some operands reg class are incompatible!&quot;</span>);</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad0a79b68db2b8f84f92b1ee24352b3ce">addRegisterDefined</a>(AArch64::NZCV, TRI);</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;}</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a"> 1469</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">AArch64InstrInfo::expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != TargetOpcode::LOAD_STACK_GUARD &amp;&amp;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df">AArch64::CATCHRET</a>)</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <span class="keyword">auto</span> &amp;Subtarget = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;();</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget.getRegisterInfo();</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df">AArch64::CATCHRET</a>) {</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <span class="comment">// Skip to the first instruction before the epilog.</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;      MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TargetMBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    <span class="keyword">auto</span> MBBI = <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(MI);</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> FirstEpilogSEH = std::prev(MBBI);</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    <span class="keywordflow">while</span> (FirstEpilogSEH-&gt;getFlag(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a4e4e6764dc61dbf0e8f330644880480f">MachineInstr::FrameDestroy</a>) &amp;&amp;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;           FirstEpilogSEH != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>())</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;      FirstEpilogSEH = std::prev(FirstEpilogSEH);</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    <span class="keywordflow">if</span> (FirstEpilogSEH != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>())</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;      FirstEpilogSEH = std::next(FirstEpilogSEH);</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, FirstEpilogSEH, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">AArch64::ADRP</a>))</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;        .addReg(AArch64::X0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TargetMBB);</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, FirstEpilogSEH, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::ADDXri))</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;        .addReg(AArch64::X0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::X0)</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TargetMBB)</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  }</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV =</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;      cast&lt;GlobalValue&gt;((*MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())-&gt;getValue());</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>();</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keywordtype">unsigned</span> OpFlags = Subtarget.ClassifyGlobalReference(GV, TM);</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">MO_NC</a> = <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <span class="keywordflow">if</span> ((OpFlags &amp; <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO_GOT</a>) != 0) {</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">AArch64::LOADgot</a>), Reg)</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, 0, OpFlags);</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    <span class="keywordflow">if</span> (Subtarget.isTargetILP32()) {</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;      <span class="keywordtype">unsigned</span> Reg32 = TRI-&gt;getSubReg(Reg, AArch64::sub_32);</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AArch64::LDRWui))</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(Reg32, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>)</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;          .addDef(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AArch64::LDRXui), Reg)</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>());</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    }</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TM.getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a>) {</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Subtarget.isTargetILP32() &amp;&amp; <span class="stringliteral">&quot;how can large exist in ILP32?&quot;</span>);</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AArch64::MOVZXi), Reg)</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">AArch64II::MO_G0</a> | MO_NC)</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AArch64::MOVKXi), Reg)</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">AArch64II::MO_G1</a> | MO_NC)</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(16);</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AArch64::MOVKXi), Reg)</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9">AArch64II::MO_G2</a> | MO_NC)</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(32);</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AArch64::MOVKXi), Reg)</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd">AArch64II::MO_G3</a>)</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(48);</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AArch64::LDRXui), Reg)</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>());</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TM.getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">CodeModel::Tiny</a>) {</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">AArch64::ADR</a>), Reg)</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, 0, OpFlags);</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">AArch64::ADRP</a>), Reg)</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, 0, OpFlags | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">AArch64II::MO_PAGE</a>);</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> LoFlags = OpFlags | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">MO_NC</a>;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    <span class="keywordflow">if</span> (Subtarget.isTargetILP32()) {</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;      <span class="keywordtype">unsigned</span> Reg32 = TRI-&gt;getSubReg(Reg, AArch64::sub_32);</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AArch64::LDRWui))</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(Reg32, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>)</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, 0, LoFlags)</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;          .addDef(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AArch64::LDRXui), Reg)</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, 0, LoFlags)</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>());</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    }</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  }</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(MI);</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;}</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">// Return true if this instruction simply sets its single destination register</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">// to zero. This is equivalent to a register rename of the zero-register.</span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f"> 1577</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">AArch64InstrInfo::isGPRZero</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVZWi:</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVZXi: <span class="comment">// movz Rd, #0 (LSL #0)</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0) {</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() == 3 &amp;&amp;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;             MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0 &amp;&amp; <span class="stringliteral">&quot;invalid MOVZi operands&quot;</span>);</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    }</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDWri: <span class="comment">// and Rd, Rzr, #imm</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::WZR;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDXri:</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::XZR;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::COPY:</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::WZR;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  }</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;}</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">// Return true if this instruction simply renames a general register without</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">// modifying bits.</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed"> 1601</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">AArch64InstrInfo::isGPRCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::COPY: {</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <span class="comment">// GPR32 copies will by lowered to ORRXrs</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    <span class="keywordflow">return</span> (AArch64::GPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DstReg) ||</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;            AArch64::GPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DstReg));</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  }</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRXrs: <span class="comment">// orr Xd, Xzr, Xm (LSL #0)</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::XZR) {</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() == 4 &amp;&amp;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;             MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0 &amp;&amp; <span class="stringliteral">&quot;invalid ORRrs operands&quot;</span>);</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    }</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXri: <span class="comment">// add Xd, Xn, #0 (LSL #0)</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0) {</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() == 4 &amp;&amp;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;             MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0 &amp;&amp; <span class="stringliteral">&quot;invalid ADDXri operands&quot;</span>);</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    }</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  }</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;}</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">// Return true if this instruction simply renames a general register without</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">// modifying bits.</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd"> 1631</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">AArch64InstrInfo::isFPRCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::COPY: {</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <span class="comment">// FPR64 copies will by lowered to ORR.16b</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;    <span class="keywordflow">return</span> (AArch64::FPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DstReg) ||</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;            AArch64::FPR128RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DstReg));</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  }</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRv16i8:</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) {</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() == 3 &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;             <span class="stringliteral">&quot;invalid ORRv16i8 operands&quot;</span>);</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    }</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;  }</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;}</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01"> 1652</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">AArch64InstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;                                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWui:</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXui:</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBui:</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHui:</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSui:</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDui:</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQui:</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() &amp;&amp;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0) {</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;      FrameIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;      <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    }</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  }</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;}</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;</div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f"> 1675</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">AArch64InstrInfo::isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;                                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWui:</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXui:</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBui:</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHui:</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSui:</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDui:</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQui:</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() &amp;&amp;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0) {</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;      FrameIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;      <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    }</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  }</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;}</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">/// Check all MachineMemOperands for a hint to suppress pairing.</span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42"> 1698</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">AArch64InstrInfo::isLdStPairSuppressed</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">memoperands</a>(), [](<a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO) {</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    <span class="keywordflow">return</span> MMO-&gt;getFlags() &amp; <a class="code" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">MOSuppressPair</a>;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  });</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;}</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment">/// Set a flag on the first MachineMemOperand to suppress pairing.</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac"> 1705</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">AArch64InstrInfo::suppressLdStPair</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4cd2e2c219c477019aa343c92dcf56cb">memoperands_empty</a>())</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  (*MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())-&gt;setFlags(<a class="code" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">MOSuppressPair</a>);</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;}</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">/// Check all MachineMemOperands for a hint that the load/store is strided.</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81"> 1712</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">AArch64InstrInfo::isStridedAccess</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">memoperands</a>(), [](<a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO) {</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;    <span class="keywordflow">return</span> MMO-&gt;getFlags() &amp; <a class="code" href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">MOStridedAccess</a>;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  });</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;}</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5"> 1718</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">AArch64InstrInfo::isUnscaledLdSt</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="keywordflow">case</span> AArch64::STURSi:</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="keywordflow">case</span> AArch64::STURDi:</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="keywordflow">case</span> AArch64::STURQi:</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="keywordflow">case</span> AArch64::STURBBi:</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordflow">case</span> AArch64::STURHHi:</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  <span class="keywordflow">case</span> AArch64::STURWi:</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  <span class="keywordflow">case</span> AArch64::STURXi:</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSi:</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURDi:</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURQi:</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURWi:</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURXi:</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSWi:</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURHHi:</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURBBi:</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSBWi:</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSHWi:</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  }</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;}</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410"> 1743</a></span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">AArch64InstrInfo::getUnscaledLdSt</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> {};</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  <span class="keywordflow">case</span> AArch64::PRFMui: <span class="keywordflow">return</span> AArch64::PRFUMi;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXui: <span class="keywordflow">return</span> AArch64::LDURXi;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWui: <span class="keywordflow">return</span> AArch64::LDURWi;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBui: <span class="keywordflow">return</span> AArch64::LDURBi;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHui: <span class="keywordflow">return</span> AArch64::LDURHi;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSui: <span class="keywordflow">return</span> AArch64::LDURSi;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDui: <span class="keywordflow">return</span> AArch64::LDURDi;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQui: <span class="keywordflow">return</span> AArch64::LDURQi;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBui: <span class="keywordflow">return</span> AArch64::LDURBBi;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHui: <span class="keywordflow">return</span> AArch64::LDURHHi;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXui: <span class="keywordflow">return</span> AArch64::LDURSBXi;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWui: <span class="keywordflow">return</span> AArch64::LDURSBWi;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXui: <span class="keywordflow">return</span> AArch64::LDURSHXi;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWui: <span class="keywordflow">return</span> AArch64::LDURSHWi;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWui: <span class="keywordflow">return</span> AArch64::LDURSWi;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXui: <span class="keywordflow">return</span> AArch64::STURXi;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWui: <span class="keywordflow">return</span> AArch64::STURWi;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBui: <span class="keywordflow">return</span> AArch64::STURBi;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHui: <span class="keywordflow">return</span> AArch64::STURHi;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSui: <span class="keywordflow">return</span> AArch64::STURSi;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDui: <span class="keywordflow">return</span> AArch64::STURDi;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQui: <span class="keywordflow">return</span> AArch64::STURQi;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBui: <span class="keywordflow">return</span> AArch64::STURBBi;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHui: <span class="keywordflow">return</span> AArch64::STURHHi;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  }</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;}</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3"> 1773</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">AArch64InstrInfo::getLoadStoreImmIdx</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXi:</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDi:</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXi:</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDi:</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPXi:</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPDi:</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPXi:</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPDi:</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQi:</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQi:</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPQi:</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPQi:</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWi:</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSi:</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWi:</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSi:</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPWi:</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPSi:</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPWi:</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPSi:</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <span class="keywordflow">case</span> AArch64::LDG:</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  <span class="keywordflow">case</span> AArch64::STGPi:</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    <span class="keywordflow">return</span> 3;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDG:</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  <span class="keywordflow">case</span> AArch64::STGOffset:</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  }</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;}</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;</div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1"> 1806</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">AArch64InstrInfo::isPairableLdStInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  <span class="comment">// Scaled instructions.</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSui:</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDui:</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQui:</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXui:</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWui:</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSui:</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDui:</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQui:</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXui:</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWui:</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWui:</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="comment">// Unscaled instructions.</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <span class="keywordflow">case</span> AArch64::STURSi:</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;  <span class="keywordflow">case</span> AArch64::STURDi:</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  <span class="keywordflow">case</span> AArch64::STURQi:</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="keywordflow">case</span> AArch64::STURWi:</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <span class="keywordflow">case</span> AArch64::STURXi:</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSi:</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURDi:</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURQi:</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURWi:</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURXi:</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSWi:</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  }</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;}</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a"> 1838</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a">AArch64InstrInfo::convertToFlagSettingOpc</a>(<span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;                                                   <span class="keywordtype">bool</span> &amp;Is64Bit) {</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Opcode has no flag setting equivalent!&quot;</span>);</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <span class="comment">// 32-bit cases:</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWri:</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDSWri;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWrr:</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDSWrr;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWrs:</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDSWrs;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWrx:</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDSWrx;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDWri:</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    <span class="keywordflow">return</span> AArch64::ANDSWri;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDWrr:</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    <span class="keywordflow">return</span> AArch64::ANDSWrr;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDWrs:</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;    <span class="keywordflow">return</span> AArch64::ANDSWrs;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  <span class="keywordflow">case</span> AArch64::BICWrr:</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    <span class="keywordflow">return</span> AArch64::BICSWrr;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  <span class="keywordflow">case</span> AArch64::BICWrs:</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    <span class="keywordflow">return</span> AArch64::BICSWrs;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWri:</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBSWri;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrr:</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBSWrr;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrs:</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBSWrs;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrx:</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    Is64Bit = <span class="keyword">false</span>;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBSWrx;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  <span class="comment">// 64-bit cases:</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXri:</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDSXri;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrr:</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDSXrr;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrs:</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDSXrs;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrx:</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    <span class="keywordflow">return</span> AArch64::ADDSXrx;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDXri:</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    <span class="keywordflow">return</span> AArch64::ANDSXri;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDXrr:</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;    <span class="keywordflow">return</span> AArch64::ANDSXrr;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDXrs:</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;    <span class="keywordflow">return</span> AArch64::ANDSXrs;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  <span class="keywordflow">case</span> AArch64::BICXrr:</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;    <span class="keywordflow">return</span> AArch64::BICSXrr;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  <span class="keywordflow">case</span> AArch64::BICXrs:</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="keywordflow">return</span> AArch64::BICSXrs;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXri:</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBSXri;</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrr:</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBSXrr;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrs:</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBSXrs;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrx:</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    Is64Bit = <span class="keyword">true</span>;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    <span class="keywordflow">return</span> AArch64::SUBSXrx;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;  }</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;}</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">// Is this a candidate for ld/st merging or pairing?  For example, we don&#39;t</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">// touch volatiles or load/stores that have a hint to avoid pair formation.</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c"> 1928</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">AArch64InstrInfo::isCandidateToMergeOrPair</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  <span class="comment">// If this is a volatile load/store, don&#39;t mess with it.</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>())</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  <span class="comment">// Make sure this is a reg/fi+imm (as opposed to an address reloc).</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) &amp;&amp;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;         <span class="stringliteral">&quot;Expected a reg or frame index operand.&quot;</span>);</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  <span class="comment">// Can&#39;t merge/pair if the instruction modifies the base register.</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;  <span class="comment">// e.g., ldr x0, [x0]</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  <span class="comment">// This case will never occur with an FI base.</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>();</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(BaseReg, TRI))</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  }</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  <span class="comment">// Check if this load/store has a hint to avoid pair formation.</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  <span class="comment">// MachineMemOperands hints are set by the AArch64StorePairSuppress pass.</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a>(MI))</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <span class="comment">// Do not pair any callee-save store/reload instructions in the</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;  <span class="comment">// prologue/epilogue if the CFI information encoded the operations as separate</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  <span class="comment">// instructions, as that will cause the size of the actual prologue to mismatch</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;  <span class="comment">// with the prologue size recorded in the Windows CFI.</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> *MAI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">getMCAsmInfo</a>();</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  <span class="keywordtype">bool</span> NeedsWinCFI = MAI-&gt;<a class="code" href="classllvm_1_1MCAsmInfo.html#ac158349781823fe8ff9e02d3a3533d55">usesWindowsCFI</a>() &amp;&amp;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;                     MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#ad7332117b148c3f93c1d7e58306ee748">needsUnwindTableEntry</a>();</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;  <span class="keywordflow">if</span> (NeedsWinCFI &amp;&amp; (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a33365204be9cb132de322e3713253b57">getFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>) ||</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;                      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a33365204be9cb132de322e3713253b57">getFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a4e4e6764dc61dbf0e8f330644880480f">MachineInstr::FrameDestroy</a>)))</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  <span class="comment">// On some CPUs quad load/store pairs are slower than two single load/stores.</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  <span class="keywordflow">if</span> (Subtarget.isPaired128Slow()) {</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;    <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;    <span class="keywordflow">case</span> AArch64::LDURQi:</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    <span class="keywordflow">case</span> AArch64::STURQi:</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;    <span class="keywordflow">case</span> AArch64::LDRQui:</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;    <span class="keywordflow">case</span> AArch64::STRQui:</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    }</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  }</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;}</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;</div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#afdd56180b2e41499346807b9e9cb88e0"> 1981</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#afdd56180b2e41499346807b9e9cb88e0">AArch64InstrInfo::getMemOperandWithOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt,</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;                                          int64_t &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  <span class="keywordflow">if</span> (!LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>())</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">getMemOperandWithOffsetWidth</a>(LdSt, BaseOp, Offset, Width, TRI);</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;}</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6"> 1992</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">AArch64InstrInfo::getMemOperandWithOffsetWidth</a>(</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp, int64_t &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;    <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp; <span class="stringliteral">&quot;Expected a memory operation.&quot;</span>);</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  <span class="comment">// Handle only loads/stores with base register followed by immediate offset.</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  <span class="keywordflow">if</span> (LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() == 3) {</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    <span class="comment">// Non-paired instruction (e.g., ldr x1, [x0, #8]).</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    <span class="keywordflow">if</span> ((!LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) ||</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;        !LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() == 4) {</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;    <span class="comment">// Paired instruction (e.g., ldp x1, x2, [x0, #8]).</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;    <span class="keywordflow">if</span> (!LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ||</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;        (!LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) ||</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;        !LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;  <span class="comment">// Get the scaling factor for the instruction and set the width for the</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <span class="comment">// instruction.</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  <span class="keywordtype">unsigned</span> Scale = 0;</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  int64_t Dummy1, Dummy2;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  <span class="comment">// If this returns false, then it&#39;s an instruction we don&#39;t want to handle.</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">getMemOpInfo</a>(LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), Scale, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, Dummy1, Dummy2))</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  <span class="comment">// Compute the offset. Offset is calculated as the immediate operand</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  <span class="comment">// multiplied by the scaling factor. Unscaled instructions have scaling factor</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;  <span class="comment">// set to 1.</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;  <span class="keywordflow">if</span> (LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() == 3) {</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;    BaseOp = &amp;LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;    Offset = LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() * Scale;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() == 4 &amp;&amp; <span class="stringliteral">&quot;invalid number of operands&quot;</span>);</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;    BaseOp = &amp;LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    Offset = LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() * Scale;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;  }</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;  <span class="keywordflow">if</span> (!BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>())</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;}</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01"> 2039</a></span>&#160;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt)<span class="keyword"> const </span>{</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp; <span class="stringliteral">&quot;Expected a memory operation.&quot;</span>);</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OfsOp = LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() - 1);</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OfsOp.isImm() &amp;&amp; <span class="stringliteral">&quot;Offset operand wasn&#39;t immediate.&quot;</span>);</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  <span class="keywordflow">return</span> OfsOp;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;}</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105"> 2046</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">AArch64InstrInfo::getMemOpInfo</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> &amp;Scale,</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, int64_t &amp;MinOffset,</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;                                    int64_t &amp;MaxOffset) {</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  <span class="comment">// Not a memory operation or something we want to handle.</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    Scale = Width = 0;</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;    MinOffset = MaxOffset = 0;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWpost:</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWpost:</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    Width = 32;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;    Scale = 4;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;    MinOffset = -256;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;    MaxOffset = 255;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURQi:</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  <span class="keywordflow">case</span> AArch64::STURQi:</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;    Width = 16;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;    Scale = 1;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;    MinOffset = -256;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;    MaxOffset = 255;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;  <span class="keywordflow">case</span> AArch64::PRFUMi:</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURXi:</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURDi:</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;  <span class="keywordflow">case</span> AArch64::STURXi:</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;  <span class="keywordflow">case</span> AArch64::STURDi:</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;    Width = 8;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;    Scale = 1;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;    MinOffset = -256;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    MaxOffset = 255;</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURWi:</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSi:</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSWi:</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;  <span class="keywordflow">case</span> AArch64::STURWi:</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;  <span class="keywordflow">case</span> AArch64::STURSi:</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;    Width = 4;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;    Scale = 1;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;    MinOffset = -256;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    MaxOffset = 255;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURHi:</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURHHi:</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSHXi:</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSHWi:</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;  <span class="keywordflow">case</span> AArch64::STURHi:</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;  <span class="keywordflow">case</span> AArch64::STURHHi:</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;    Width = 2;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;    Scale = 1;</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    MinOffset = -256;</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;    MaxOffset = 255;</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURBi:</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURBBi:</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSBXi:</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSBWi:</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  <span class="keywordflow">case</span> AArch64::STURBi:</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  <span class="keywordflow">case</span> AArch64::STURBBi:</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;    Width = 1;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;    Scale = 1;</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;    MinOffset = -256;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;    MaxOffset = 255;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQi:</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPQi:</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQi:</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPQi:</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;    Scale = 16;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    Width = 32;</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    MinOffset = -64;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;    MaxOffset = 63;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQui:</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQui:</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    Scale = Width = 16;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;    MinOffset = 0;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;    MaxOffset = 4095;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXi:</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDi:</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPXi:</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPDi:</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXi:</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDi:</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPXi:</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPDi:</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;    Scale = 8;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    Width = 16;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    MinOffset = -64;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;    MaxOffset = 63;</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;  <span class="keywordflow">case</span> AArch64::PRFMui:</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXui:</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDui:</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXui:</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDui:</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    Scale = Width = 8;</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;    MinOffset = 0;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    MaxOffset = 4095;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWi:</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSi:</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPWi:</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPSi:</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWi:</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSi:</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPWi:</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPSi:</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    Scale = 4;</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    Width = 8;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    MinOffset = -64;</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;    MaxOffset = 63;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWui:</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSui:</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWui:</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWui:</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSui:</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;    Scale = Width = 4;</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;    MinOffset = 0;</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    MaxOffset = 4095;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHui:</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHui:</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWui:</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXui:</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHui:</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHui:</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    Scale = Width = 2;</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;    MinOffset = 0;</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    MaxOffset = 4095;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBui:</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBui:</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWui:</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXui:</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBui:</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBui:</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;    Scale = Width = 1;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    MinOffset = 0;</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;    MaxOffset = 4095;</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDG:</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    Scale = 16;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;    Width = 0;</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;    MinOffset = 0;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    MaxOffset = 63;</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;  <span class="keywordflow">case</span> AArch64::TAGPstack:</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    Scale = 16;</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;    Width = 0;</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;    <span class="comment">// TAGP with a negative offset turns into SUBP, which has a maximum offset</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;    <span class="comment">// of 63 (not 64!).</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    MinOffset = -63;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;    MaxOffset = 63;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <span class="keywordflow">case</span> AArch64::LDG:</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;  <span class="keywordflow">case</span> AArch64::STGOffset:</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <span class="keywordflow">case</span> AArch64::STZGOffset:</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;    Scale = Width = 16;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;    MinOffset = -256;</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    MaxOffset = 255;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;  <span class="keywordflow">case</span> AArch64::LDR_PXI:</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;  <span class="keywordflow">case</span> AArch64::STR_PXI:</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    Scale = Width = 2;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    MinOffset = -256;</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    MaxOffset = 255;</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <span class="keywordflow">case</span> AArch64::LDR_ZXI:</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;  <span class="keywordflow">case</span> AArch64::STR_ZXI:</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;    Scale = Width = 16;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;    MinOffset = -256;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;    MaxOffset = 255;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2GOffset:</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  <span class="keywordflow">case</span> AArch64::STZ2GOffset:</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;    Scale = 16;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    Width = 32;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    MinOffset = -256;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    MaxOffset = 255;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;  <span class="keywordflow">case</span> AArch64::STGPi:</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    Scale = Width = 16;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;    MinOffset = -64;</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;    MaxOffset = 63;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;  }</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;}</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="comment">// Scaling factor for unscaled load or store.</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec"> 2241</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">AArch64InstrInfo::getMemScale</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Opcode has unknown scale!&quot;</span>);</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBui:</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURBBi:</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWui:</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSBWi:</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBui:</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;  <span class="keywordflow">case</span> AArch64::STURBBi:</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHui:</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURHHi:</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWui:</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSHWi:</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHui:</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  <span class="keywordflow">case</span> AArch64::STURHHi:</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;    <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSui:</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSi:</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWui:</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSWi:</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWui:</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURWi:</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSui:</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;  <span class="keywordflow">case</span> AArch64::STURSi:</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWui:</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <span class="keywordflow">case</span> AArch64::STURWi:</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSi:</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSWi:</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWi:</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSi:</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWi:</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;    <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDui:</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURDi:</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXui:</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURXi:</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDui:</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  <span class="keywordflow">case</span> AArch64::STURDi:</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXui:</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  <span class="keywordflow">case</span> AArch64::STURXi:</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDi:</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXi:</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDi:</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXi:</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;    <span class="keywordflow">return</span> 8;</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQui:</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURQi:</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQui:</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  <span class="keywordflow">case</span> AArch64::STURQi:</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQi:</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQi:</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  <span class="keywordflow">case</span> AArch64::STGOffset:</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  <span class="keywordflow">case</span> AArch64::STZGOffset:</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2GOffset:</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  <span class="keywordflow">case</span> AArch64::STZ2GOffset:</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  <span class="keywordflow">case</span> AArch64::STGPi:</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;    <span class="keywordflow">return</span> 16;</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  }</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;}</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment">// Scale the unscaled offsets.  Returns false if the unscaled offset can&#39;t be</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">// scaled.</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4"> 2305</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4">scaleOffset</a>(<span class="keywordtype">unsigned</span> Opc, int64_t &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>) {</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  <span class="keywordtype">int</span> Scale = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">AArch64InstrInfo::getMemScale</a>(Opc);</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <span class="comment">// If the byte-offset isn&#39;t a multiple of the stride, we can&#39;t scale this</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <span class="comment">// offset.</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;  <span class="keywordflow">if</span> (Offset % Scale != 0)</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;  <span class="comment">// Convert the byte-offset used by unscaled into an &quot;element&quot; offset used</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;  <span class="comment">// by the scaled pair load/store instructions.</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  Offset /= Scale;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;}</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a372af6912a0c5feb882c8194f28ab8b2"> 2319</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a372af6912a0c5feb882c8194f28ab8b2">canPairLdStOpc</a>(<span class="keywordtype">unsigned</span> FirstOpc, <span class="keywordtype">unsigned</span> SecondOpc) {</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  <span class="keywordflow">if</span> (FirstOpc == SecondOpc)</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;  <span class="comment">// We can also pair sign-ext and zero-ext instructions.</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  <span class="keywordflow">switch</span> (FirstOpc) {</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWui:</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURWi:</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    <span class="keywordflow">return</span> SecondOpc == AArch64::LDRSWui || SecondOpc == AArch64::LDURSWi;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWui:</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSWi:</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    <span class="keywordflow">return</span> SecondOpc == AArch64::LDRWui || SecondOpc == AArch64::LDURWi;</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  }</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;  <span class="comment">// These instructions can&#39;t be paired based on their opcodes.</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;}</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;</div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ac6785462ddb955dc6a9a79d592dd9718"> 2337</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#ac6785462ddb955dc6a9a79d592dd9718">shouldClusterFI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, <span class="keywordtype">int</span> FI1,</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;                            int64_t Offset1, <span class="keywordtype">unsigned</span> Opcode1, <span class="keywordtype">int</span> FI2,</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;                            int64_t Offset2, <span class="keywordtype">unsigned</span> Opcode2) {</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  <span class="comment">// Accesses through fixed stack object frame indices may access a different</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;  <span class="comment">// fixed stack slot. Check that the object offsets + offsets match.</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">isFixedObjectIndex</a>(FI1) &amp;&amp; MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">isFixedObjectIndex</a>(FI2)) {</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;    int64_t ObjectOffset1 = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(FI1);</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;    int64_t ObjectOffset2 = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(FI2);</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ObjectOffset1 &lt;= ObjectOffset2 &amp;&amp; <span class="stringliteral">&quot;Object offsets are not ordered.&quot;</span>);</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;    <span class="comment">// Convert to scaled object offsets.</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;    <span class="keywordtype">int</span> Scale1 = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">AArch64InstrInfo::getMemScale</a>(Opcode1);</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;    <span class="keywordflow">if</span> (ObjectOffset1 % Scale1 != 0)</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;    ObjectOffset1 /= Scale1;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;    <span class="keywordtype">int</span> Scale2 = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">AArch64InstrInfo::getMemScale</a>(Opcode2);</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;    <span class="keywordflow">if</span> (ObjectOffset2 % Scale2 != 0)</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;    ObjectOffset2 /= Scale2;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;    ObjectOffset1 += Offset1;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    ObjectOffset2 += Offset2;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;    <span class="keywordflow">return</span> ObjectOffset1 + 1 == ObjectOffset2;</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;  }</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;  <span class="keywordflow">return</span> FI1 == FI2;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;}</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="comment">/// Detect opportunities for ldp/stp formation.</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="comment">/// Only called for LdSt for which getMemOperandWithOffset returns true.</span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ae29e16211e91898b24ff90048741d79c"> 2366</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ae29e16211e91898b24ff90048741d79c">AArch64InstrInfo::shouldClusterMemOps</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp1,</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp2,</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;                                           <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;FirstLdSt = *BaseOp1.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SecondLdSt = *BaseOp2.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;  <span class="keywordflow">if</span> (BaseOp1.<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>() != BaseOp2.<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>())</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((BaseOp1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || BaseOp1.<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) &amp;&amp;</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;         <span class="stringliteral">&quot;Only base registers and frame indices are supported.&quot;</span>);</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;  <span class="comment">// Check for both base regs and base FI.</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  <span class="keywordflow">if</span> (BaseOp1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; BaseOp1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != BaseOp2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;  <span class="comment">// Only cluster up to a single pair.</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;  <span class="keywordflow">if</span> (NumLoads &gt; 1)</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a>(FirstLdSt) || !<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a>(SecondLdSt))</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;  <span class="comment">// Can we pair these instructions based on their opcodes?</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;  <span class="keywordtype">unsigned</span> FirstOpc = FirstLdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;  <span class="keywordtype">unsigned</span> SecondOpc = SecondLdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64InstrInfo_8cpp.html#a372af6912a0c5feb882c8194f28ab8b2">canPairLdStOpc</a>(FirstOpc, SecondOpc))</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;  <span class="comment">// Can&#39;t merge volatiles or load/stores that have a hint to avoid pair</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;  <span class="comment">// formation, for example.</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a>(FirstLdSt) ||</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;      !<a class="code" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a>(SecondLdSt))</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <span class="comment">// isCandidateToMergeOrPair guarantees that operand 2 is an immediate.</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;  int64_t Offset1 = FirstLdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">isUnscaledLdSt</a>(FirstOpc) &amp;&amp; !<a class="code" href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4">scaleOffset</a>(FirstOpc, Offset1))</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;  int64_t Offset2 = SecondLdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">isUnscaledLdSt</a>(SecondOpc) &amp;&amp; !<a class="code" href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4">scaleOffset</a>(SecondOpc, Offset2))</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;  <span class="comment">// Pairwise instructions have a 7-bit signed offset field.</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  <span class="keywordflow">if</span> (Offset1 &gt; 63 || Offset1 &lt; -64)</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  <span class="comment">// The caller should already have ordered First/SecondLdSt by offset.</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  <span class="comment">// Note: except for non-equal frame index bases</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  <span class="keywordflow">if</span> (BaseOp1.<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) {</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!BaseOp1.<a class="code" href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">isIdenticalTo</a>(BaseOp2) || Offset1 &lt;= Offset2) &amp;&amp;</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;           <span class="stringliteral">&quot;Caller should have ordered offsets.&quot;</span>);</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI =</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;        FirstLdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#ac6785462ddb955dc6a9a79d592dd9718">shouldClusterFI</a>(MFI, BaseOp1.<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>(), Offset1, FirstOpc,</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;                           BaseOp2.<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>(), Offset2, SecondOpc);</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  }</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Offset1 &lt;= Offset2 &amp;&amp; <span class="stringliteral">&quot;Caller should have ordered offsets.&quot;</span>);</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;  <span class="keywordflow">return</span> Offset1 + 1 == Offset2;</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;}</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a8b5ade7499d54741b10d53af24ed3ff2"> 2430</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="AArch64InstrInfo_8cpp.html#a8b5ade7499d54741b10d53af24ed3ff2">AddSubReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;                                            <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;                                            <span class="keywordtype">unsigned</span> State,</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;  <span class="keywordflow">if</span> (!SubIdx)</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;    <span class="keywordflow">return</span> MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, State);</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg))</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;    <span class="keywordflow">return</span> MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, SubIdx), State);</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;  <span class="keywordflow">return</span> MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, State, SubIdx);</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;}</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;</div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a00bd5f8fc1c23cffaa56ecb4cf6443d4"> 2442</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a00bd5f8fc1c23cffaa56ecb4cf6443d4">forwardCopyWillClobberTuple</a>(<span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;                                        <span class="keywordtype">unsigned</span> NumRegs) {</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  <span class="comment">// We really want the positive remainder mod 32 here, that happens to be</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;  <span class="comment">// easily obtainable with a mask.</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;  <span class="keywordflow">return</span> ((DestReg - SrcReg) &amp; 0x1f) &lt; NumRegs;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;}</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;</div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5"> 2449</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">AArch64InstrInfo::copyPhysRegTuple</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;                                        <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc,</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;                                        <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;                                        <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Indices)<span class="keyword"> const </span>{</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register copy without NEON&quot;</span>);</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>();</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> DestEncoding = TRI-&gt;getEncodingValue(DestReg);</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> SrcEncoding = TRI-&gt;getEncodingValue(SrcReg);</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = Indices.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = 0, End = NumRegs, Incr = 1;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#a00bd5f8fc1c23cffaa56ecb4cf6443d4">forwardCopyWillClobberTuple</a>(DestEncoding, SrcEncoding, NumRegs)) {</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;    SubReg = NumRegs - 1;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;    End = -1;</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;    Incr = -1;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;  }</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;  <span class="keywordflow">for</span> (; SubReg != End; SubReg += Incr) {</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opcode));</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    <a class="code" href="AArch64InstrInfo_8cpp.html#a8b5ade7499d54741b10d53af24ed3ff2">AddSubReg</a>(MIB, DestReg, Indices[SubReg], <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, TRI);</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;    <a class="code" href="AArch64InstrInfo_8cpp.html#a8b5ade7499d54741b10d53af24ed3ff2">AddSubReg</a>(MIB, SrcReg, Indices[SubReg], 0, TRI);</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    <a class="code" href="AArch64InstrInfo_8cpp.html#a8b5ade7499d54741b10d53af24ed3ff2">AddSubReg</a>(MIB, SrcReg, Indices[SubReg], <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc), TRI);</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;  }</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;}</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;</div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35"> 2476</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">AArch64InstrInfo::copyGPRRegTuple</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;                                       <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;                                       <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> KillSrc,</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;                                       <span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> ZeroReg,</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;                                       <a class="code" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt;unsigned&gt;</a> Indices)<span class="keyword"> const </span>{</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>();</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = Indices.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> DestEncoding = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(DestReg);</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> SrcEncoding = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(SrcReg);</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestEncoding % NumRegs == 0 &amp;&amp; SrcEncoding % NumRegs == 0 &amp;&amp;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;         <span class="stringliteral">&quot;GPR reg sequences should not be able to overlap&quot;</span>);</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = 0; <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> != NumRegs; ++<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opcode));</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;    <a class="code" href="AArch64InstrInfo_8cpp.html#a8b5ade7499d54741b10d53af24ed3ff2">AddSubReg</a>(MIB, DestReg, Indices[<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>], <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, TRI);</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ZeroReg);</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;    <a class="code" href="AArch64InstrInfo_8cpp.html#a8b5ade7499d54741b10d53af24ed3ff2">AddSubReg</a>(MIB, SrcReg, Indices[SubReg], <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc), TRI);</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  }</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;}</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc"> 2501</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">AArch64InstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;                                   <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;  <span class="keywordflow">if</span> (AArch64::GPR32spRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;      (AArch64::GPR32spRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) || SrcReg == AArch64::WZR)) {</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>();</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    <span class="keywordflow">if</span> (DestReg == AArch64::WSP || SrcReg == AArch64::WSP) {</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;      <span class="comment">// If either operand is WSP, expand to ADD #0.</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;      <span class="keywordflow">if</span> (Subtarget.hasZeroCycleRegMove()) {</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;        <span class="comment">// Cyclone recognizes &quot;ADD Xd, Xn, #0&quot; as a zero-cycle register move.</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;        <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestRegX = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;            DestReg, AArch64::sub_32, &amp;AArch64::GPR64spRegClass);</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;        <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcRegX = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;            SrcReg, AArch64::sub_32, &amp;AArch64::GPR64spRegClass);</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;        <span class="comment">// This instruction is reading and writing X registers.  This may upset</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;        <span class="comment">// the register scavenger and machine verifier, so we need to indicate</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;        <span class="comment">// that we are reading an undefined value from SrcRegX, but a proper</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;        <span class="comment">// value from SrcReg.</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ADDXri), DestRegX)</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcRegX, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, 0))</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ADDWri), DestReg)</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, 0));</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;      }</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SrcReg == AArch64::WZR &amp;&amp; Subtarget.hasZeroCycleZeroingGP()) {</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::MOVZWi), DestReg)</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, 0));</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;      <span class="keywordflow">if</span> (Subtarget.hasZeroCycleRegMove()) {</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;        <span class="comment">// Cyclone recognizes &quot;ORR Xd, XZR, Xm&quot; as a zero-cycle register move.</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;        <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestRegX = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;            DestReg, AArch64::sub_32, &amp;AArch64::GPR64spRegClass);</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;        <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcRegX = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;            SrcReg, AArch64::sub_32, &amp;AArch64::GPR64spRegClass);</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;        <span class="comment">// This instruction is reading and writing X registers.  This may upset</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;        <span class="comment">// the register scavenger and machine verifier, so we need to indicate</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;        <span class="comment">// that we are reading an undefined value from SrcRegX, but a proper</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;        <span class="comment">// value from SrcReg.</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ORRXrr), DestRegX)</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::XZR)</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcRegX, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;        <span class="comment">// Otherwise, expand to ORR WZR.</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ORRWrr), DestReg)</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::WZR)</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;      }</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;    }</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;  }</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;  <span class="comment">// Copy a Predicate register by ORRing with itself.</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;  <span class="keywordflow">if</span> (AArch64::PPRRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;      AArch64::PPRRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasSVE() &amp;&amp; <span class="stringliteral">&quot;Unexpected SVE register.&quot;</span>);</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ORR_PPzPP), DestReg)</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg) <span class="comment">// Pg</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg)</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;  }</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;  <span class="comment">// Copy a Z register by ORRing with itself.</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;  <span class="keywordflow">if</span> (AArch64::ZPRRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;      AArch64::ZPRRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasSVE() &amp;&amp; <span class="stringliteral">&quot;Unexpected SVE register.&quot;</span>);</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ORR_ZZZ), DestReg)</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg)</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;  }</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;  <span class="keywordflow">if</span> (AArch64::GPR64spRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;      (AArch64::GPR64spRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) || SrcReg == AArch64::XZR)) {</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;    <span class="keywordflow">if</span> (DestReg == AArch64::SP || SrcReg == AArch64::SP) {</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;      <span class="comment">// If either operand is SP, expand to ADD #0.</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ADDXri), DestReg)</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, 0));</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SrcReg == AArch64::XZR &amp;&amp; Subtarget.hasZeroCycleZeroingGP()) {</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::MOVZXi), DestReg)</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, 0));</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;      <span class="comment">// Otherwise, expand to ORR XZR.</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ORRXrr), DestReg)</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::XZR)</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;    }</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;  }</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;  <span class="comment">// Copy a DDDD register quad by copying the individual sub-registers.</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;  <span class="keywordflow">if</span> (AArch64::DDDDRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;      AArch64::DDDDRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::dsub0, AArch64::dsub1,</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;                                       AArch64::dsub2, AArch64::dsub3};</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;    <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::ORRv8i8,</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;                     Indices);</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  }</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;  <span class="comment">// Copy a DDD register triple by copying the individual sub-registers.</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;  <span class="keywordflow">if</span> (AArch64::DDDRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;      AArch64::DDDRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::dsub0, AArch64::dsub1,</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;                                       AArch64::dsub2};</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::ORRv8i8,</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;                     Indices);</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;  }</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;  <span class="comment">// Copy a DD register pair by copying the individual sub-registers.</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  <span class="keywordflow">if</span> (AArch64::DDRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;      AArch64::DDRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::dsub0, AArch64::dsub1};</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;    <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::ORRv8i8,</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;                     Indices);</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  }</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;  <span class="comment">// Copy a QQQQ register quad by copying the individual sub-registers.</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;  <span class="keywordflow">if</span> (AArch64::QQQQRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;      AArch64::QQQQRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::qsub0, AArch64::qsub1,</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;                                       AArch64::qsub2, AArch64::qsub3};</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;    <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::ORRv16i8,</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;                     Indices);</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  }</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;  <span class="comment">// Copy a QQQ register triple by copying the individual sub-registers.</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;  <span class="keywordflow">if</span> (AArch64::QQQRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;      AArch64::QQQRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::qsub0, AArch64::qsub1,</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;                                       AArch64::qsub2};</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;    <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::ORRv16i8,</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;                     Indices);</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;  }</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;  <span class="comment">// Copy a QQ register pair by copying the individual sub-registers.</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;  <span class="keywordflow">if</span> (AArch64::QQRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;      AArch64::QQRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::qsub0, AArch64::qsub1};</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;    <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::ORRv16i8,</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;                     Indices);</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;  }</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;  <span class="keywordflow">if</span> (AArch64::XSeqPairsClassRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;      AArch64::XSeqPairsClassRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::sube64, AArch64::subo64};</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;    <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a>(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::ORRXrs,</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;                    AArch64::XZR, Indices);</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;  }</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;  <span class="keywordflow">if</span> (AArch64::WSeqPairsClassRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;      AArch64::WSeqPairsClassRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::sube32, AArch64::subo32};</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;    <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a>(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::ORRWrs,</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;                    AArch64::WZR, Indices);</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  }</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;  <span class="keywordflow">if</span> (AArch64::FPR128RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;      AArch64::FPR128RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;    <span class="keywordflow">if</span> (Subtarget.hasNEON()) {</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ORRv16i8), DestReg)</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg)</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::STRQpre))</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::SP, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::SP)</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-16);</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::LDRQpre))</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::SP, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::SP)</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(16);</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;    }</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;  }</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;  <span class="keywordflow">if</span> (AArch64::FPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;      AArch64::FPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;    <span class="keywordflow">if</span> (Subtarget.hasNEON()) {</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;      DestReg = RI.getMatchingSuperReg(DestReg, AArch64::dsub,</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;                                       &amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;      SrcReg = RI.getMatchingSuperReg(SrcReg, AArch64::dsub,</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;                                      &amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ORRv16i8), DestReg)</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg)</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::FMOVDr), DestReg)</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    }</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;  }</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;  <span class="keywordflow">if</span> (AArch64::FPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;      AArch64::FPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;    <span class="keywordflow">if</span> (Subtarget.hasNEON()) {</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;      DestReg = RI.getMatchingSuperReg(DestReg, AArch64::ssub,</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;                                       &amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;      SrcReg = RI.getMatchingSuperReg(SrcReg, AArch64::ssub,</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;                                      &amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ORRv16i8), DestReg)</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg)</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::FMOVSr), DestReg)</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;    }</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;  }</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;  <span class="keywordflow">if</span> (AArch64::FPR16RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;      AArch64::FPR16RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;    <span class="keywordflow">if</span> (Subtarget.hasNEON()) {</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;      DestReg = RI.getMatchingSuperReg(DestReg, AArch64::hsub,</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;                                       &amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;      SrcReg = RI.getMatchingSuperReg(SrcReg, AArch64::hsub,</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;                                      &amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ORRv16i8), DestReg)</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg)</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;      DestReg = RI.getMatchingSuperReg(DestReg, AArch64::hsub,</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;                                       &amp;AArch64::FPR32RegClass);</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;      SrcReg = RI.getMatchingSuperReg(SrcReg, AArch64::hsub,</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;                                      &amp;AArch64::FPR32RegClass);</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::FMOVSr), DestReg)</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;    }</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;  }</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;  <span class="keywordflow">if</span> (AArch64::FPR8RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;      AArch64::FPR8RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;    <span class="keywordflow">if</span> (Subtarget.hasNEON()) {</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;      DestReg = RI.getMatchingSuperReg(DestReg, AArch64::bsub,</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;                                       &amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;      SrcReg = RI.getMatchingSuperReg(SrcReg, AArch64::bsub,</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;                                      &amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::ORRv16i8), DestReg)</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg)</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;      DestReg = RI.getMatchingSuperReg(DestReg, AArch64::bsub,</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;                                       &amp;AArch64::FPR32RegClass);</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;      SrcReg = RI.getMatchingSuperReg(SrcReg, AArch64::bsub,</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;                                      &amp;AArch64::FPR32RegClass);</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::FMOVSr), DestReg)</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;    }</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;  }</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;  <span class="comment">// Copies between GPR64 and FPR64.</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;  <span class="keywordflow">if</span> (AArch64::FPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;      AArch64::GPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::FMOVXDr), DestReg)</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  }</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  <span class="keywordflow">if</span> (AArch64::GPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;      AArch64::FPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::FMOVDXr), DestReg)</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;  }</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;  <span class="comment">// Copies between GPR32 and FPR32.</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;  <span class="keywordflow">if</span> (AArch64::FPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;      AArch64::GPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::FMOVWSr), DestReg)</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;  }</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;  <span class="keywordflow">if</span> (AArch64::GPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;      AArch64::FPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::FMOVSWr), DestReg)</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;  }</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;  <span class="keywordflow">if</span> (DestReg == AArch64::NZCV) {</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AArch64::GPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) &amp;&amp; <span class="stringliteral">&quot;Invalid NZCV copy&quot;</span>);</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::MSR))</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AArch64SysReg::NZCV)</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::NZCV, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  }</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;  <span class="keywordflow">if</span> (SrcReg == AArch64::NZCV) {</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AArch64::GPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp; <span class="stringliteral">&quot;Invalid NZCV copy&quot;</span>);</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AArch64::MRS), DestReg)</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AArch64SysReg::NZCV)</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::NZCV, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  }</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unimplemented reg-to-reg copy&quot;</span>);</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;}</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;</div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a4562e06b3ad458d67ecebb2c1f658438"> 2821</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a4562e06b3ad458d67ecebb2c1f658438">storeRegPairToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertBefore,</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID,</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;                                    <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> IsKill,</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;                                    <span class="keywordtype">unsigned</span> SubIdx0, <span class="keywordtype">unsigned</span> SubIdx1, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;                                    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO) {</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;  <span class="keywordtype">unsigned</span> SrcReg0 = SrcReg;</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;  <span class="keywordtype">unsigned</span> SrcReg1 = SrcReg;</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(SrcReg)) {</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;    SrcReg0 = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(SrcReg, SubIdx0);</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;    SubIdx0 = 0;</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;    SrcReg1 = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(SrcReg, SubIdx1);</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;    SubIdx1 = 0;</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;  }</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertBefore, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), MCID)</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg0, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill), SubIdx0)</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg1, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill), SubIdx1)</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI)</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;}</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;</div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686"> 2844</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">AArch64InstrInfo::storeRegToStackSlot</a>(</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;    <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI);</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MF, FI);</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;      PtrInfo, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>, MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI), <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>);</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;  <span class="keywordflow">switch</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC)) {</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;    <span class="keywordflow">if</span> (AArch64::FPR8RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;      Opc = AArch64::STRBui;</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;    <span class="keywordflow">if</span> (AArch64::FPR16RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;      Opc = AArch64::STRHui;</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;    <span class="keywordflow">if</span> (AArch64::GPR32allRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;      Opc = AArch64::STRWui;</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg))</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;        MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg, &amp;AArch64::GPR32RegClass);</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg != AArch64::WSP);</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::FPR32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;      Opc = AArch64::STRSui;</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;    <span class="keywordflow">if</span> (AArch64::GPR64allRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;      Opc = AArch64::STRXui;</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg))</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;        MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg, &amp;AArch64::GPR64RegClass);</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg != AArch64::SP);</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::FPR64RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;      Opc = AArch64::STRDui;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::WSeqPairsClassRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;      <a class="code" href="AArch64InstrInfo_8cpp.html#a4562e06b3ad458d67ecebb2c1f658438">storeRegPairToStackSlot</a>(<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>(), MBB, MBBI,</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;                              <span class="keyword">get</span>(AArch64::STPWi), SrcReg, isKill,</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;                              AArch64::sube32, AArch64::subo32, FI, MMO);</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;    }</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;    <span class="keywordflow">if</span> (AArch64::FPR128RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;      Opc = AArch64::STRQui;</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::DDRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without NEON&quot;</span>);</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;      Opc = AArch64::ST1Twov1d;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;      Offset = <span class="keyword">false</span>;</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::XSeqPairsClassRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;      <a class="code" href="AArch64InstrInfo_8cpp.html#a4562e06b3ad458d67ecebb2c1f658438">storeRegPairToStackSlot</a>(<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>(), MBB, MBBI,</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;                              <span class="keyword">get</span>(AArch64::STPXi), SrcReg, isKill,</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;                              AArch64::sube64, AArch64::subo64, FI, MMO);</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;    }</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;  <span class="keywordflow">case</span> 24:</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;    <span class="keywordflow">if</span> (AArch64::DDDRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without NEON&quot;</span>);</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;      Opc = AArch64::ST1Threev1d;</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;      Offset = <span class="keyword">false</span>;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;    }</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;    <span class="keywordflow">if</span> (AArch64::DDDDRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without NEON&quot;</span>);</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;      Opc = AArch64::ST1Fourv1d;</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;      Offset = <span class="keyword">false</span>;</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::QQRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without NEON&quot;</span>);</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;      Opc = AArch64::ST1Twov2d;</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;      Offset = <span class="keyword">false</span>;</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;    }</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;  <span class="keywordflow">case</span> 48:</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;    <span class="keywordflow">if</span> (AArch64::QQQRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without NEON&quot;</span>);</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;      Opc = AArch64::ST1Threev2d;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;      Offset = <span class="keyword">false</span>;</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;    }</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;    <span class="keywordflow">if</span> (AArch64::QQQQRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without NEON&quot;</span>);</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;      Opc = AArch64::ST1Fourv2d;</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;      Offset = <span class="keyword">false</span>;</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;    }</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;  }</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;  <span class="keywordtype">unsigned</span> StackID = <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85">TargetStackID::Default</a>;</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;  <span class="keywordflow">if</span> (AArch64::PPRRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasSVE() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without SVE&quot;</span>);</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;    Opc = AArch64::STR_PXI;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;    StackID = <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2fe30acf2b843b8e01313d2b6da330b">TargetStackID::SVEVector</a>;</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::ZPRRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasSVE() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without SVE&quot;</span>);</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;    Opc = AArch64::STR_ZXI;</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;    StackID = <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2fe30acf2b843b8e01313d2b6da330b">TargetStackID::SVEVector</a>;</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;  }</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; <span class="stringliteral">&quot;Unknown register class&quot;</span>);</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;  MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a6ba514594eb802f087046edbe201f8f4">setStackID</a>(FI, StackID);</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(Opc))</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;                                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill))</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;                                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI);</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;  <span class="keywordflow">if</span> (Offset)</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;}</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;</div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aedf04d923bd1581ccf5ad9db091ea9ee"> 2961</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64InstrInfo_8cpp.html#aedf04d923bd1581ccf5ad9db091ea9ee">loadRegPairFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertBefore,</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID,</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;                                     <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx0,</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;                                     <span class="keywordtype">unsigned</span> SubIdx1, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;                                     <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO) {</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;  <span class="keywordtype">unsigned</span> DestReg0 = DestReg;</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;  <span class="keywordtype">unsigned</span> DestReg1 = DestReg;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;  <span class="keywordtype">bool</span> IsUndef = <span class="keyword">true</span>;</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(DestReg)) {</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;    DestReg0 = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(DestReg, SubIdx0);</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;    SubIdx0 = 0;</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;    DestReg1 = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(DestReg, SubIdx1);</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;    SubIdx1 = 0;</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;    IsUndef = <span class="keyword">false</span>;</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;  }</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertBefore, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), MCID)</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(IsUndef), SubIdx0)</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg1, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(IsUndef), SubIdx1)</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI)</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;}</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;</div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f"> 2986</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">AArch64InstrInfo::loadRegFromStackSlot</a>(</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;    <span class="keywordtype">int</span> FI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI);</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MF, FI);</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;      PtrInfo, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>, MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI), <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>);</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;  <span class="keywordflow">switch</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC)) {</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;    <span class="keywordflow">if</span> (AArch64::FPR8RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;      Opc = AArch64::LDRBui;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;    <span class="keywordflow">if</span> (AArch64::FPR16RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;      Opc = AArch64::LDRHui;</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;    <span class="keywordflow">if</span> (AArch64::GPR32allRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;      Opc = AArch64::LDRWui;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DestReg))</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;        MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DestReg, &amp;AArch64::GPR32RegClass);</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestReg != AArch64::WSP);</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::FPR32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;      Opc = AArch64::LDRSui;</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;    <span class="keywordflow">if</span> (AArch64::GPR64allRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;      Opc = AArch64::LDRXui;</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DestReg))</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;        MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DestReg, &amp;AArch64::GPR64RegClass);</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestReg != AArch64::SP);</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::FPR64RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;      Opc = AArch64::LDRDui;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::WSeqPairsClassRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;      <a class="code" href="AArch64InstrInfo_8cpp.html#aedf04d923bd1581ccf5ad9db091ea9ee">loadRegPairFromStackSlot</a>(<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>(), MBB, MBBI,</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;                               <span class="keyword">get</span>(AArch64::LDPWi), DestReg, AArch64::sube32,</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;                               AArch64::subo32, FI, MMO);</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;    }</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;    <span class="keywordflow">if</span> (AArch64::FPR128RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;      Opc = AArch64::LDRQui;</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::DDRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without NEON&quot;</span>);</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;      Opc = AArch64::LD1Twov1d;</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;      Offset = <span class="keyword">false</span>;</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::XSeqPairsClassRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;      <a class="code" href="AArch64InstrInfo_8cpp.html#aedf04d923bd1581ccf5ad9db091ea9ee">loadRegPairFromStackSlot</a>(<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>(), MBB, MBBI,</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;                               <span class="keyword">get</span>(AArch64::LDPXi), DestReg, AArch64::sube64,</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;                               AArch64::subo64, FI, MMO);</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;    }</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;  <span class="keywordflow">case</span> 24:</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;    <span class="keywordflow">if</span> (AArch64::DDDRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without NEON&quot;</span>);</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;      Opc = AArch64::LD1Threev1d;</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;      Offset = <span class="keyword">false</span>;</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;    }</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;    <span class="keywordflow">if</span> (AArch64::DDDDRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without NEON&quot;</span>);</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;      Opc = AArch64::LD1Fourv1d;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;      Offset = <span class="keyword">false</span>;</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::QQRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without NEON&quot;</span>);</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;      Opc = AArch64::LD1Twov2d;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;      Offset = <span class="keyword">false</span>;</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;    }</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;  <span class="keywordflow">case</span> 48:</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;    <span class="keywordflow">if</span> (AArch64::QQQRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without NEON&quot;</span>);</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;      Opc = AArch64::LD1Threev2d;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;      Offset = <span class="keyword">false</span>;</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;    }</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;    <span class="keywordflow">if</span> (AArch64::QQQQRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasNEON() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without NEON&quot;</span>);</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;      Opc = AArch64::LD1Fourv2d;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;      Offset = <span class="keyword">false</span>;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;    }</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;  }</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;  <span class="keywordtype">unsigned</span> StackID = <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85">TargetStackID::Default</a>;</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;  <span class="keywordflow">if</span> (AArch64::PPRRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasSVE() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without SVE&quot;</span>);</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;    Opc = AArch64::LDR_PXI;</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;    StackID = <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2fe30acf2b843b8e01313d2b6da330b">TargetStackID::SVEVector</a>;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::ZPRRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasSVE() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without SVE&quot;</span>);</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;    Opc = AArch64::LDR_ZXI;</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;    StackID = <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2fe30acf2b843b8e01313d2b6da330b">TargetStackID::SVEVector</a>;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;  }</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; <span class="stringliteral">&quot;Unknown register class&quot;</span>);</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;  MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a6ba514594eb802f087046edbe201f8f4">setStackID</a>(FI, StackID);</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(Opc))</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;                                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(<span class="keyword">true</span>))</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;                                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI);</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;  <span class="keywordflow">if</span> (Offset)</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;}</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment">// Helper function to emit a frame offset adjustment from a given</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment">// pointer (SrcReg), stored into DestReg. This function is explicit</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment">// in that it requires the opcode.</span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ad8f6bdeaf8e0136f41990a32417ee321"> 3106</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64InstrInfo_8cpp.html#ad8f6bdeaf8e0136f41990a32417ee321">emitFrameOffsetAdj</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;                               <span class="keywordtype">unsigned</span> SrcReg, int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>, <span class="keywordtype">bool</span> NeedsWinCFI,</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;                               <span class="keywordtype">bool</span> *HasWinCFI) {</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;  <span class="keywordtype">int</span> Sign = 1;</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;  <span class="keywordtype">unsigned</span> MaxEncoding, ShiftSize;</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXri:</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXri:</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXri:</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXri:</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;    MaxEncoding = 0xfff;</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;    ShiftSize = 12;</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDVL_XXI:</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDPL_XXI:</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;    MaxEncoding = 31;</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;    ShiftSize = 0;</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;    <span class="keywordflow">if</span> (Offset &lt; 0) {</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;      MaxEncoding = 32;</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;      Sign = -1;</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;      Offset = -<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;    }</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported opcode&quot;</span>);</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;  }</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;  <span class="comment">// FIXME: If the offset won&#39;t fit in 24-bits, compute the offset into a</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;  <span class="comment">// scratch register.  If DestReg is a virtual register, use it as the</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;  <span class="comment">// scratch register; otherwise, create a new virtual register (to be</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;  <span class="comment">// replaced by the scavenger at the end of PEI).  That case can be optimized</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;  <span class="comment">// slightly if DestReg is SP which is always 16-byte aligned, so the scratch</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;  <span class="comment">// register can be loaded with offset%8 and the add/sub can use an extending</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;  <span class="comment">// instruction with LSL#3.</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;  <span class="comment">// Currently the function handles any offsets but generates a poor sequence</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;  <span class="comment">// of code.</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;  <span class="comment">//  assert(Offset &lt; (1 &lt;&lt; 24) &amp;&amp; &quot;unimplemented reg plus immediate&quot;);</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxEncodableValue = MaxEncoding &lt;&lt; ShiftSize;</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;    uint64_t ThisVal = std::min&lt;uint64_t&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, MaxEncodableValue);</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;    <span class="keywordtype">unsigned</span> LocalShiftSize = 0;</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;    <span class="keywordflow">if</span> (ThisVal &gt; MaxEncoding) {</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;      ThisVal = ThisVal &gt;&gt; ShiftSize;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;      LocalShiftSize = ShiftSize;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;    }</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((ThisVal &gt;&gt; ShiftSize) &lt;= MaxEncoding &amp;&amp;</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;           <span class="stringliteral">&quot;Encoding cannot handle value that big&quot;</span>);</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;    <span class="keyword">auto</span> MBI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opc), DestReg)</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;                   .addReg(SrcReg)</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;                   .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Sign * (<span class="keywordtype">int</span>)ThisVal);</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;    <span class="keywordflow">if</span> (ShiftSize)</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;      MBI = MBI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;          <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, LocalShiftSize));</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;    MBI = MBI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a49f174e0e7941fe7dad04d4f948a2d63">setMIFlag</a>(Flag);</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;    <span class="keywordflow">if</span> (NeedsWinCFI) {</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Sign == 1 &amp;&amp; <span class="stringliteral">&quot;SEH directives should always have a positive sign&quot;</span>);</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;      <span class="keywordtype">int</span> Imm = (int)(ThisVal &lt;&lt; LocalShiftSize);</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;      <span class="keywordflow">if</span> ((DestReg == AArch64::FP &amp;&amp; SrcReg == AArch64::SP) ||</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;          (SrcReg == AArch64::FP &amp;&amp; DestReg == AArch64::SP)) {</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;        <span class="keywordflow">if</span> (HasWinCFI)</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;          *HasWinCFI = <span class="keyword">true</span>;</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;        <span class="keywordflow">if</span> (Imm == 0)</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::SEH_SetFP)).setMIFlag(Flag);</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::SEH_AddFP))</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;              .addImm(Imm)</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a49f174e0e7941fe7dad04d4f948a2d63">setMIFlag</a>(Flag);</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Offset - Imm) == 0 &amp;&amp; <span class="stringliteral">&quot;Expected remaining offset to be zero to &quot;</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;                                      <span class="stringliteral">&quot;emit a single SEH directive&quot;</span>);</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DestReg == AArch64::SP) {</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;        <span class="keywordflow">if</span> (HasWinCFI)</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;          *HasWinCFI = <span class="keyword">true</span>;</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg == AArch64::SP &amp;&amp; <span class="stringliteral">&quot;Unexpected SrcReg for SEH_StackAlloc&quot;</span>);</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::SEH_StackAlloc))</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;            .addImm(Imm)</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a49f174e0e7941fe7dad04d4f948a2d63">setMIFlag</a>(Flag);</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;      }</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;      <span class="keywordflow">if</span> (HasWinCFI)</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;        *HasWinCFI = <span class="keyword">true</span>;</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;    }</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;    SrcReg = DestReg;</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;    Offset -= ThisVal &lt;&lt; LocalShiftSize;</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;  } <span class="keywordflow">while</span> (Offset);</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;}</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;</div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="namespacellvm.html#a7ca18378642f2bd46b5701a0cef0b3cc"> 3198</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a7ca18378642f2bd46b5701a0cef0b3cc">llvm::emitFrameOffset</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;                           <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;                           <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>, <span class="keywordtype">bool</span> SetNZCV,</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;                           <span class="keywordtype">bool</span> NeedsWinCFI, <span class="keywordtype">bool</span> *HasWinCFI) {</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;  int64_t Bytes, NumPredicateVectors, NumDataVectors;</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;  Offset.<a class="code" href="classllvm_1_1StackOffset.html#a3b8965d0db712fa40b2e1aa6d5c11a6a">getForFrameOffset</a>(Bytes, NumPredicateVectors, NumDataVectors);</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;  <span class="comment">// First emit non-scalable frame offsets, or a simple &#39;mov&#39;.</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;  <span class="keywordflow">if</span> (Bytes || (!Offset &amp;&amp; SrcReg != DestReg)) {</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((DestReg != AArch64::SP || Bytes % 16 == 0) &amp;&amp;</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;           <span class="stringliteral">&quot;SP increment/decrement not 16-byte aligned&quot;</span>);</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;    <span class="keywordtype">unsigned</span> Opc = SetNZCV ? AArch64::ADDSXri : AArch64::ADDXri;</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;    <span class="keywordflow">if</span> (Bytes &lt; 0) {</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;      Bytes = -Bytes;</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;      Opc = SetNZCV ? AArch64::SUBSXri : AArch64::SUBXri;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;    }</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;    <a class="code" href="AArch64InstrInfo_8cpp.html#ad8f6bdeaf8e0136f41990a32417ee321">emitFrameOffsetAdj</a>(MBB, MBBI, DL, DestReg, SrcReg, Bytes, Opc, TII, Flag,</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;                       NeedsWinCFI, HasWinCFI);</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;    SrcReg = DestReg;</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;  }</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(SetNZCV &amp;&amp; (NumPredicateVectors || NumDataVectors)) &amp;&amp;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;         <span class="stringliteral">&quot;SetNZCV not supported with SVE vectors&quot;</span>);</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(NeedsWinCFI &amp;&amp; (NumPredicateVectors || NumDataVectors)) &amp;&amp;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;         <span class="stringliteral">&quot;WinCFI not supported with SVE vectors&quot;</span>);</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;  <span class="keywordflow">if</span> (NumDataVectors) {</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;    <a class="code" href="AArch64InstrInfo_8cpp.html#ad8f6bdeaf8e0136f41990a32417ee321">emitFrameOffsetAdj</a>(MBB, MBBI, DL, DestReg, SrcReg, NumDataVectors,</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;                       AArch64::ADDVL_XXI, TII, Flag, NeedsWinCFI, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;    SrcReg = DestReg;</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;  }</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;  <span class="keywordflow">if</span> (NumPredicateVectors) {</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestReg != AArch64::SP &amp;&amp; <span class="stringliteral">&quot;Unaligned access to SP&quot;</span>);</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;    <a class="code" href="AArch64InstrInfo_8cpp.html#ad8f6bdeaf8e0136f41990a32417ee321">emitFrameOffsetAdj</a>(MBB, MBBI, DL, DestReg, SrcReg, NumPredicateVectors,</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;                       AArch64::ADDPL_XXI, TII, Flag, NeedsWinCFI, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;  }</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;}</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;</div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5"> 3239</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">AArch64InstrInfo::foldMemoryOperandImpl</a>(</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;    <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS, <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM)<span class="keyword"> const </span>{</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;  <span class="comment">// This is a bit of a hack. Consider this instruction:</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;  <span class="comment">//   %0 = COPY %sp; GPR64all:%0</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;  <span class="comment">// We explicitly chose GPR64all for the virtual register so such a copy might</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  <span class="comment">// be eliminated by RegisterCoalescer. However, that may not be possible, and</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;  <span class="comment">// %0 may even spill. We can&#39;t spill %sp, and since it is in the GPR64all</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  <span class="comment">// register class, TargetInstrInfo::foldMemoryOperand() is going to try.</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;  <span class="comment">// To prevent that, we are going to constrain the %0 register class here.</span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  <span class="comment">// &lt;rdar://problem/11522048&gt;</span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a6ee45760c97bf2dda6bee91508e6946e">isFullCopy</a>()) {</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;    <span class="keywordflow">if</span> (SrcReg == AArch64::SP &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DstReg)) {</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DstReg, &amp;AArch64::GPR64RegClass);</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;    }</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;    <span class="keywordflow">if</span> (DstReg == AArch64::SP &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg)) {</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg, &amp;AArch64::GPR64RegClass);</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;    }</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;  }</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;  <span class="comment">// Handle the case where a copy is being spilled or filled but the source</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;  <span class="comment">// and destination register class don&#39;t match.  For example:</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;  <span class="comment">//   %0 = COPY %xzr; GPR64common:%0</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;  <span class="comment">// In this case we can still safely fold away the COPY and generate the</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;  <span class="comment">// following spill code:</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;  <span class="comment">//   STRXui %xzr, %stack.0</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;  <span class="comment">// This also eliminates spilled cross register class COPYs (e.g. between x and</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;  <span class="comment">// d regs) of the same size.  For example:</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;  <span class="comment">//   %0 = COPY %1; GPR64:%0, FPR64:%1</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;  <span class="comment">// will be filled as</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;  <span class="comment">//   LDRDui %0, fi&lt;#0&gt;</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;  <span class="comment">// instead of</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;  <span class="comment">//   LDRXui %Temp, fi&lt;#0&gt;</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;  <span class="comment">//   %0 = FMOV %Temp</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>() &amp;&amp; Ops.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1 &amp;&amp;</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;      <span class="comment">// Make sure we&#39;re only folding the explicit COPY defs/uses.</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;      (Ops[0] == 0 || Ops[0] == 1)) {</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;    <span class="keywordtype">bool</span> IsSpill = Ops[0] == 0;</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;    <span class="keywordtype">bool</span> IsFill = !IsSpill;</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;DstMO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SrcMO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = DstMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = SrcMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;    <span class="comment">// This is slightly expensive to compute for physical regs since</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;    <span class="comment">// getMinimalPhysRegClass is slow.</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;    <span class="keyword">auto</span> <a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a> = [&amp;](<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) ? MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;                                              : TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">getMinimalPhysRegClass</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;    };</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;    <span class="keywordflow">if</span> (DstMO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp; SrcMO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0) {</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*<a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(DstReg)) ==</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;                 TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*<a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(SrcReg)) &amp;&amp;</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;             <span class="stringliteral">&quot;Mismatched register size in non subreg COPY&quot;</span>);</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;      <span class="keywordflow">if</span> (IsSpill)</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;        <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">storeRegToStackSlot</a>(MBB, InsertPt, SrcReg, SrcMO.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;                            <a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(SrcReg), &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;        <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">loadRegFromStackSlot</a>(MBB, InsertPt, DstReg, FrameIndex,</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;                             <a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(DstReg), &amp;TRI);</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;      <span class="keywordflow">return</span> &amp;*--InsertPt;</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;    }</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;    <span class="comment">// Handle cases like spilling def of:</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;    <span class="comment">//   %0:sub_32&lt;def,read-undef&gt; = COPY %wzr; GPR64common:%0</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;    <span class="comment">// where the physical register source can be widened and stored to the full</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;    <span class="comment">// virtual reg destination stack slot, in this case producing:</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;    <span class="comment">//   STRXui %xzr, %stack.0</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;    <span class="keywordflow">if</span> (IsSpill &amp;&amp; DstMO.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(SrcReg)) {</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcMO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;             <span class="stringliteral">&quot;Unexpected subreg on physical register&quot;</span>);</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SpillRC;</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;      <span class="keywordtype">unsigned</span> SpillSubreg;</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;      <span class="keywordflow">switch</span> (DstMO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()) {</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;        SpillRC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;      <span class="keywordflow">case</span> AArch64::sub_32:</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;      <span class="keywordflow">case</span> AArch64::ssub:</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;        <span class="keywordflow">if</span> (AArch64::GPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;          SpillRC = &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;          SpillSubreg = AArch64::sub_32;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::FPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;          SpillRC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;          SpillSubreg = AArch64::ssub;</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;        } <span class="keywordflow">else</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;          SpillRC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;      <span class="keywordflow">case</span> AArch64::dsub:</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;        <span class="keywordflow">if</span> (AArch64::FPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;          SpillRC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;          SpillSubreg = AArch64::dsub;</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;        } <span class="keywordflow">else</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;          SpillRC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;      }</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;      <span class="keywordflow">if</span> (SpillRC)</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;        <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> WidenedSrcReg =</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;                TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(SrcReg, SpillSubreg, SpillRC)) {</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;          <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">storeRegToStackSlot</a>(MBB, InsertPt, WidenedSrcReg, SrcMO.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(),</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;                              <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, SpillRC, &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;          <span class="keywordflow">return</span> &amp;*--InsertPt;</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;        }</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;    }</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;    <span class="comment">// Handle cases like filling use of:</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;    <span class="comment">//   %0:sub_32&lt;def,read-undef&gt; = COPY %1; GPR64:%0, GPR32:%1</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;    <span class="comment">// where we can load the full virtual reg source stack slot, into the subreg</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;    <span class="comment">// destination, in this case producing:</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;    <span class="comment">//   LDRWui %0:sub_32&lt;def,read-undef&gt;, %stack.0</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;    <span class="keywordflow">if</span> (IsFill &amp;&amp; SrcMO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp; DstMO.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>()) {</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *FillRC;</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;      <span class="keywordflow">switch</span> (DstMO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()) {</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;        FillRC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;      <span class="keywordflow">case</span> AArch64::sub_32:</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;        FillRC = &amp;AArch64::GPR32RegClass;</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;      <span class="keywordflow">case</span> AArch64::ssub:</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;        FillRC = &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;      <span class="keywordflow">case</span> AArch64::dsub:</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;        FillRC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;      }</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;      <span class="keywordflow">if</span> (FillRC) {</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*<a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(SrcReg)) ==</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;                   TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*FillRC) &amp;&amp;</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;               <span class="stringliteral">&quot;Mismatched regclass size on folded subreg COPY&quot;</span>);</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;        <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">loadRegFromStackSlot</a>(MBB, InsertPt, DstReg, FrameIndex, FillRC, &amp;TRI);</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI = *--InsertPt;</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LoadDst = LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LoadDst.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp; <span class="stringliteral">&quot;unexpected subreg on fill load&quot;</span>);</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;        LoadDst.<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(DstMO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;        LoadDst.<a class="code" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>();</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;        <span class="keywordflow">return</span> &amp;LoadMI;</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;      }</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;    }</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;  }</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;  <span class="comment">// Cannot fold.</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;}</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;</div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#abe89250fffcbc54d26096d4756e640f1"> 3417</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#abe89250fffcbc54d26096d4756e640f1">isSVEScaledImmInstruction</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;  <span class="keywordflow">case</span> AArch64::LDR_ZXI:</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;  <span class="keywordflow">case</span> AArch64::STR_ZXI:</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;  <span class="keywordflow">case</span> AArch64::LDR_PXI:</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;  <span class="keywordflow">case</span> AArch64::STR_PXI:</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;  }</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;}</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;</div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="namespacellvm.html#a18dec717578f39bfcff50e325c2d27c5"> 3429</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#a18dec717578f39bfcff50e325c2d27c5">llvm::isAArch64FrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;                                    <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;SOffset,</div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;                                    <span class="keywordtype">bool</span> *OutUseUnscaledOp,</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;                                    <span class="keywordtype">unsigned</span> *OutUnscaledOp,</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;                                    int64_t *EmittableOffset) {</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;  <span class="comment">// Set output values in case of early exit.</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;  <span class="keywordflow">if</span> (EmittableOffset)</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;    *EmittableOffset = 0;</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;  <span class="keywordflow">if</span> (OutUseUnscaledOp)</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;    *OutUseUnscaledOp = <span class="keyword">false</span>;</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;  <span class="keywordflow">if</span> (OutUnscaledOp)</div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;    *OutUnscaledOp = 0;</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;  <span class="comment">// Exit early for structured vector spills/fills as they can&#39;t take an</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;  <span class="comment">// immediate offset.</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1Twov2d:</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1Threev2d:</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1Fourv2d:</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1Twov1d:</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1Threev1d:</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1Fourv1d:</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1Twov2d:</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1Threev2d:</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1Fourv2d:</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1Twov1d:</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1Threev1d:</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1Fourv1d:</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;  <span class="keywordflow">case</span> AArch64::IRG:</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;  <span class="keywordflow">case</span> AArch64::IRGstack:</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">AArch64FrameOffsetCannotUpdate</a>;</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;  }</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;  <span class="comment">// Get the min/max offset and the scale.</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;  <span class="keywordtype">unsigned</span> Scale, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;  int64_t MinOff, MaxOff;</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">AArch64InstrInfo::getMemOpInfo</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), Scale, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, MinOff,</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;                                      MaxOff))</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled opcode in isAArch64FrameOffsetLegal&quot;</span>);</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;  <span class="comment">// Construct the complete offset.</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;  <span class="keywordtype">bool</span> IsMulVL = <a class="code" href="AArch64InstrInfo_8cpp.html#abe89250fffcbc54d26096d4756e640f1">isSVEScaledImmInstruction</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> =</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;      IsMulVL ? (SOffset.<a class="code" href="classllvm_1_1StackOffset.html#a6b50ee86b7a5abdd5a41e29334a5b849">getScalableBytes</a>()) : (SOffset.<a class="code" href="classllvm_1_1StackOffset.html#a578ca3b0cd0271deaa68c6967e52ecfb">getBytes</a>());</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImmOpnd =</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">AArch64InstrInfo::getLoadStoreImmIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()));</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;  Offset += ImmOpnd.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() * Scale;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;  <span class="comment">// If the offset doesn&#39;t match the scale, we rewrite the instruction to</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;  <span class="comment">// use the unscaled instruction instead. Likewise, if we have a negative</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;  <span class="comment">// offset and there is an unscaled op to use.</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> UnscaledOp =</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;      <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">AArch64InstrInfo::getUnscaledLdSt</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;  <span class="keywordtype">bool</span> useUnscaledOp = UnscaledOp &amp;&amp; (Offset % Scale || Offset &lt; 0);</div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;  <span class="keywordflow">if</span> (useUnscaledOp &amp;&amp;</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;      !<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">AArch64InstrInfo::getMemOpInfo</a>(*UnscaledOp, Scale, Width, MinOff, MaxOff))</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled opcode in isAArch64FrameOffsetLegal&quot;</span>);</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;  int64_t Remainder = Offset % Scale;</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(Remainder &amp;&amp; useUnscaledOp) &amp;&amp;</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;         <span class="stringliteral">&quot;Cannot have remainder when using unscaled op&quot;</span>);</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;</div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MinOff &lt; MaxOff &amp;&amp; <span class="stringliteral">&quot;Unexpected Min/Max offsets&quot;</span>);</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;  int64_t NewOffset = Offset / Scale;</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;  <span class="keywordflow">if</span> (MinOff &lt;= NewOffset &amp;&amp; NewOffset &lt;= MaxOff)</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;    Offset = Remainder;</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;    NewOffset = NewOffset &lt; 0 ? MinOff : MaxOff;</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;    Offset = Offset - NewOffset * Scale + Remainder;</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;  }</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;  <span class="keywordflow">if</span> (EmittableOffset)</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;    *EmittableOffset = NewOffset;</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;  <span class="keywordflow">if</span> (OutUseUnscaledOp)</div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;    *OutUseUnscaledOp = useUnscaledOp;</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;  <span class="keywordflow">if</span> (OutUnscaledOp &amp;&amp; UnscaledOp)</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;    *OutUnscaledOp = *UnscaledOp;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;  <span class="keywordflow">if</span> (IsMulVL)</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;    SOffset = <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a>(Offset, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bb04bbf84b44ae5c52a1a933ba97ac4">MVT::nxv1i8</a>) +</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;              <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a>(SOffset.<a class="code" href="classllvm_1_1StackOffset.html#a578ca3b0cd0271deaa68c6967e52ecfb">getBytes</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>);</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;    SOffset = <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a>(Offset, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>) +</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;              <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a>(SOffset.<a class="code" href="classllvm_1_1StackOffset.html#a6b50ee86b7a5abdd5a41e29334a5b849">getScalableBytes</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bb04bbf84b44ae5c52a1a933ba97ac4">MVT::nxv1i8</a>);</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">AArch64FrameOffsetCanUpdate</a> |</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;         (SOffset ? 0 : <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">AArch64FrameOffsetIsLegal</a>);</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;}</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;</div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbe69ef233b07b4362366dcfc380abca"> 3520</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#acbe69ef233b07b4362366dcfc380abca">llvm::rewriteAArch64FrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> FrameRegIdx,</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;                                    <span class="keywordtype">unsigned</span> FrameReg, <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;  <span class="keywordtype">unsigned</span> ImmIdx = FrameRegIdx + 1;</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;  <span class="keywordflow">if</span> (Opcode == AArch64::ADDSXri || Opcode == AArch64::ADDXri) {</div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;    Offset += <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ImmIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>);</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;    <a class="code" href="namespacellvm.html#a7ca18378642f2bd46b5701a0cef0b3cc">emitFrameOffset</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;                    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), FrameReg, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;                    <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>, (Opcode == AArch64::ADDSXri));</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;    Offset = <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a>();</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;  }</div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;</div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;  int64_t NewOffset;</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;  <span class="keywordtype">unsigned</span> UnscaledOp;</div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;  <span class="keywordtype">bool</span> UseUnscaledOp;</div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="structStatus.html">Status</a> = <a class="code" href="namespacellvm.html#a18dec717578f39bfcff50e325c2d27c5">isAArch64FrameOffsetLegal</a>(MI, Offset, &amp;UseUnscaledOp,</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;                                         &amp;UnscaledOp, &amp;NewOffset);</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;  <span class="keywordflow">if</span> (Status &amp; <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">AArch64FrameOffsetCanUpdate</a>) {</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;    <span class="keywordflow">if</span> (Status &amp; <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">AArch64FrameOffsetIsLegal</a>)</div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;      <span class="comment">// Replace the FrameIndex with FrameReg.</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FrameRegIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(FrameReg, <span class="keyword">false</span>);</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;    <span class="keywordflow">if</span> (UseUnscaledOp)</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(UnscaledOp));</div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ImmIdx).<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(NewOffset);</div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;  }</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;}</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;</div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a6ded0a85b004be3aabc164799210a125"> 3555</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a6ded0a85b004be3aabc164799210a125">AArch64InstrInfo::getNoop</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst)<span class="keyword"> const </span>{</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;  NopInst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(AArch64::HINT);</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;  NopInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0));</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;}</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">// AArch64 supports MachineCombiner.</span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e"> 3561</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">AArch64InstrInfo::useMachineCombiner</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment">// True when Opc sets flag</span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a31643f4a8497b19fbc2891b312eb7c2d"> 3564</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a31643f4a8497b19fbc2891b312eb7c2d">isCombineInstrSettingFlag</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrr:</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWri:</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrr:</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXri:</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrr:</div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrr:</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;  <span class="comment">// Note: MSUB Wd,Wn,Wm,Wi -&gt; Wd = Wi - WnxWm, not Wd=WnxWm - Wi.</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWri:</div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXri:</div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;  }</div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;}</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;</div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment">// 32b Opcodes that can be combined with a MUL</span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aac1b3c004a879852010caa15e70109e0"> 3583</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#aac1b3c004a879852010caa15e70109e0">isCombineInstrCandidate32</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWrr:</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWri:</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrr:</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrr:</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWri:</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrr:</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;  <span class="comment">// Note: MSUB Wd,Wn,Wm,Wi -&gt; Wd = Wi - WnxWm, not Wd=WnxWm - Wi.</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWri:</div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWri:</div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;  }</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;}</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="comment">// 64b Opcodes that can be combined with a MUL</span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a10faaea75a2dba1bf0bbdd2daeb7b953"> 3602</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a10faaea75a2dba1bf0bbdd2daeb7b953">isCombineInstrCandidate64</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrr:</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXri:</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrr:</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrr:</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXri:</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrr:</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;  <span class="comment">// Note: MSUB Wd,Wn,Wm,Wi -&gt; Wd = Wi - WnxWm, not Wd=WnxWm - Wi.</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXri:</div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXri:</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDv8i8:</div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDv16i8:</div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDv4i16:</div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDv8i16:</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDv2i32:</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDv4i32:</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBv8i8:</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBv16i8:</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBv4i16:</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBv8i16:</div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBv2i32:</div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBv4i32:</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;  }</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;}</div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment">// FP Opcodes that can be combined with a FMUL</span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a89fae3db628b477b713990d7a58732ea"> 3633</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a89fae3db628b477b713990d7a58732ea">isCombineInstrCandidateFP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) {</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDHrr:</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDSrr:</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDDrr:</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv4f16:</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv8f16:</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv2f32:</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv2f64:</div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv4f32:</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBHrr:</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBSrr:</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBDrr:</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBv4f16:</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBv8f16:</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBv2f32:</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBv2f64:</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBv4f32:</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;    <a class="code" href="classllvm_1_1TargetOptions.html">TargetOptions</a> Options = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>;</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;    <span class="keywordflow">return</span> (Options.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a> ||</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;            Options.<a class="code" href="classllvm_1_1TargetOptions.html#affeb69a55c900f2d333c385955676931">AllowFPOpFusion</a> == <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce">FPOpFusion::Fast</a>);</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;  }</div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;}</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="comment">// Opcodes that can be combined with a MUL</span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae0c83ea77a8a90f821157e321ff1ad5b"> 3661</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#ae0c83ea77a8a90f821157e321ff1ad5b">isCombineInstrCandidate</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#aac1b3c004a879852010caa15e70109e0">isCombineInstrCandidate32</a>(Opc) || <a class="code" href="AArch64InstrInfo_8cpp.html#a10faaea75a2dba1bf0bbdd2daeb7b953">isCombineInstrCandidate64</a>(Opc));</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;}</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment">// Utility routine that checks if \param MO is defined by an</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment">// \param CombineOpc instruction in the basic block \param MBB</span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a8a77823ca1d474b22f9b923674749a14"> 3668</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a8a77823ca1d474b22f9b923674749a14">canCombine</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;                       <span class="keywordtype">unsigned</span> CombineOpc, <span class="keywordtype">unsigned</span> ZeroReg = 0,</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;                       <span class="keywordtype">bool</span> CheckZeroReg = <span class="keyword">false</span>) {</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;    MI = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;  <span class="comment">// And it needs to be in the trace (otherwise, it won&#39;t have a depth).</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;  <span class="keywordflow">if</span> (!MI || MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() != &amp;MBB || (<a class="code" href="classunsigned.html">unsigned</a>)MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != CombineOpc)</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;  <span class="comment">// Must only used by the user we combine with.</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;  <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;  <span class="keywordflow">if</span> (CheckZeroReg) {</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 4 &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;           MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;           MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;MAdd/MSub must have a least 4 regs&quot;</span>);</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;    <span class="comment">// The third input reg must be zero.</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != ZeroReg)</div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;  }</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;}</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment">// Is \param MO defined by an integer multiply and can be combined?</span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c"> 3697</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;                              <span class="keywordtype">unsigned</span> MulOpc, <span class="keywordtype">unsigned</span> ZeroReg) {</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a8a77823ca1d474b22f9b923674749a14">canCombine</a>(MBB, MO, MulOpc, ZeroReg, <span class="keyword">true</span>);</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;}</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="comment">// Is \param MO defined by a floating-point multiply and can be combined?</span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113"> 3704</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;                               <span class="keywordtype">unsigned</span> MulOpc) {</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a8a77823ca1d474b22f9b923674749a14">canCombine</a>(MBB, MO, MulOpc);</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;}</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="comment">// TODO: There are many more machine instruction opcodes to match:</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment">//       1. Other data types (integer, vectors)</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="comment">//       2. Other math / logic operations (xor, or)</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="comment">//       3. Other forms of the same operation (intrinsics and other variants)</span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd"> 3713</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd">AArch64InstrInfo::isAssociativeAndCommutative</a>(</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDDrr:</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDSrr:</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv2f32:</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv2f64:</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv4f32:</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;  <span class="keywordflow">case</span> AArch64::FMULDrr:</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;  <span class="keywordflow">case</span> AArch64::FMULSrr:</div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;  <span class="keywordflow">case</span> AArch64::FMULX32:</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;  <span class="keywordflow">case</span> AArch64::FMULX64:</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;  <span class="keywordflow">case</span> AArch64::FMULXv2f32:</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;  <span class="keywordflow">case</span> AArch64::FMULXv2f64:</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;  <span class="keywordflow">case</span> AArch64::FMULXv4f32:</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;  <span class="keywordflow">case</span> AArch64::FMULv2f32:</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;  <span class="keywordflow">case</span> AArch64::FMULv2f64:</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;  <span class="keywordflow">case</span> AArch64::FMULv4f32:</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;    <span class="keywordflow">return</span> Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a>;</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;  }</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;}</div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="comment">/// Find instructions that can be turned into madd.</span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#afd0aa3ba35c12ee51c941a5c1c1e275e"> 3738</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#afd0aa3ba35c12ee51c941a5c1c1e275e">getMaddPatterns</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns) {</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Root.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;  <span class="keywordtype">bool</span> Found = <span class="keyword">false</span>;</div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64InstrInfo_8cpp.html#ae0c83ea77a8a90f821157e321ff1ad5b">isCombineInstrCandidate</a>(Opc))</div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#a31643f4a8497b19fbc2891b312eb7c2d">isCombineInstrSettingFlag</a>(Opc)) {</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;    <span class="keywordtype">int</span> Cmp_NZCV = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a23fcb3c9cc9602657a3de8aa9ed0457d">findRegisterDefOperandIdx</a>(AArch64::NZCV, <span class="keyword">true</span>);</div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;    <span class="comment">// When NZCV is live bail out.</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;    <span class="keywordflow">if</span> (Cmp_NZCV == -1)</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;    <span class="keywordtype">unsigned</span> NewOpc = <a class="code" href="AArch64InstrInfo_8cpp.html#aa3d936cb9197b15ae6b41f8a52592961">convertToNonFlagSettingOpc</a>(Root);</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;    <span class="comment">// When opcode can&#39;t change bail out.</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;    <span class="comment">// CHECKME: do we miss any cases for opcode conversion?</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;    <span class="keywordflow">if</span> (NewOpc == Opc)</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;    Opc = NewOpc;</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;  }</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;  <span class="keyword">auto</span> setFound = [&amp;](<span class="keywordtype">int</span> Opcode, <span class="keywordtype">int</span> Operand, <span class="keywordtype">unsigned</span> ZeroReg,</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;                      <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>) {</div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Operand), Opcode, ZeroReg)) {</div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;      Patterns.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1Pattern.html">Pattern</a>);</div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;      Found = <span class="keyword">true</span>;</div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;    }</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;  };</div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;  <span class="keyword">auto</span> setVFound = [&amp;](<span class="keywordtype">int</span> Opcode, <span class="keywordtype">int</span> Operand, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>) {</div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#a8a77823ca1d474b22f9b923674749a14">canCombine</a>(MBB, Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Operand), Opcode)) {</div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;      Patterns.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1Pattern.html">Pattern</a>);</div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;      Found = <span class="keyword">true</span>;</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;    }</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;  };</div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;</div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;  <span class="keyword">typedef</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> MCP;</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;</div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWrr:</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;           <span class="stringliteral">&quot;ADDWrr does not have register operands&quot;</span>);</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;    setFound(AArch64::MADDWrrr, 1, AArch64::WZR, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6">MCP::MULADDW_OP1</a>);</div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;    setFound(AArch64::MADDWrrr, 2, AArch64::WZR, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea">MCP::MULADDW_OP2</a>);</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrr:</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;    setFound(AArch64::MADDXrrr, 1, AArch64::XZR, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae76b12e1408c68a474e6599b0dc0ed8d">MCP::MULADDX_OP1</a>);</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;    setFound(AArch64::MADDXrrr, 2, AArch64::XZR, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4eca2bf387bac8749af955ac467e689e">MCP::MULADDX_OP2</a>);</div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrr:</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;    setFound(AArch64::MADDWrrr, 1, AArch64::WZR, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf">MCP::MULSUBW_OP1</a>);</div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;    setFound(AArch64::MADDWrrr, 2, AArch64::WZR, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8">MCP::MULSUBW_OP2</a>);</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrr:</div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;    setFound(AArch64::MADDXrrr, 1, AArch64::XZR, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad2c3bc2a42e083e2fb01153831bd0dbd">MCP::MULSUBX_OP1</a>);</div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;    setFound(AArch64::MADDXrrr, 2, AArch64::XZR, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abd09f0b4e2d7e21332d9cd723a7528f0">MCP::MULSUBX_OP2</a>);</div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWri:</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;    setFound(AArch64::MADDWrrr, 1, AArch64::WZR, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73">MCP::MULADDWI_OP1</a>);</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXri:</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;    setFound(AArch64::MADDXrrr, 1, AArch64::XZR, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a27f95a016db7579ee3748369cc518ec9">MCP::MULADDXI_OP1</a>);</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWri:</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;    setFound(AArch64::MADDWrrr, 1, AArch64::WZR, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f">MCP::MULSUBWI_OP1</a>);</div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXri:</div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;    setFound(AArch64::MADDXrrr, 1, AArch64::XZR, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8427539a44774ff5060ae67cd1d42e6e">MCP::MULSUBXI_OP1</a>);</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDv8i8:</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;    setVFound(AArch64::MULv8i8, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab43a44a5e9f8e54e889661f2518f4a4c">MCP::MULADDv8i8_OP1</a>);</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;    setVFound(AArch64::MULv8i8, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80c5c5734f45e1c6d5949b48c88633a4">MCP::MULADDv8i8_OP2</a>);</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDv16i8:</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;    setVFound(AArch64::MULv16i8, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a547b6fdc8555c9102461469c3d8efc15">MCP::MULADDv16i8_OP1</a>);</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;    setVFound(AArch64::MULv16i8, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a395a9f3a54f88bc3dd42f5c51eb83f26">MCP::MULADDv16i8_OP2</a>);</div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDv4i16:</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;    setVFound(AArch64::MULv4i16, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae91264626f3ffaac2026259631e98f8a">MCP::MULADDv4i16_OP1</a>);</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;    setVFound(AArch64::MULv4i16, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa7d6e49a4f9c90d3ef8419ead6f7924c">MCP::MULADDv4i16_OP2</a>);</div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;    setVFound(AArch64::MULv4i16_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2213964950e793c7afdd7e2241ed5fff">MCP::MULADDv4i16_indexed_OP1</a>);</div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;    setVFound(AArch64::MULv4i16_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7b9eb664f370ad6c3d4e2204447d75c">MCP::MULADDv4i16_indexed_OP2</a>);</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDv8i16:</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;    setVFound(AArch64::MULv8i16, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac897548bafa7b95eb321258f794eb2ac">MCP::MULADDv8i16_OP1</a>);</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;    setVFound(AArch64::MULv8i16, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a134f907cbb8c1abeba32bf0a70ffbdf9">MCP::MULADDv8i16_OP2</a>);</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;    setVFound(AArch64::MULv8i16_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aee6f9bcc13cce461b198d2229eeaf6ad">MCP::MULADDv8i16_indexed_OP1</a>);</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;    setVFound(AArch64::MULv8i16_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af18f788c6a2a2a0ac97b233744ccbeaa">MCP::MULADDv8i16_indexed_OP2</a>);</div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDv2i32:</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;    setVFound(AArch64::MULv2i32, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad3bf370e23985108ea96f3a193abd0bd">MCP::MULADDv2i32_OP1</a>);</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;    setVFound(AArch64::MULv2i32, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6189fc353fb1b17771ca2149885bd99e">MCP::MULADDv2i32_OP2</a>);</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;    setVFound(AArch64::MULv2i32_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afb477086016ec7ad3f992288ce2e7d9d">MCP::MULADDv2i32_indexed_OP1</a>);</div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;    setVFound(AArch64::MULv2i32_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3f0e9880b84d39c823228682966c4da3">MCP::MULADDv2i32_indexed_OP2</a>);</div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDv4i32:</div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;    setVFound(AArch64::MULv4i32, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac9ad5c1f6d178b55bde924aeb418d0b2">MCP::MULADDv4i32_OP1</a>);</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;    setVFound(AArch64::MULv4i32, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad9823821c5d84e2290f359c4f353d165">MCP::MULADDv4i32_OP2</a>);</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;    setVFound(AArch64::MULv4i32_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a90c191a6a05a332c9f765b2c84f4680b">MCP::MULADDv4i32_indexed_OP1</a>);</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;    setVFound(AArch64::MULv4i32_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a71679481ab07058465bc551b4bdcffce">MCP::MULADDv4i32_indexed_OP2</a>);</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBv8i8:</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;    setVFound(AArch64::MULv8i8, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2202d07bf3272b53672ef28aebf12568">MCP::MULSUBv8i8_OP1</a>);</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    setVFound(AArch64::MULv8i8, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a332b32bf8ce7a30d6b74adcbcc659011">MCP::MULSUBv8i8_OP2</a>);</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBv16i8:</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;    setVFound(AArch64::MULv16i8, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac6f2d047f840c8f78290d1a3005edf99">MCP::MULSUBv16i8_OP1</a>);</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;    setVFound(AArch64::MULv16i8, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a747c64f3b74a759daf45120930f0feb6">MCP::MULSUBv16i8_OP2</a>);</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBv4i16:</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;    setVFound(AArch64::MULv4i16, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab68b56d06e4d0e81788707d8b1c1e634">MCP::MULSUBv4i16_OP1</a>);</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;    setVFound(AArch64::MULv4i16, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adf327b07510cec09ba74659917d2cb7d">MCP::MULSUBv4i16_OP2</a>);</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;    setVFound(AArch64::MULv4i16_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a581fd12b0f735520833a7d4b553a52ad">MCP::MULSUBv4i16_indexed_OP1</a>);</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;    setVFound(AArch64::MULv4i16_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1a60a3fac27c1e7e8183a440d69f2f81">MCP::MULSUBv4i16_indexed_OP2</a>);</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBv8i16:</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;    setVFound(AArch64::MULv8i16, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4a1f8baa8091e277a45471c02e9bf4bf">MCP::MULSUBv8i16_OP1</a>);</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;    setVFound(AArch64::MULv8i16, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3ba9d4ba817e0fd17811e4f297bb0394">MCP::MULSUBv8i16_OP2</a>);</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;    setVFound(AArch64::MULv8i16_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab91852340bbcfb51939f35ee372fd22d">MCP::MULSUBv8i16_indexed_OP1</a>);</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;    setVFound(AArch64::MULv8i16_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1e69956b425232693eded29d47d6d15d">MCP::MULSUBv8i16_indexed_OP2</a>);</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBv2i32:</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;    setVFound(AArch64::MULv2i32, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab65c69bb870dc8c6261058fe4a855d30">MCP::MULSUBv2i32_OP1</a>);</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;    setVFound(AArch64::MULv2i32, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae74328d517bf2a463bb93eab364ba33f">MCP::MULSUBv2i32_OP2</a>);</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;    setVFound(AArch64::MULv2i32_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2635a71f0901740dd5519d3ec9a3a202">MCP::MULSUBv2i32_indexed_OP1</a>);</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;    setVFound(AArch64::MULv2i32_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a84158dd1a8182d6f197658be0527d28a">MCP::MULSUBv2i32_indexed_OP2</a>);</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBv4i32:</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;    setVFound(AArch64::MULv4i32, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80b124af47379d05275a319fc182d613">MCP::MULSUBv4i32_OP1</a>);</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;    setVFound(AArch64::MULv4i32, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b295e79e72029068bfb6efdc54b9515">MCP::MULSUBv4i32_OP2</a>);</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;    setVFound(AArch64::MULv4i32_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad7bab6f226e174247c9ef9b4e0d1bd0a">MCP::MULSUBv4i32_indexed_OP1</a>);</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;    setVFound(AArch64::MULv4i32_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac57a2cf15e78090fa9176ea4e214b4df">MCP::MULSUBv4i32_indexed_OP2</a>);</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;  }</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;  <span class="keywordflow">return</span> Found;</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;}<span class="comment"></span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment">/// Floating-Point Support</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="comment">/// Find instructions that can be turned into madd.</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ad0da9705518e24c1435d33d0ad806b3e"> 3879</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#ad0da9705518e24c1435d33d0ad806b3e">getFMAPatterns</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns) {</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;</div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64InstrInfo_8cpp.html#a89fae3db628b477b713990d7a58732ea">isCombineInstrCandidateFP</a>(Root))</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Root.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;  <span class="keywordtype">bool</span> Found = <span class="keyword">false</span>;</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;</div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a> = [&amp;](<span class="keywordtype">int</span> Opcode, <span class="keywordtype">int</span> Operand,</div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;                   <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>) -&gt; <span class="keywordtype">bool</span> {</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Operand), Opcode)) {</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;      Patterns.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1Pattern.html">Pattern</a>);</div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;    }</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;  };</div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;  <span class="keyword">typedef</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> MCP;</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;  <span class="keywordflow">switch</span> (Root.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<span class="keyword">false</span> &amp;&amp; <span class="stringliteral">&quot;Unsupported FP instruction in combiner\n&quot;</span>);</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDHrr:</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;           <span class="stringliteral">&quot;FADDHrr does not have register operands&quot;</span>);</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;    Found  = <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULHrr, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2c64fa121b5991687394790a52ecf299">MCP::FMULADDH_OP1</a>);</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULHrr, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a9064e3d57055daa26f814fc94c1cecfb">MCP::FMULADDH_OP2</a>);</div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDSrr:</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;           <span class="stringliteral">&quot;FADDSrr does not have register operands&quot;</span>);</div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;</div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULSrr, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">MCP::FMULADDS_OP1</a>) ||</div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv1i32_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">MCP::FMLAv1i32_indexed_OP1</a>);</div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULSrr, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">MCP::FMULADDS_OP2</a>) ||</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv1i32_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">MCP::FMLAv1i32_indexed_OP2</a>);</div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDDrr:</div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULDrr, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">MCP::FMULADDD_OP1</a>) ||</div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv1i64_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">MCP::FMLAv1i64_indexed_OP1</a>);</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULDrr, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">MCP::FMULADDD_OP2</a>) ||</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv1i64_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">MCP::FMLAv1i64_indexed_OP2</a>);</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv4f16:</div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4i16_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a521b32f7c9c577a6b39781213eb2cb30">MCP::FMLAv4i16_indexed_OP1</a>) ||</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4f16, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa9f3c5f2295bad84281cbeaa529e61e7">MCP::FMLAv4f16_OP1</a>);</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;</div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4i16_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae4b83d82585f6cf865c9c772daff9aac">MCP::FMLAv4i16_indexed_OP2</a>) ||</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4f16, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a23541701e4107566402d268babc0f7a0">MCP::FMLAv4f16_OP2</a>);</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv8f16:</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv8i16_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae85c386ac7b2ceea0d88784fafafd39e">MCP::FMLAv8i16_indexed_OP1</a>) ||</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv8f16, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abf7ba5f9855516b861f6c4cf5c34491f">MCP::FMLAv8f16_OP1</a>);</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;</div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv8i16_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae15079d2e661de449accda868512f3f2">MCP::FMLAv8i16_indexed_OP2</a>) ||</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv8f16, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa5cad2c16f0f98b21059d400a842e007">MCP::FMLAv8f16_OP2</a>);</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv2f32:</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2i32_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">MCP::FMLAv2i32_indexed_OP1</a>) ||</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2f32, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">MCP::FMLAv2f32_OP1</a>);</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2i32_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">MCP::FMLAv2i32_indexed_OP2</a>) ||</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2f32, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">MCP::FMLAv2f32_OP2</a>);</div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv2f64:</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2i64_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">MCP::FMLAv2i64_indexed_OP1</a>) ||</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2f64, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">MCP::FMLAv2f64_OP1</a>);</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2i64_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">MCP::FMLAv2i64_indexed_OP2</a>) ||</div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2f64, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">MCP::FMLAv2f64_OP2</a>);</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;  <span class="keywordflow">case</span> AArch64::FADDv4f32:</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4i32_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">MCP::FMLAv4i32_indexed_OP1</a>) ||</div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4f32, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">MCP::FMLAv4f32_OP1</a>);</div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4i32_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">MCP::FMLAv4i32_indexed_OP2</a>) ||</div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4f32, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">MCP::FMLAv4f32_OP2</a>);</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBHrr:</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;    Found  = <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULHrr, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6028bd3a601dd504141e1361b5db1492">MCP::FMULSUBH_OP1</a>);</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULHrr, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a296286c6430a892d841cb513531660b8">MCP::FMULSUBH_OP2</a>);</div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FNMULHrr, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a615ff3cce7bc1e4ff773167c5c17d168">MCP::FNMULSUBH_OP1</a>);</div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBSrr:</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;    Found = <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULSrr, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">MCP::FMULSUBS_OP1</a>);</div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULSrr, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">MCP::FMULSUBS_OP2</a>) ||</div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv1i32_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">MCP::FMLSv1i32_indexed_OP2</a>);</div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;</div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FNMULSrr, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">MCP::FNMULSUBS_OP1</a>);</div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBDrr:</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;    Found = <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULDrr, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">MCP::FMULSUBD_OP1</a>);</div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;</div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULDrr, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">MCP::FMULSUBD_OP2</a>) ||</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv1i64_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">MCP::FMLSv1i64_indexed_OP2</a>);</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;</div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FNMULDrr, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">MCP::FNMULSUBD_OP1</a>);</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBv4f16:</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4i16_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a17362ccaee2fef3337d9a29ff399232b">MCP::FMLSv4i16_indexed_OP2</a>) ||</div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4f16, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af70e0b1d6898bd3f0ae6df4ac616b4c3">MCP::FMLSv4f16_OP2</a>);</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4i16_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a54d11bc3d8843ff040af59be8bb7af13">MCP::FMLSv4i16_indexed_OP1</a>) ||</div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4f16, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59c025ee51897a76f97fee4d314b8c54">MCP::FMLSv4f16_OP1</a>);</div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBv8f16:</div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv8i16_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a832f7ffb68fe4a65abd0264fdb503665">MCP::FMLSv8i16_indexed_OP2</a>) ||</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv8f16, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab7eaf10b55b2c3b849c192426ab2ef00">MCP::FMLSv8f16_OP2</a>);</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;</div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv8i16_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab4d7219c033a36da60f10c78e269e3ad">MCP::FMLSv8i16_indexed_OP1</a>) ||</div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv8f16, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05addbc12649925b262818f3e005a4ec1e4">MCP::FMLSv8f16_OP1</a>);</div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBv2f32:</div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2i32_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">MCP::FMLSv2i32_indexed_OP2</a>) ||</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2f32, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">MCP::FMLSv2f32_OP2</a>);</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;</div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2i32_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0">MCP::FMLSv2i32_indexed_OP1</a>) ||</div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2f32, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac5a30549fe8425855610e29203ca1c9a">MCP::FMLSv2f32_OP1</a>);</div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBv2f64:</div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2i64_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">MCP::FMLSv2i64_indexed_OP2</a>) ||</div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2f64, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">MCP::FMLSv2f64_OP2</a>);</div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;</div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2i64_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246">MCP::FMLSv2i64_indexed_OP1</a>) ||</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv2f64, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59cc126201a45868166b5ddad3206b7f">MCP::FMLSv2f64_OP1</a>);</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;  <span class="keywordflow">case</span> AArch64::FSUBv4f32:</div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4i32_indexed, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">MCP::FMLSv4i32_indexed_OP2</a>) ||</div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4f32, 2, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">MCP::FMLSv4f32_OP2</a>);</div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;</div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;    Found |= <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4i32_indexed, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31">MCP::FMLSv4i32_indexed_OP1</a>) ||</div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;             <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>(AArch64::FMULv4f32, 1, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4488867294264fa12092c6121b93e530">MCP::FMLSv4f32_OP1</a>);</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;  }</div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;  <span class="keywordflow">return</span> Found;</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;}</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="comment">/// Return true when a code sequence can improve throughput. It</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="comment">/// should be called only for instructions in loops.</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="comment">/// \param Pattern - combiner pattern</span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068"> 4025</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">AArch64InstrInfo::isThroughputPattern</a>(</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;    <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;  <span class="keywordflow">switch</span> (Pattern) {</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2c64fa121b5991687394790a52ecf299">MachineCombinerPattern::FMULADDH_OP1</a>:</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a9064e3d57055daa26f814fc94c1cecfb">MachineCombinerPattern::FMULADDH_OP2</a>:</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6028bd3a601dd504141e1361b5db1492">MachineCombinerPattern::FMULSUBH_OP1</a>:</div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a296286c6430a892d841cb513531660b8">MachineCombinerPattern::FMULSUBH_OP2</a>:</div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">MachineCombinerPattern::FMULADDS_OP1</a>:</div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">MachineCombinerPattern::FMULADDS_OP2</a>:</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">MachineCombinerPattern::FMULSUBS_OP1</a>:</div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">MachineCombinerPattern::FMULSUBS_OP2</a>:</div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">MachineCombinerPattern::FMULADDD_OP1</a>:</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">MachineCombinerPattern::FMULADDD_OP2</a>:</div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">MachineCombinerPattern::FMULSUBD_OP1</a>:</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">MachineCombinerPattern::FMULSUBD_OP2</a>:</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a615ff3cce7bc1e4ff773167c5c17d168">MachineCombinerPattern::FNMULSUBH_OP1</a>:</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">MachineCombinerPattern::FNMULSUBS_OP1</a>:</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">MachineCombinerPattern::FNMULSUBD_OP1</a>:</div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a521b32f7c9c577a6b39781213eb2cb30">MachineCombinerPattern::FMLAv4i16_indexed_OP1</a>:</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae4b83d82585f6cf865c9c772daff9aac">MachineCombinerPattern::FMLAv4i16_indexed_OP2</a>:</div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae85c386ac7b2ceea0d88784fafafd39e">MachineCombinerPattern::FMLAv8i16_indexed_OP1</a>:</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae15079d2e661de449accda868512f3f2">MachineCombinerPattern::FMLAv8i16_indexed_OP2</a>:</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">MachineCombinerPattern::FMLAv1i32_indexed_OP1</a>:</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">MachineCombinerPattern::FMLAv1i32_indexed_OP2</a>:</div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">MachineCombinerPattern::FMLAv1i64_indexed_OP1</a>:</div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">MachineCombinerPattern::FMLAv1i64_indexed_OP2</a>:</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a23541701e4107566402d268babc0f7a0">MachineCombinerPattern::FMLAv4f16_OP2</a>:</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa9f3c5f2295bad84281cbeaa529e61e7">MachineCombinerPattern::FMLAv4f16_OP1</a>:</div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abf7ba5f9855516b861f6c4cf5c34491f">MachineCombinerPattern::FMLAv8f16_OP1</a>:</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa5cad2c16f0f98b21059d400a842e007">MachineCombinerPattern::FMLAv8f16_OP2</a>:</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">MachineCombinerPattern::FMLAv2f32_OP2</a>:</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">MachineCombinerPattern::FMLAv2f32_OP1</a>:</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">MachineCombinerPattern::FMLAv2f64_OP1</a>:</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">MachineCombinerPattern::FMLAv2f64_OP2</a>:</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">MachineCombinerPattern::FMLAv2i32_indexed_OP1</a>:</div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">MachineCombinerPattern::FMLAv2i32_indexed_OP2</a>:</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">MachineCombinerPattern::FMLAv2i64_indexed_OP1</a>:</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">MachineCombinerPattern::FMLAv2i64_indexed_OP2</a>:</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">MachineCombinerPattern::FMLAv4f32_OP1</a>:</div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">MachineCombinerPattern::FMLAv4f32_OP2</a>:</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">MachineCombinerPattern::FMLAv4i32_indexed_OP1</a>:</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">MachineCombinerPattern::FMLAv4i32_indexed_OP2</a>:</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a54d11bc3d8843ff040af59be8bb7af13">MachineCombinerPattern::FMLSv4i16_indexed_OP1</a>:</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a17362ccaee2fef3337d9a29ff399232b">MachineCombinerPattern::FMLSv4i16_indexed_OP2</a>:</div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab4d7219c033a36da60f10c78e269e3ad">MachineCombinerPattern::FMLSv8i16_indexed_OP1</a>:</div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a832f7ffb68fe4a65abd0264fdb503665">MachineCombinerPattern::FMLSv8i16_indexed_OP2</a>:</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">MachineCombinerPattern::FMLSv1i32_indexed_OP2</a>:</div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">MachineCombinerPattern::FMLSv1i64_indexed_OP2</a>:</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">MachineCombinerPattern::FMLSv2i32_indexed_OP2</a>:</div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">MachineCombinerPattern::FMLSv2i64_indexed_OP2</a>:</div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59c025ee51897a76f97fee4d314b8c54">MachineCombinerPattern::FMLSv4f16_OP1</a>:</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af70e0b1d6898bd3f0ae6df4ac616b4c3">MachineCombinerPattern::FMLSv4f16_OP2</a>:</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05addbc12649925b262818f3e005a4ec1e4">MachineCombinerPattern::FMLSv8f16_OP1</a>:</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab7eaf10b55b2c3b849c192426ab2ef00">MachineCombinerPattern::FMLSv8f16_OP2</a>:</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">MachineCombinerPattern::FMLSv2f32_OP2</a>:</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">MachineCombinerPattern::FMLSv2f64_OP2</a>:</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">MachineCombinerPattern::FMLSv4i32_indexed_OP2</a>:</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">MachineCombinerPattern::FMLSv4f32_OP2</a>:</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab43a44a5e9f8e54e889661f2518f4a4c">MachineCombinerPattern::MULADDv8i8_OP1</a>:</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80c5c5734f45e1c6d5949b48c88633a4">MachineCombinerPattern::MULADDv8i8_OP2</a>:</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a547b6fdc8555c9102461469c3d8efc15">MachineCombinerPattern::MULADDv16i8_OP1</a>:</div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a395a9f3a54f88bc3dd42f5c51eb83f26">MachineCombinerPattern::MULADDv16i8_OP2</a>:</div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae91264626f3ffaac2026259631e98f8a">MachineCombinerPattern::MULADDv4i16_OP1</a>:</div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa7d6e49a4f9c90d3ef8419ead6f7924c">MachineCombinerPattern::MULADDv4i16_OP2</a>:</div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac897548bafa7b95eb321258f794eb2ac">MachineCombinerPattern::MULADDv8i16_OP1</a>:</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a134f907cbb8c1abeba32bf0a70ffbdf9">MachineCombinerPattern::MULADDv8i16_OP2</a>:</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad3bf370e23985108ea96f3a193abd0bd">MachineCombinerPattern::MULADDv2i32_OP1</a>:</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6189fc353fb1b17771ca2149885bd99e">MachineCombinerPattern::MULADDv2i32_OP2</a>:</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac9ad5c1f6d178b55bde924aeb418d0b2">MachineCombinerPattern::MULADDv4i32_OP1</a>:</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad9823821c5d84e2290f359c4f353d165">MachineCombinerPattern::MULADDv4i32_OP2</a>:</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2202d07bf3272b53672ef28aebf12568">MachineCombinerPattern::MULSUBv8i8_OP1</a>:</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a332b32bf8ce7a30d6b74adcbcc659011">MachineCombinerPattern::MULSUBv8i8_OP2</a>:</div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac6f2d047f840c8f78290d1a3005edf99">MachineCombinerPattern::MULSUBv16i8_OP1</a>:</div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a747c64f3b74a759daf45120930f0feb6">MachineCombinerPattern::MULSUBv16i8_OP2</a>:</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab68b56d06e4d0e81788707d8b1c1e634">MachineCombinerPattern::MULSUBv4i16_OP1</a>:</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adf327b07510cec09ba74659917d2cb7d">MachineCombinerPattern::MULSUBv4i16_OP2</a>:</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4a1f8baa8091e277a45471c02e9bf4bf">MachineCombinerPattern::MULSUBv8i16_OP1</a>:</div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3ba9d4ba817e0fd17811e4f297bb0394">MachineCombinerPattern::MULSUBv8i16_OP2</a>:</div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab65c69bb870dc8c6261058fe4a855d30">MachineCombinerPattern::MULSUBv2i32_OP1</a>:</div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae74328d517bf2a463bb93eab364ba33f">MachineCombinerPattern::MULSUBv2i32_OP2</a>:</div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80b124af47379d05275a319fc182d613">MachineCombinerPattern::MULSUBv4i32_OP1</a>:</div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b295e79e72029068bfb6efdc54b9515">MachineCombinerPattern::MULSUBv4i32_OP2</a>:</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2213964950e793c7afdd7e2241ed5fff">MachineCombinerPattern::MULADDv4i16_indexed_OP1</a>:</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7b9eb664f370ad6c3d4e2204447d75c">MachineCombinerPattern::MULADDv4i16_indexed_OP2</a>:</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aee6f9bcc13cce461b198d2229eeaf6ad">MachineCombinerPattern::MULADDv8i16_indexed_OP1</a>:</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af18f788c6a2a2a0ac97b233744ccbeaa">MachineCombinerPattern::MULADDv8i16_indexed_OP2</a>:</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afb477086016ec7ad3f992288ce2e7d9d">MachineCombinerPattern::MULADDv2i32_indexed_OP1</a>:</div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3f0e9880b84d39c823228682966c4da3">MachineCombinerPattern::MULADDv2i32_indexed_OP2</a>:</div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a90c191a6a05a332c9f765b2c84f4680b">MachineCombinerPattern::MULADDv4i32_indexed_OP1</a>:</div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a71679481ab07058465bc551b4bdcffce">MachineCombinerPattern::MULADDv4i32_indexed_OP2</a>:</div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a581fd12b0f735520833a7d4b553a52ad">MachineCombinerPattern::MULSUBv4i16_indexed_OP1</a>:</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1a60a3fac27c1e7e8183a440d69f2f81">MachineCombinerPattern::MULSUBv4i16_indexed_OP2</a>:</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab91852340bbcfb51939f35ee372fd22d">MachineCombinerPattern::MULSUBv8i16_indexed_OP1</a>:</div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1e69956b425232693eded29d47d6d15d">MachineCombinerPattern::MULSUBv8i16_indexed_OP2</a>:</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2635a71f0901740dd5519d3ec9a3a202">MachineCombinerPattern::MULSUBv2i32_indexed_OP1</a>:</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a84158dd1a8182d6f197658be0527d28a">MachineCombinerPattern::MULSUBv2i32_indexed_OP2</a>:</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad7bab6f226e174247c9ef9b4e0d1bd0a">MachineCombinerPattern::MULSUBv4i32_indexed_OP1</a>:</div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac57a2cf15e78090fa9176ea4e214b4df">MachineCombinerPattern::MULSUBv4i32_indexed_OP2</a>:</div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;  } <span class="comment">// end switch (Pattern)</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;}<span class="comment"></span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="comment">/// Return true when there is potentially a faster code sequence for an</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="comment">/// instruction chain ending in \p Root. All potential patterns are listed in</span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="comment">/// the \p Pattern vector. Pattern should be sorted in priority order since the</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="comment">/// pattern evaluator stops checking as soon as it finds a faster sequence.</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ad2daef917016dd53e03812923e65f728"> 4134</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ad2daef917016dd53e03812923e65f728">AArch64InstrInfo::getMachineCombinerPatterns</a>(</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns)<span class="keyword"> const </span>{</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;  <span class="comment">// Integer patterns</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#afd0aa3ba35c12ee51c941a5c1c1e275e">getMaddPatterns</a>(Root, Patterns))</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;  <span class="comment">// Floating point patterns</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#ad0da9705518e24c1435d33d0ad806b3e">getFMAPatterns</a>(Root, Patterns))</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a071d83acde1b217eded2733cce23d59f">TargetInstrInfo::getMachineCombinerPatterns</a>(Root, Patterns);</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;}</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;</div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987"> 4147</a></span>&#160;<span class="keyword">enum class</span> <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a> { <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>, <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">Indexed</a>, <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">Accumulator</a> };<span class="comment"></span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="comment">/// genFusedMultiply - Generate fused multiply instructions.</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="comment">/// This function supports both integer and floating point instructions.</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="comment">/// A typical example:</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="comment">///  F|MUL I=A,B,0</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="comment">///  F|ADD R,I,C</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="comment">///  ==&gt; F|MADD R,A,B,C</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment">/// \param MF Containing MachineFunction</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="comment">/// \param MRI Register information</span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="comment">/// \param TII Target information</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">/// \param Root is the F|ADD instruction</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="comment">/// \param [out] InsInstrs is a vector of machine instructions and will</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="comment">/// contain the generated madd instruction</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="comment">/// \param IdxMulOpd is index of operand in Root that is the result of</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="comment">/// the F|MUL. In the example above IdxMulOpd is 1.</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="comment">/// \param MaddOpc the opcode fo the f|madd instruction</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment">/// \param RC Register class of operands</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="comment">/// \param kind of fma instruction (addressing mode) to be generated</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="comment">/// \param ReplacedAddend is the result register from the instruction</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="comment">/// replacing the non-combined operand, if any.</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f"> 4168</a></span>&#160;<a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs, <span class="keywordtype">unsigned</span> IdxMulOpd,</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;                 <span class="keywordtype">unsigned</span> MaddOpc, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;                 <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a> kind = <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67">FMAInstKind::Default</a>,</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> *ReplacedAddend = <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IdxMulOpd == 1 || IdxMulOpd == 2);</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;  <span class="keywordtype">unsigned</span> IdxOtherOpd = IdxMulOpd == 1 ? 2 : 1;</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">MUL</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(IdxMulOpd).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ResultReg = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg0 = MUL-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;  <span class="keywordtype">bool</span> Src0IsKill = MUL-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg1 = MUL-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;  <span class="keywordtype">bool</span> Src1IsKill = MUL-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;  <span class="keywordtype">unsigned</span> SrcReg2;</div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;  <span class="keywordtype">bool</span> Src2IsKill;</div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;  <span class="keywordflow">if</span> (ReplacedAddend) {</div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;    <span class="comment">// If we just generated a new addend, we must be it&#39;s only use.</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;    SrcReg2 = *ReplacedAddend;</div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;    Src2IsKill = <span class="keyword">true</span>;</div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;    SrcReg2 = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(IdxOtherOpd).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;    Src2IsKill = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(IdxOtherOpd).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;  }</div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;</div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(ResultReg))</div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(ResultReg, RC);</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg0))</div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg0, RC);</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg1))</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg1, RC);</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg2))</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg2, RC);</div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;</div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;  <span class="keywordflow">if</span> (kind == <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67">FMAInstKind::Default</a>)</div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;    MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(MaddOpc), ResultReg)</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;              .addReg(SrcReg0, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src0IsKill))</div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;              .addReg(SrcReg1, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src1IsKill))</div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;              .addReg(SrcReg2, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src2IsKill));</div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (kind == <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>)</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;    MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(MaddOpc), ResultReg)</div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;              .addReg(SrcReg2, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src2IsKill))</div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;              .addReg(SrcReg0, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src0IsKill))</div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;              .addReg(SrcReg1, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src1IsKill))</div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;              .addImm(MUL-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (kind == <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>)</div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;    MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(MaddOpc), ResultReg)</div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;              .addReg(SrcReg2, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src2IsKill))</div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;              .addReg(SrcReg0, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src0IsKill))</div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;              .addReg(SrcReg1, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src1IsKill));</div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<span class="keyword">false</span> &amp;&amp; <span class="stringliteral">&quot;Invalid FMA instruction kind \n&quot;</span>);</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;  <span class="comment">// Insert the MADD (MADD, FMA, FMS, FMLA, FMSL)</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;  InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB);</div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">MUL</a>;</div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;}</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="comment">/// genFusedMultiplyAcc - Helper to generate fused multiply accumulate</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="comment">/// instructions.</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="comment">/// \see genFusedMultiply</span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893"> 4232</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(</div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;    <span class="keywordtype">unsigned</span> IdxMulOpd, <span class="keywordtype">unsigned</span> MaddOpc, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, IdxMulOpd, MaddOpc, RC,</div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;                          <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;}</div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="comment">/// genNeg - Helper to generate an intermediate negation of the second operand</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="comment">/// of Root</span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a8bf85997070aa8e0ad919a696664de81"> 4242</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64InstrInfo_8cpp.html#a8bf85997070aa8e0ad919a696664de81">genNeg</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;                       <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg,</div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;                       <span class="keywordtype">unsigned</span> MnegOpc, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(MnegOpc), NewVR)</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;  InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB);</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;</div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(InstrIdxForVirtReg.<a class="code" href="classllvm_1_1DenseMapBase.html#af90b5ae73bea555e222e9eb954b7923e">empty</a>());</div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;  InstrIdxForVirtReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(NewVR, 0));</div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;</div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;  <span class="keywordflow">return</span> NewVR;</div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;}</div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="comment">/// genFusedMultiplyAccNeg - Helper to generate fused multiply accumulate</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="comment">/// instructions with an additional negation of the accumulator</span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#abb6628504fb06919315452ee4a1e22e9"> 4261</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64InstrInfo_8cpp.html#abb6628504fb06919315452ee4a1e22e9">genFusedMultiplyAccNeg</a>(</div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;    <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg, <span class="keywordtype">unsigned</span> IdxMulOpd,</div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;    <span class="keywordtype">unsigned</span> MaddOpc, <span class="keywordtype">unsigned</span> MnegOpc, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IdxMulOpd == 1);</div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;</div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR =</div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;      <a class="code" href="AArch64InstrInfo_8cpp.html#a8bf85997070aa8e0ad919a696664de81">genNeg</a>(MF, MRI, TII, Root, InsInstrs, InstrIdxForVirtReg, MnegOpc, RC);</div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, IdxMulOpd, MaddOpc, RC,</div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;                          <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>, &amp;NewVR);</div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;}</div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="comment">/// genFusedMultiplyIdx - Helper to generate fused multiply accumulate</span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="comment">/// instructions.</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="comment">/// \see genFusedMultiply</span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27"> 4278</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;    <span class="keywordtype">unsigned</span> IdxMulOpd, <span class="keywordtype">unsigned</span> MaddOpc, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, IdxMulOpd, MaddOpc, RC,</div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;                          <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;}</div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="comment">/// genFusedMultiplyAccNeg - Helper to generate fused multiply accumulate</span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="comment">/// instructions with an additional negation of the accumulator</span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a9dc3e7dba3ebaaa9f196d38ae7c77e8f"> 4288</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64InstrInfo_8cpp.html#a9dc3e7dba3ebaaa9f196d38ae7c77e8f">genFusedMultiplyIdxNeg</a>(</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;    <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg, <span class="keywordtype">unsigned</span> IdxMulOpd,</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;    <span class="keywordtype">unsigned</span> MaddOpc, <span class="keywordtype">unsigned</span> MnegOpc, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IdxMulOpd == 1);</div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;</div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR =</div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;      <a class="code" href="AArch64InstrInfo_8cpp.html#a8bf85997070aa8e0ad919a696664de81">genNeg</a>(MF, MRI, TII, Root, InsInstrs, InstrIdxForVirtReg, MnegOpc, RC);</div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;</div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, IdxMulOpd, MaddOpc, RC,</div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;                          <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>, &amp;NewVR);</div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;}</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="comment">/// genMaddR - Generate madd instruction and combine mul and add using</span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="comment">/// an extra virtual register</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="comment">/// Example - an ADD intermediate needs to be stored in a register:</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="comment">///   MUL I=A,B,0</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="comment">///   ADD R,I,Imm</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="comment">///   ==&gt; ORR  V, ZR, Imm</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="comment">///   ==&gt; MADD R,A,B,V</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="comment">/// \param MF Containing MachineFunction</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="comment">/// \param MRI Register information</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="comment">/// \param TII Target information</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="comment">/// \param Root is the ADD instruction</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="comment">/// \param [out] InsInstrs is a vector of machine instructions and will</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="comment">/// contain the generated madd instruction</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="comment">/// \param IdxMulOpd is index of operand in Root that is the result of</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="comment">/// the MUL. In the example above IdxMulOpd is 1.</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="comment">/// \param MaddOpc the opcode fo the madd instruction</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="comment">/// \param VR is a virtual register that holds the value of an ADD operand</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="comment">/// (V in the example above).</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="comment">/// \param RC Register class of operands</span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a557df737496c8d8284e99bb5541680e3"> 4321</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64InstrInfo_8cpp.html#a557df737496c8d8284e99bb5541680e3">genMaddR</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;                              <span class="keywordtype">unsigned</span> IdxMulOpd, <span class="keywordtype">unsigned</span> MaddOpc, <span class="keywordtype">unsigned</span> VR,</div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IdxMulOpd == 1 || IdxMulOpd == 2);</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;</div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">MUL</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(IdxMulOpd).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ResultReg = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg0 = MUL-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;  <span class="keywordtype">bool</span> Src0IsKill = MUL-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg1 = MUL-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;  <span class="keywordtype">bool</span> Src1IsKill = MUL-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;</div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(ResultReg))</div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(ResultReg, RC);</div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg0))</div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg0, RC);</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg1))</div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg1, RC);</div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(VR))</div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(VR, RC);</div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;</div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(MaddOpc), ResultReg)</div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;          .addReg(SrcReg0, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src0IsKill))</div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;          .addReg(SrcReg1, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src1IsKill))</div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;          .addReg(VR);</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;  <span class="comment">// Insert the MADD</span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;  InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB);</div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">MUL</a>;</div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;}</div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="comment">/// When getMachineCombinerPatterns() finds potential patterns,</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment">/// this function generates the instructions that could replace the</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="comment">/// original code sequence</span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a12088ac7637b3d28f5de4b630a48f53e"> 4357</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a12088ac7637b3d28f5de4b630a48f53e">AArch64InstrInfo::genAlternativeCodeSequence</a>(</div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>,</div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;    <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Root.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">MUL</a>;</div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;  <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;  <span class="keywordflow">switch</span> (Pattern) {</div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;    <span class="comment">// Reassociate instructions.</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;    <a class="code" href="classllvm_1_1TargetInstrInfo.html#a767002b22b851d33eb343ee34db875bc">TargetInstrInfo::genAlternativeCodeSequence</a>(Root, Pattern, InsInstrs,</div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;                                                DelInstrs, InstrIdxForVirtReg);</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6">MachineCombinerPattern::MULADDW_OP1</a>:</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae76b12e1408c68a474e6599b0dc0ed8d">MachineCombinerPattern::MULADDX_OP1</a>:</div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;    <span class="comment">// MUL I=A,B,0</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;    <span class="comment">// ADD R,I,C</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;    <span class="comment">// ==&gt; MADD R,A,B,C</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;    <span class="comment">// --- Create(MADD);</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6">MachineCombinerPattern::MULADDW_OP1</a>) {</div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;      Opc = AArch64::MADDWrrr;</div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;      RC = &amp;AArch64::GPR32RegClass;</div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;      Opc = AArch64::MADDXrrr;</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;      RC = &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;    }</div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea">MachineCombinerPattern::MULADDW_OP2</a>:</div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4eca2bf387bac8749af955ac467e689e">MachineCombinerPattern::MULADDX_OP2</a>:</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;    <span class="comment">// MUL I=A,B,0</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;    <span class="comment">// ADD R,C,I</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;    <span class="comment">// ==&gt; MADD R,A,B,C</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;    <span class="comment">// --- Create(MADD);</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea">MachineCombinerPattern::MULADDW_OP2</a>) {</div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;      Opc = AArch64::MADDWrrr;</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;      RC = &amp;AArch64::GPR32RegClass;</div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;      Opc = AArch64::MADDXrrr;</div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;      RC = &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;    }</div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73">MachineCombinerPattern::MULADDWI_OP1</a>:</div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a27f95a016db7579ee3748369cc518ec9">MachineCombinerPattern::MULADDXI_OP1</a>: {</div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;    <span class="comment">// MUL I=A,B,0</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;    <span class="comment">// ADD R,I,Imm</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;    <span class="comment">// ==&gt; ORR  V, ZR, Imm</span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;    <span class="comment">// ==&gt; MADD R,A,B,V</span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;    <span class="comment">// --- Create(MADD);</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OrrRC;</div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;    <span class="keywordtype">unsigned</span> BitSize, OrrOpc, ZeroReg;</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73">MachineCombinerPattern::MULADDWI_OP1</a>) {</div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;      OrrOpc = AArch64::ORRWri;</div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;      OrrRC = &amp;AArch64::GPR32spRegClass;</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;      BitSize = 32;</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;      ZeroReg = AArch64::WZR;</div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;      Opc = AArch64::MADDWrrr;</div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;      RC = &amp;AArch64::GPR32RegClass;</div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;      OrrOpc = AArch64::ORRXri;</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;      OrrRC = &amp;AArch64::GPR64spRegClass;</div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;      BitSize = 64;</div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;      ZeroReg = AArch64::XZR;</div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;      Opc = AArch64::MADDXrrr;</div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;      RC = &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;    }</div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(OrrRC);</div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;    uint64_t Imm = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;</div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;    <span class="keywordflow">if</span> (Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;      <span class="keywordtype">unsigned</span> Val = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;      Imm = Imm &lt;&lt; Val;</div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;    }</div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;    uint64_t UImm = <a class="code" href="namespacellvm.html#ad12a58d7f81a304e0c568ad2210bc4fe">SignExtend64</a>(Imm, BitSize);</div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;    uint64_t Encoding;</div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#a2cd3e23b97b495a98c0b723ab18e4d96">AArch64_AM::processLogicalImmediate</a>(UImm, BitSize, Encoding)) {</div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(OrrOpc), NewVR)</div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;              .addReg(ZeroReg)</div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Encoding);</div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;      InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;      InstrIdxForVirtReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(NewVR, 0));</div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a557df737496c8d8284e99bb5541680e3">genMaddR</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, NewVR, RC);</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;    }</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;  }</div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf">MachineCombinerPattern::MULSUBW_OP1</a>:</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad2c3bc2a42e083e2fb01153831bd0dbd">MachineCombinerPattern::MULSUBX_OP1</a>: {</div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;    <span class="comment">// MUL I=A,B,0</span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;    <span class="comment">// SUB R,I, C</span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;    <span class="comment">// ==&gt; SUB  V, 0, C</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;    <span class="comment">// ==&gt; MADD R,A,B,V // = -C + A*B</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;    <span class="comment">// --- Create(MADD);</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC;</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;    <span class="keywordtype">unsigned</span> SubOpc, ZeroReg;</div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf">MachineCombinerPattern::MULSUBW_OP1</a>) {</div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;      SubOpc = AArch64::SUBWrr;</div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;      SubRC = &amp;AArch64::GPR32spRegClass;</div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;      ZeroReg = AArch64::WZR;</div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;      Opc = AArch64::MADDWrrr;</div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;      RC = &amp;AArch64::GPR32RegClass;</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;      SubOpc = AArch64::SUBXrr;</div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;      SubRC = &amp;AArch64::GPR64spRegClass;</div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;      ZeroReg = AArch64::XZR;</div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;      Opc = AArch64::MADDXrrr;</div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;      RC = &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;    }</div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(SubRC);</div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;    <span class="comment">// SUB NewVR, 0, C</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(SubOpc), NewVR)</div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;            .addReg(ZeroReg)</div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;    InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;    InstrIdxForVirtReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(NewVR, 0));</div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a557df737496c8d8284e99bb5541680e3">genMaddR</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, NewVR, RC);</div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;  }</div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8">MachineCombinerPattern::MULSUBW_OP2</a>:</div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abd09f0b4e2d7e21332d9cd723a7528f0">MachineCombinerPattern::MULSUBX_OP2</a>:</div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;    <span class="comment">// MUL I=A,B,0</span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;    <span class="comment">// SUB R,C,I</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;    <span class="comment">// ==&gt; MSUB R,A,B,C (computes C - A*B)</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;    <span class="comment">// --- Create(MSUB);</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8">MachineCombinerPattern::MULSUBW_OP2</a>) {</div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;      Opc = AArch64::MSUBWrrr;</div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;      RC = &amp;AArch64::GPR32RegClass;</div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;      Opc = AArch64::MSUBXrrr;</div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;      RC = &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;    }</div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f">MachineCombinerPattern::MULSUBWI_OP1</a>:</div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8427539a44774ff5060ae67cd1d42e6e">MachineCombinerPattern::MULSUBXI_OP1</a>: {</div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;    <span class="comment">// MUL I=A,B,0</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;    <span class="comment">// SUB R,I, Imm</span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;    <span class="comment">// ==&gt; ORR  V, ZR, -Imm</span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;    <span class="comment">// ==&gt; MADD R,A,B,V // = -Imm + A*B</span></div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;    <span class="comment">// --- Create(MADD);</span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OrrRC;</div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;    <span class="keywordtype">unsigned</span> BitSize, OrrOpc, ZeroReg;</div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f">MachineCombinerPattern::MULSUBWI_OP1</a>) {</div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;      OrrOpc = AArch64::ORRWri;</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;      OrrRC = &amp;AArch64::GPR32spRegClass;</div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;      BitSize = 32;</div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;      ZeroReg = AArch64::WZR;</div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;      Opc = AArch64::MADDWrrr;</div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;      RC = &amp;AArch64::GPR32RegClass;</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;      OrrOpc = AArch64::ORRXri;</div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;      OrrRC = &amp;AArch64::GPR64spRegClass;</div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;      BitSize = 64;</div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;      ZeroReg = AArch64::XZR;</div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;      Opc = AArch64::MADDXrrr;</div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;      RC = &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;    }</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(OrrRC);</div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;    uint64_t Imm = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;    <span class="keywordflow">if</span> (Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;      <span class="keywordtype">unsigned</span> Val = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;      Imm = Imm &lt;&lt; Val;</div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;    }</div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;    uint64_t UImm = <a class="code" href="namespacellvm.html#ad12a58d7f81a304e0c568ad2210bc4fe">SignExtend64</a>(-Imm, BitSize);</div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;    uint64_t Encoding;</div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#a2cd3e23b97b495a98c0b723ab18e4d96">AArch64_AM::processLogicalImmediate</a>(UImm, BitSize, Encoding)) {</div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(OrrOpc), NewVR)</div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;              .addReg(ZeroReg)</div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Encoding);</div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;      InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;      InstrIdxForVirtReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(NewVR, 0));</div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a557df737496c8d8284e99bb5541680e3">genMaddR</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, NewVR, RC);</div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;    }</div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;  }</div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;</div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab43a44a5e9f8e54e889661f2518f4a4c">MachineCombinerPattern::MULADDv8i8_OP1</a>:</div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;    Opc = AArch64::MLAv8i8;</div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80c5c5734f45e1c6d5949b48c88633a4">MachineCombinerPattern::MULADDv8i8_OP2</a>:</div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;    Opc = AArch64::MLAv8i8;</div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a547b6fdc8555c9102461469c3d8efc15">MachineCombinerPattern::MULADDv16i8_OP1</a>:</div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;    Opc = AArch64::MLAv16i8;</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a395a9f3a54f88bc3dd42f5c51eb83f26">MachineCombinerPattern::MULADDv16i8_OP2</a>:</div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;    Opc = AArch64::MLAv16i8;</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae91264626f3ffaac2026259631e98f8a">MachineCombinerPattern::MULADDv4i16_OP1</a>:</div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;    Opc = AArch64::MLAv4i16;</div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa7d6e49a4f9c90d3ef8419ead6f7924c">MachineCombinerPattern::MULADDv4i16_OP2</a>:</div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;    Opc = AArch64::MLAv4i16;</div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac897548bafa7b95eb321258f794eb2ac">MachineCombinerPattern::MULADDv8i16_OP1</a>:</div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;    Opc = AArch64::MLAv8i16;</div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a134f907cbb8c1abeba32bf0a70ffbdf9">MachineCombinerPattern::MULADDv8i16_OP2</a>:</div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;    Opc = AArch64::MLAv8i16;</div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad3bf370e23985108ea96f3a193abd0bd">MachineCombinerPattern::MULADDv2i32_OP1</a>:</div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;    Opc = AArch64::MLAv2i32;</div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6189fc353fb1b17771ca2149885bd99e">MachineCombinerPattern::MULADDv2i32_OP2</a>:</div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;    Opc = AArch64::MLAv2i32;</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac9ad5c1f6d178b55bde924aeb418d0b2">MachineCombinerPattern::MULADDv4i32_OP1</a>:</div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;    Opc = AArch64::MLAv4i32;</div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad9823821c5d84e2290f359c4f353d165">MachineCombinerPattern::MULADDv4i32_OP2</a>:</div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;    Opc = AArch64::MLAv4i32;</div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;</div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2202d07bf3272b53672ef28aebf12568">MachineCombinerPattern::MULSUBv8i8_OP1</a>:</div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;    Opc = AArch64::MLAv8i8;</div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#abb6628504fb06919315452ee4a1e22e9">genFusedMultiplyAccNeg</a>(MF, MRI, TII, Root, InsInstrs,</div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;                                 InstrIdxForVirtReg, 1, Opc, AArch64::NEGv8i8,</div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;                                 RC);</div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a332b32bf8ce7a30d6b74adcbcc659011">MachineCombinerPattern::MULSUBv8i8_OP2</a>:</div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;    Opc = AArch64::MLSv8i8;</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac6f2d047f840c8f78290d1a3005edf99">MachineCombinerPattern::MULSUBv16i8_OP1</a>:</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;    Opc = AArch64::MLAv16i8;</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#abb6628504fb06919315452ee4a1e22e9">genFusedMultiplyAccNeg</a>(MF, MRI, TII, Root, InsInstrs,</div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;                                 InstrIdxForVirtReg, 1, Opc, AArch64::NEGv16i8,</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;                                 RC);</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a747c64f3b74a759daf45120930f0feb6">MachineCombinerPattern::MULSUBv16i8_OP2</a>:</div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;    Opc = AArch64::MLSv16i8;</div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab68b56d06e4d0e81788707d8b1c1e634">MachineCombinerPattern::MULSUBv4i16_OP1</a>:</div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;    Opc = AArch64::MLAv4i16;</div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#abb6628504fb06919315452ee4a1e22e9">genFusedMultiplyAccNeg</a>(MF, MRI, TII, Root, InsInstrs,</div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;                                 InstrIdxForVirtReg, 1, Opc, AArch64::NEGv4i16,</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;                                 RC);</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adf327b07510cec09ba74659917d2cb7d">MachineCombinerPattern::MULSUBv4i16_OP2</a>:</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;    Opc = AArch64::MLSv4i16;</div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4a1f8baa8091e277a45471c02e9bf4bf">MachineCombinerPattern::MULSUBv8i16_OP1</a>:</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;    Opc = AArch64::MLAv8i16;</div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#abb6628504fb06919315452ee4a1e22e9">genFusedMultiplyAccNeg</a>(MF, MRI, TII, Root, InsInstrs,</div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;                                 InstrIdxForVirtReg, 1, Opc, AArch64::NEGv8i16,</div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;                                 RC);</div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3ba9d4ba817e0fd17811e4f297bb0394">MachineCombinerPattern::MULSUBv8i16_OP2</a>:</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;    Opc = AArch64::MLSv8i16;</div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab65c69bb870dc8c6261058fe4a855d30">MachineCombinerPattern::MULSUBv2i32_OP1</a>:</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;    Opc = AArch64::MLAv2i32;</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#abb6628504fb06919315452ee4a1e22e9">genFusedMultiplyAccNeg</a>(MF, MRI, TII, Root, InsInstrs,</div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;                                 InstrIdxForVirtReg, 1, Opc, AArch64::NEGv2i32,</div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;                                 RC);</div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae74328d517bf2a463bb93eab364ba33f">MachineCombinerPattern::MULSUBv2i32_OP2</a>:</div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;    Opc = AArch64::MLSv2i32;</div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80b124af47379d05275a319fc182d613">MachineCombinerPattern::MULSUBv4i32_OP1</a>:</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;    Opc = AArch64::MLAv4i32;</div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#abb6628504fb06919315452ee4a1e22e9">genFusedMultiplyAccNeg</a>(MF, MRI, TII, Root, InsInstrs,</div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;                                 InstrIdxForVirtReg, 1, Opc, AArch64::NEGv4i32,</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;                                 RC);</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b295e79e72029068bfb6efdc54b9515">MachineCombinerPattern::MULSUBv4i32_OP2</a>:</div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;    Opc = AArch64::MLSv4i32;</div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;</div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2213964950e793c7afdd7e2241ed5fff">MachineCombinerPattern::MULADDv4i16_indexed_OP1</a>:</div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;    Opc = AArch64::MLAv4i16_indexed;</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7b9eb664f370ad6c3d4e2204447d75c">MachineCombinerPattern::MULADDv4i16_indexed_OP2</a>:</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;    Opc = AArch64::MLAv4i16_indexed;</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aee6f9bcc13cce461b198d2229eeaf6ad">MachineCombinerPattern::MULADDv8i16_indexed_OP1</a>:</div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;    Opc = AArch64::MLAv8i16_indexed;</div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af18f788c6a2a2a0ac97b233744ccbeaa">MachineCombinerPattern::MULADDv8i16_indexed_OP2</a>:</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;    Opc = AArch64::MLAv8i16_indexed;</div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afb477086016ec7ad3f992288ce2e7d9d">MachineCombinerPattern::MULADDv2i32_indexed_OP1</a>:</div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;    Opc = AArch64::MLAv2i32_indexed;</div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3f0e9880b84d39c823228682966c4da3">MachineCombinerPattern::MULADDv2i32_indexed_OP2</a>:</div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;    Opc = AArch64::MLAv2i32_indexed;</div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a90c191a6a05a332c9f765b2c84f4680b">MachineCombinerPattern::MULADDv4i32_indexed_OP1</a>:</div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;    Opc = AArch64::MLAv4i32_indexed;</div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a71679481ab07058465bc551b4bdcffce">MachineCombinerPattern::MULADDv4i32_indexed_OP2</a>:</div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;    Opc = AArch64::MLAv4i32_indexed;</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;</div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a581fd12b0f735520833a7d4b553a52ad">MachineCombinerPattern::MULSUBv4i16_indexed_OP1</a>:</div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;    Opc = AArch64::MLAv4i16_indexed;</div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a9dc3e7dba3ebaaa9f196d38ae7c77e8f">genFusedMultiplyIdxNeg</a>(MF, MRI, TII, Root, InsInstrs,</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;                                 InstrIdxForVirtReg, 1, Opc, AArch64::NEGv4i16,</div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;                                 RC);</div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1a60a3fac27c1e7e8183a440d69f2f81">MachineCombinerPattern::MULSUBv4i16_indexed_OP2</a>:</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;    Opc = AArch64::MLSv4i16_indexed;</div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab91852340bbcfb51939f35ee372fd22d">MachineCombinerPattern::MULSUBv8i16_indexed_OP1</a>:</div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;    Opc = AArch64::MLAv8i16_indexed;</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a9dc3e7dba3ebaaa9f196d38ae7c77e8f">genFusedMultiplyIdxNeg</a>(MF, MRI, TII, Root, InsInstrs,</div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;                                 InstrIdxForVirtReg, 1, Opc, AArch64::NEGv8i16,</div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;                                 RC);</div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1e69956b425232693eded29d47d6d15d">MachineCombinerPattern::MULSUBv8i16_indexed_OP2</a>:</div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;    Opc = AArch64::MLSv8i16_indexed;</div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2635a71f0901740dd5519d3ec9a3a202">MachineCombinerPattern::MULSUBv2i32_indexed_OP1</a>:</div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;    Opc = AArch64::MLAv2i32_indexed;</div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a9dc3e7dba3ebaaa9f196d38ae7c77e8f">genFusedMultiplyIdxNeg</a>(MF, MRI, TII, Root, InsInstrs,</div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;                                 InstrIdxForVirtReg, 1, Opc, AArch64::NEGv2i32,</div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;                                 RC);</div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a84158dd1a8182d6f197658be0527d28a">MachineCombinerPattern::MULSUBv2i32_indexed_OP2</a>:</div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;    Opc = AArch64::MLSv2i32_indexed;</div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad7bab6f226e174247c9ef9b4e0d1bd0a">MachineCombinerPattern::MULSUBv4i32_indexed_OP1</a>:</div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;    Opc = AArch64::MLAv4i32_indexed;</div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a9dc3e7dba3ebaaa9f196d38ae7c77e8f">genFusedMultiplyIdxNeg</a>(MF, MRI, TII, Root, InsInstrs,</div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;                                 InstrIdxForVirtReg, 1, Opc, AArch64::NEGv4i32,</div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;                                 RC);</div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac57a2cf15e78090fa9176ea4e214b4df">MachineCombinerPattern::MULSUBv4i32_indexed_OP2</a>:</div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;    Opc = AArch64::MLSv4i32_indexed;</div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;</div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;  <span class="comment">// Floating Point Support</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2c64fa121b5991687394790a52ecf299">MachineCombinerPattern::FMULADDH_OP1</a>:</div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;    Opc = AArch64::FMADDHrrr;</div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;    RC = &amp;AArch64::FPR16RegClass;</div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">MachineCombinerPattern::FMULADDS_OP1</a>:</div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;    Opc = AArch64::FMADDSrrr;</div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;    RC = &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">MachineCombinerPattern::FMULADDD_OP1</a>:</div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;    Opc = AArch64::FMADDDrrr;</div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;</div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a9064e3d57055daa26f814fc94c1cecfb">MachineCombinerPattern::FMULADDH_OP2</a>:</div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;    Opc = AArch64::FMADDHrrr;</div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;    RC = &amp;AArch64::FPR16RegClass;</div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">MachineCombinerPattern::FMULADDS_OP2</a>:</div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;    Opc = AArch64::FMADDSrrr;</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;    RC = &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">MachineCombinerPattern::FMULADDD_OP2</a>:</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;    Opc = AArch64::FMADDDrrr;</div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;</div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">MachineCombinerPattern::FMLAv1i32_indexed_OP1</a>:</div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;    Opc = AArch64::FMLAv1i32_indexed;</div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;    RC = &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">MachineCombinerPattern::FMLAv1i32_indexed_OP2</a>:</div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;    Opc = AArch64::FMLAv1i32_indexed;</div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;    RC = &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;</div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">MachineCombinerPattern::FMLAv1i64_indexed_OP1</a>:</div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;    Opc = AArch64::FMLAv1i64_indexed;</div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">MachineCombinerPattern::FMLAv1i64_indexed_OP2</a>:</div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;    Opc = AArch64::FMLAv1i64_indexed;</div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;</div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a521b32f7c9c577a6b39781213eb2cb30">MachineCombinerPattern::FMLAv4i16_indexed_OP1</a>:</div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;    Opc = AArch64::FMLAv4i16_indexed;</div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa9f3c5f2295bad84281cbeaa529e61e7">MachineCombinerPattern::FMLAv4f16_OP1</a>:</div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;    Opc = AArch64::FMLAv4f16;</div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae4b83d82585f6cf865c9c772daff9aac">MachineCombinerPattern::FMLAv4i16_indexed_OP2</a>:</div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;    Opc = AArch64::FMLAv4i16_indexed;</div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a23541701e4107566402d268babc0f7a0">MachineCombinerPattern::FMLAv4f16_OP2</a>:</div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;    Opc = AArch64::FMLAv4f16;</div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;</div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">MachineCombinerPattern::FMLAv2i32_indexed_OP1</a>:</div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">MachineCombinerPattern::FMLAv2f32_OP1</a>:</div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">MachineCombinerPattern::FMLAv2i32_indexed_OP1</a>) {</div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;      Opc = AArch64::FMLAv2i32_indexed;</div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;      Opc = AArch64::FMLAv2f32;</div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;    }</div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">MachineCombinerPattern::FMLAv2i32_indexed_OP2</a>:</div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">MachineCombinerPattern::FMLAv2f32_OP2</a>:</div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">MachineCombinerPattern::FMLAv2i32_indexed_OP2</a>) {</div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;      Opc = AArch64::FMLAv2i32_indexed;</div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;      Opc = AArch64::FMLAv2f32;</div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;    }</div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;</div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae85c386ac7b2ceea0d88784fafafd39e">MachineCombinerPattern::FMLAv8i16_indexed_OP1</a>:</div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;    Opc = AArch64::FMLAv8i16_indexed;</div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abf7ba5f9855516b861f6c4cf5c34491f">MachineCombinerPattern::FMLAv8f16_OP1</a>:</div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;    Opc = AArch64::FMLAv8f16;</div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae15079d2e661de449accda868512f3f2">MachineCombinerPattern::FMLAv8i16_indexed_OP2</a>:</div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;    Opc = AArch64::FMLAv8i16_indexed;</div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa5cad2c16f0f98b21059d400a842e007">MachineCombinerPattern::FMLAv8f16_OP2</a>:</div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;    Opc = AArch64::FMLAv8f16;</div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;</div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">MachineCombinerPattern::FMLAv2i64_indexed_OP1</a>:</div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">MachineCombinerPattern::FMLAv2f64_OP1</a>:</div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">MachineCombinerPattern::FMLAv2i64_indexed_OP1</a>) {</div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;      Opc = AArch64::FMLAv2i64_indexed;</div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;      Opc = AArch64::FMLAv2f64;</div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;    }</div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">MachineCombinerPattern::FMLAv2i64_indexed_OP2</a>:</div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">MachineCombinerPattern::FMLAv2f64_OP2</a>:</div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">MachineCombinerPattern::FMLAv2i64_indexed_OP2</a>) {</div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;      Opc = AArch64::FMLAv2i64_indexed;</div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;      Opc = AArch64::FMLAv2f64;</div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;    }</div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;</div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">MachineCombinerPattern::FMLAv4i32_indexed_OP1</a>:</div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">MachineCombinerPattern::FMLAv4f32_OP1</a>:</div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">MachineCombinerPattern::FMLAv4i32_indexed_OP1</a>) {</div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;      Opc = AArch64::FMLAv4i32_indexed;</div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;      Opc = AArch64::FMLAv4f32;</div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;    }</div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;</div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">MachineCombinerPattern::FMLAv4i32_indexed_OP2</a>:</div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">MachineCombinerPattern::FMLAv4f32_OP2</a>:</div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">MachineCombinerPattern::FMLAv4i32_indexed_OP2</a>) {</div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;      Opc = AArch64::FMLAv4i32_indexed;</div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;      Opc = AArch64::FMLAv4f32;</div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;    }</div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;</div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6028bd3a601dd504141e1361b5db1492">MachineCombinerPattern::FMULSUBH_OP1</a>:</div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;    Opc = AArch64::FNMSUBHrrr;</div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;    RC = &amp;AArch64::FPR16RegClass;</div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">MachineCombinerPattern::FMULSUBS_OP1</a>:</div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;    Opc = AArch64::FNMSUBSrrr;</div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;    RC = &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">MachineCombinerPattern::FMULSUBD_OP1</a>:</div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;    Opc = AArch64::FNMSUBDrrr;</div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;</div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a615ff3cce7bc1e4ff773167c5c17d168">MachineCombinerPattern::FNMULSUBH_OP1</a>:</div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;    Opc = AArch64::FNMADDHrrr;</div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;    RC = &amp;AArch64::FPR16RegClass;</div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">MachineCombinerPattern::FNMULSUBS_OP1</a>:</div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;    Opc = AArch64::FNMADDSrrr;</div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;    RC = &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">MachineCombinerPattern::FNMULSUBD_OP1</a>:</div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;    Opc = AArch64::FNMADDDrrr;</div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC);</div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;</div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a296286c6430a892d841cb513531660b8">MachineCombinerPattern::FMULSUBH_OP2</a>:</div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;    Opc = AArch64::FMSUBHrrr;</div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;    RC = &amp;AArch64::FPR16RegClass;</div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">MachineCombinerPattern::FMULSUBS_OP2</a>:</div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;    Opc = AArch64::FMSUBSrrr;</div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;    RC = &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">MachineCombinerPattern::FMULSUBD_OP2</a>:</div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;    Opc = AArch64::FMSUBDrrr;</div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC);</div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;</div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">MachineCombinerPattern::FMLSv1i32_indexed_OP2</a>:</div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;    Opc = AArch64::FMLSv1i32_indexed;</div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;    RC = &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;</div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">MachineCombinerPattern::FMLSv1i64_indexed_OP2</a>:</div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;    Opc = AArch64::FMLSv1i64_indexed;</div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;</div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59c025ee51897a76f97fee4d314b8c54">MachineCombinerPattern::FMLSv4f16_OP1</a>:</div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a54d11bc3d8843ff040af59be8bb7af13">MachineCombinerPattern::FMLSv4i16_indexed_OP1</a>: {</div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::FNEGv4f16), NewVR)</div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;    InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;    InstrIdxForVirtReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(NewVR, 0));</div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59c025ee51897a76f97fee4d314b8c54">MachineCombinerPattern::FMLSv4f16_OP1</a>) {</div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;      Opc = AArch64::FMLAv4f16;</div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>, &amp;NewVR);</div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;      Opc = AArch64::FMLAv4i16_indexed;</div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>, &amp;NewVR);</div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;    }</div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;  }</div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af70e0b1d6898bd3f0ae6df4ac616b4c3">MachineCombinerPattern::FMLSv4f16_OP2</a>:</div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;    Opc = AArch64::FMLSv4f16;</div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a17362ccaee2fef3337d9a29ff399232b">MachineCombinerPattern::FMLSv4i16_indexed_OP2</a>:</div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;    Opc = AArch64::FMLSv4i16_indexed;</div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;</div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">MachineCombinerPattern::FMLSv2f32_OP2</a>:</div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">MachineCombinerPattern::FMLSv2i32_indexed_OP2</a>:</div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">MachineCombinerPattern::FMLSv2i32_indexed_OP2</a>) {</div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;      Opc = AArch64::FMLSv2i32_indexed;</div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;      Opc = AArch64::FMLSv2f32;</div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;    }</div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;</div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05addbc12649925b262818f3e005a4ec1e4">MachineCombinerPattern::FMLSv8f16_OP1</a>:</div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab4d7219c033a36da60f10c78e269e3ad">MachineCombinerPattern::FMLSv8i16_indexed_OP1</a>: {</div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::FNEGv8f16), NewVR)</div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;    InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;    InstrIdxForVirtReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(NewVR, 0));</div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05addbc12649925b262818f3e005a4ec1e4">MachineCombinerPattern::FMLSv8f16_OP1</a>) {</div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;      Opc = AArch64::FMLAv8f16;</div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>, &amp;NewVR);</div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;      Opc = AArch64::FMLAv8i16_indexed;</div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>, &amp;NewVR);</div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;    }</div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;  }</div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab7eaf10b55b2c3b849c192426ab2ef00">MachineCombinerPattern::FMLSv8f16_OP2</a>:</div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;    Opc = AArch64::FMLSv8f16;</div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a832f7ffb68fe4a65abd0264fdb503665">MachineCombinerPattern::FMLSv8i16_indexed_OP2</a>:</div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;    Opc = AArch64::FMLSv8i16_indexed;</div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;    MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;                           <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;</div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">MachineCombinerPattern::FMLSv2f64_OP2</a>:</div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">MachineCombinerPattern::FMLSv2i64_indexed_OP2</a>:</div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">MachineCombinerPattern::FMLSv2i64_indexed_OP2</a>) {</div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;      Opc = AArch64::FMLSv2i64_indexed;</div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;      Opc = AArch64::FMLSv2f64;</div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;    }</div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;</div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">MachineCombinerPattern::FMLSv4f32_OP2</a>:</div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">MachineCombinerPattern::FMLSv4i32_indexed_OP2</a>:</div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">MachineCombinerPattern::FMLSv4i32_indexed_OP2</a>) {</div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;      Opc = AArch64::FMLSv4i32_indexed;</div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>);</div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;      Opc = AArch64::FMLSv4f32;</div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 2, Opc, RC,</div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>);</div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;    }</div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac5a30549fe8425855610e29203ca1c9a">MachineCombinerPattern::FMLSv2f32_OP1</a>:</div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0">MachineCombinerPattern::FMLSv2i32_indexed_OP1</a>: {</div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::FNEGv2f32), NewVR)</div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;    InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;    InstrIdxForVirtReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(NewVR, 0));</div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0">MachineCombinerPattern::FMLSv2i32_indexed_OP1</a>) {</div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;      Opc = AArch64::FMLAv2i32_indexed;</div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>, &amp;NewVR);</div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;      Opc = AArch64::FMLAv2f32;</div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>, &amp;NewVR);</div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;    }</div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;  }</div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4488867294264fa12092c6121b93e530">MachineCombinerPattern::FMLSv4f32_OP1</a>:</div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31">MachineCombinerPattern::FMLSv4i32_indexed_OP1</a>: {</div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::FNEGv4f32), NewVR)</div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;    InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;    InstrIdxForVirtReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(NewVR, 0));</div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31">MachineCombinerPattern::FMLSv4i32_indexed_OP1</a>) {</div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;      Opc = AArch64::FMLAv4i32_indexed;</div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>, &amp;NewVR);</div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;      Opc = AArch64::FMLAv4f32;</div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>, &amp;NewVR);</div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;    }</div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;  }</div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59cc126201a45868166b5ddad3206b7f">MachineCombinerPattern::FMLSv2f64_OP1</a>:</div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246">MachineCombinerPattern::FMLSv2i64_indexed_OP1</a>: {</div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::FNEGv2f64), NewVR)</div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;    InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;    InstrIdxForVirtReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(NewVR, 0));</div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;    <span class="keywordflow">if</span> (Pattern == <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246">MachineCombinerPattern::FMLSv2i64_indexed_OP1</a>) {</div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;      Opc = AArch64::FMLAv2i64_indexed;</div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a>, &amp;NewVR);</div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;      Opc = AArch64::FMLAv2f64;</div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;      MUL = <a class="code" href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a>(MF, MRI, TII, Root, InsInstrs, 1, Opc, RC,</div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;                             <a class="code" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a>, &amp;NewVR);</div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;    }</div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;  }</div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;  } <span class="comment">// end switch (Pattern)</span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;  <span class="comment">// Record MUL and ADD/SUB for deletion</span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;  DelInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MUL);</div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;  DelInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;Root);</div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;}</div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="comment">/// Replace csincr-branch sequence by simple conditional branch</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="comment">/// Examples:</span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="comment">/// 1. \code</span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="comment">///   csinc  w9, wzr, wzr, &lt;condition code&gt;</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="comment">///   tbnz   w9, #0, 0x44</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="comment">///    \endcode</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="comment">/// to</span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="comment">///    \code</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="comment">///   b.&lt;inverted condition code&gt;</span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="comment">///    \endcode</span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="comment">/// 2. \code</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="comment">///   csinc w9, wzr, wzr, &lt;condition code&gt;</span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="comment">///   tbz   w9, #0, 0x44</span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="comment">///    \endcode</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="comment">/// to</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="comment">///    \code</span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="comment">///   b.&lt;condition code&gt;</span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="comment">///    \endcode</span></div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="comment">/// Replace compare and branch sequence by TBZ/TBNZ instruction when the</span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="comment">/// compare&#39;s constant operand is power of 2.</span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="comment">/// Examples:</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="comment">///    \code</span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="comment">///   and  w8, w8, #0x400</span></div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="comment">///   cbnz w8, L1</span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="comment">///    \endcode</span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="comment">/// to</span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="comment">///    \code</span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="comment">///   tbnz w8, #10, L1</span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="comment">///    \endcode</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="comment">/// \param  MI Conditional Branch</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="comment">/// \return True when the simple conditional branch is generated</span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60"> 5229</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">AArch64InstrInfo::optimizeCondBranch</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;  <span class="keywordtype">bool</span> IsNegativeBranch = <span class="keyword">false</span>;</div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;  <span class="keywordtype">bool</span> IsTestAndBranch = <span class="keyword">false</span>;</div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;  <span class="keywordtype">unsigned</span> TargetBBInMI = 0;</div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown branch instruction?&quot;</span>);</div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;  <span class="keywordflow">case</span> AArch64::Bcc:</div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZW:</div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZX:</div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;    TargetBBInMI = 1;</div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZW:</div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZX:</div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;    TargetBBInMI = 1;</div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;    IsNegativeBranch = <span class="keyword">true</span>;</div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZW:</div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZX:</div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;    TargetBBInMI = 2;</div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;    IsTestAndBranch = <span class="keyword">true</span>;</div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZW:</div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZX:</div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;    TargetBBInMI = 2;</div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;    IsNegativeBranch = <span class="keyword">true</span>;</div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;    IsTestAndBranch = <span class="keyword">true</span>;</div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;  }</div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;  <span class="comment">// So we increment a zero register and test for bits other</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;  <span class="comment">// than bit 0? Conservatively bail out in case the verifier</span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;  <span class="comment">// missed this case.</span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;  <span class="keywordflow">if</span> (IsTestAndBranch &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;</div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;  <span class="comment">// Find Definition.</span></div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() &amp;&amp; <span class="stringliteral">&quot;Incomplete machine instruciton\n&quot;</span>);</div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;getParent();</div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI = &amp;MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(VReg))</div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;</div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(VReg);</div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;</div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;  <span class="comment">// Look through COPY instructions to find definition.</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;  <span class="keywordflow">while</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>()) {</div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CopyVReg = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;    <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(CopyVReg))</div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;    <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac6d0ea5cd5faa6c348d99ec0a7b28483">hasOneDef</a>(CopyVReg))</div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;    DefMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(CopyVReg);</div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;  }</div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;</div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;  <span class="keywordflow">switch</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;  <span class="comment">// Fold AND into a TBZ/TBNZ if constant operand is power of 2.</span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDWri:</div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDXri: {</div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;    <span class="keywordflow">if</span> (IsTestAndBranch)</div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;    <span class="keywordflow">if</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() != MBB)</div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;    <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(VReg))</div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;</div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;    <span class="keywordtype">bool</span> Is32Bit = (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AArch64::ANDWri);</div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;    uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a1affd6d7e8a280fa6a0b642a6e0734b8">AArch64_AM::decodeLogicalImmediate</a>(</div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;        DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(), Is32Bit ? 32 : 64);</div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">isPowerOf2_64</a>(Mask))</div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;</div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewReg = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(NewReg))</div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;</div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">def_empty</a>(NewReg) &amp;&amp; <span class="stringliteral">&quot;Register must be defined.&quot;</span>);</div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;</div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RefToMBB = *MBB;</div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;    <span class="keywordtype">unsigned</span> Imm = <a class="code" href="namespacellvm.html#a4f42ed6fd2569fa43f03814a17f9d94a">Log2_64</a>(Mask);</div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (Imm &lt; 32)</div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;                       ? (IsNegativeBranch ? AArch64::TBNZW : AArch64::TBZW)</div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;                       : (IsNegativeBranch ? AArch64::TBNZX : AArch64::TBZX);</div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(RefToMBB, MI, DL, <span class="keyword">get</span>(Opc))</div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;                              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewReg)</div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;                              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Imm)</div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;                              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;    <span class="comment">// Register lives on to the CBZ now.</span></div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;</div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;    <span class="comment">// For immediate smaller than 32, we need to use the 32-bit</span></div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;    <span class="comment">// variant (W) in all cases. Indeed the 64-bit variant does not</span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;    <span class="comment">// allow to encode them.</span></div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;    <span class="comment">// Therefore, if the input register is 64-bit, we need to take the</span></div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;    <span class="comment">// 32-bit sub-part.</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;    <span class="keywordflow">if</span> (!Is32Bit &amp;&amp; Imm &lt; 32)</div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;      NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(AArch64::sub_32);</div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;  }</div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;  <span class="comment">// Look for CSINC</span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;  <span class="keywordflow">case</span> AArch64::CSINCWr:</div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;  <span class="keywordflow">case</span> AArch64::CSINCXr: {</div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;    <span class="keywordflow">if</span> (!(DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::WZR &amp;&amp;</div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;          DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::WZR) &amp;&amp;</div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;        !(DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::XZR &amp;&amp;</div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;          DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::XZR))</div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;</div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;    <span class="keywordflow">if</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a23fcb3c9cc9602657a3de8aa9ed0457d">findRegisterDefOperandIdx</a>(AArch64::NZCV, <span class="keyword">true</span>) != -1)</div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;</div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC = (<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>)DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;    <span class="comment">// Convert only when the condition code is not modified between</span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;    <span class="comment">// the CSINC and the branch. The CC may be used by other</span></div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;    <span class="comment">// instructions in between.</span></div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#a19a5a038e1b77984ca9710992b68b938">areCFlagsAccessedBetweenInstrs</a>(DefMI, MI, &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>(), <a class="code" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3">AK_Write</a>))</div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RefToMBB = *MBB;</div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(TargetBBInMI).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;    <span class="keywordflow">if</span> (IsNegativeBranch)</div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;      CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(CC);</div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(RefToMBB, MI, DL, <span class="keyword">get</span>(AArch64::Bcc)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CC).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;  }</div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;  }</div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;}</div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;</div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920"> 5367</a></span>&#160;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">AArch64InstrInfo::decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF)<span class="keyword"> const </span>{</div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a431b2e3ea036a96be92385e07bfbb0ad">AArch64II::MO_FRAGMENT</a>;</div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;  <span class="keywordflow">return</span> std::make_pair(TF &amp; Mask, TF &amp; ~Mask);</div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;}</div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;</div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8"> 5373</a></span>&#160;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;  <span class="keyword">using namespace </span>AArch64II;</div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;</div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;unsigned, const char *&gt; TargetFlags[] = {</div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">MO_PAGE</a>, <span class="stringliteral">&quot;aarch64-page&quot;</span>}, {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">MO_PAGEOFF</a>, <span class="stringliteral">&quot;aarch64-pageoff&quot;</span>},</div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd">MO_G3</a>, <span class="stringliteral">&quot;aarch64-g3&quot;</span>},     {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9">MO_G2</a>, <span class="stringliteral">&quot;aarch64-g2&quot;</span>},</div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">MO_G1</a>, <span class="stringliteral">&quot;aarch64-g1&quot;</span>},     {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">MO_G0</a>, <span class="stringliteral">&quot;aarch64-g0&quot;</span>},</div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71abb4faac7fe2138d41464b4e802ec103f">MO_HI12</a>, <span class="stringliteral">&quot;aarch64-hi12&quot;</span>}};</div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TargetFlags);</div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;}</div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;</div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb"> 5385</a></span>&#160;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;  <span class="keyword">using namespace </span>AArch64II;</div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;</div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;unsigned, const char *&gt; TargetFlags[] = {</div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71afacfcdd80d8095ce952ab919979f1d2f">MO_COFFSTUB</a>, <span class="stringliteral">&quot;aarch64-coffstub&quot;</span>},</div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">MO_GOT</a>, <span class="stringliteral">&quot;aarch64-got&quot;</span>},</div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">MO_NC</a>, <span class="stringliteral">&quot;aarch64-nc&quot;</span>},</div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a39261c05ab3afff5126eb55ee51fed44">MO_S</a>, <span class="stringliteral">&quot;aarch64-s&quot;</span>},</div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">MO_TLS</a>, <span class="stringliteral">&quot;aarch64-tls&quot;</span>},</div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a014aa77d177f925047f52c27d6dec14e">MO_DLLIMPORT</a>, <span class="stringliteral">&quot;aarch64-dllimport&quot;</span>},</div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4ac8a83c3f27cf2acb3928c64c07f1db">MO_PREL</a>, <span class="stringliteral">&quot;aarch64-prel&quot;</span>},</div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71aefb2c1834e49df9715967d4a2c9c99e8">MO_TAGGED</a>, <span class="stringliteral">&quot;aarch64-tagged&quot;</span>}};</div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TargetFlags);</div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;}</div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;</div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;</a>&gt;</div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58"> 5401</a></span>&#160;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;MachineMemOperand::Flags, const char *&gt; TargetFlags[] =</div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;      {{<a class="code" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">MOSuppressPair</a>, <span class="stringliteral">&quot;aarch64-suppress-pair&quot;</span>},</div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;       {<a class="code" href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">MOStridedAccess</a>, <span class="stringliteral">&quot;aarch64-strided-access&quot;</span>}};</div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TargetFlags);</div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;}</div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="comment">/// Constants defining how certain sequences should be outlined.</span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="comment">/// This encompasses how an outlined function should be called, and what kind of</span></div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="comment">/// frame should be emitted for that outlined function.</span></div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="comment">/// \p MachineOutlinerDefault implies that the function should be called with</span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="comment">/// a save and restore of LR to the stack.</span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="comment">/// That is,</span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="comment">/// I1     Save LR                    OUTLINED_FUNCTION:</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="comment">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="comment">/// I3     Restore LR                 I2</span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="comment">///                                   I3</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="comment">///                                   RET</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="comment">/// * Call construction overhead: 3 (save + BL + restore)</span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="comment">/// * Frame construction overhead: 1 (ret)</span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="comment">/// * Requires stack fixups? Yes</span></div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="comment">/// \p MachineOutlinerTailCall implies that the function is being created from</span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="comment">/// a sequence of instructions ending in a return.</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="comment">/// That is,</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="comment">/// I1                             OUTLINED_FUNCTION:</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment">/// I2 --&gt; B OUTLINED_FUNCTION     I1</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="comment">/// RET                            I2</span></div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="comment">///                                RET</span></div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="comment">/// * Call construction overhead: 1 (B)</span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="comment">/// * Frame construction overhead: 0 (Return included in sequence)</span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="comment">/// * Requires stack fixups? No</span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="comment">/// \p MachineOutlinerNoLRSave implies that the function should be called using</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="comment">/// a BL instruction, but doesn&#39;t require LR to be saved and restored. This</span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="comment">/// happens when LR is known to be dead.</span></div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="comment">/// That is,</span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="comment">/// I1                                OUTLINED_FUNCTION:</span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="comment">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="comment">/// I3                                I2</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="comment">///                                   I3</span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="comment">///                                   RET</span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="comment">/// * Call construction overhead: 1 (BL)</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="comment">/// * Frame construction overhead: 1 (RET)</span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="comment">/// * Requires stack fixups? No</span></div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="comment">/// \p MachineOutlinerThunk implies that the function is being created from</span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="comment">/// a sequence of instructions ending in a call. The outlined function is</span></div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="comment">/// called with a BL instruction, and the outlined function tail-calls the</span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="comment">/// original call destination.</span></div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="comment">/// That is,</span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="comment">/// I1                                OUTLINED_FUNCTION:</span></div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="comment">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="comment">/// BL f                              I2</span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="comment">///                                   B f</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="comment">/// * Call construction overhead: 1 (BL)</span></div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="comment">/// * Frame construction overhead: 0</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="comment">/// * Requires stack fixups? No</span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="comment">/// \p MachineOutlinerRegSave implies that the function should be called with a</span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="comment">/// save and restore of LR to an available register. This allows us to avoid</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="comment">/// stack fixups. Note that this outlining variant is compatible with the</span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="comment">/// NoLRSave case.</span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="comment">/// That is,</span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="comment">/// I1     Save LR                    OUTLINED_FUNCTION:</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="comment">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</span></div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="comment">/// I3     Restore LR                 I2</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="comment">///                                   I3</span></div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="comment">///                                   RET</span></div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="comment">/// * Call construction overhead: 3 (save + BL + restore)</span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="comment">/// * Frame construction overhead: 1 (ret)</span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="comment">/// * Requires stack fixups? No</span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4"> 5488</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4">MachineOutlinerClass</a> {</div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a"> 5489</a></span>&#160;  <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>,  <span class="comment">/// Emit a save, restore, call, and return.</span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7"> 5490</a></span>&#160;<span class="comment"></span>  <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>, <span class="comment">/// Only emit a branch.</span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a"> 5491</a></span>&#160;<span class="comment"></span>  <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a>, <span class="comment">/// Emit a call and return.</span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c"> 5492</a></span>&#160;<span class="comment"></span>  <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>,    <span class="comment">/// Emit a call and tail-call.</span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585"> 5493</a></span>&#160;<span class="comment"></span>  <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585">MachineOutlinerRegSave</a>   <span class="comment">/// Same as default, but save to a register.</span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="comment"></span>};</div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;</div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129"> 5496</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129">MachineOutlinerMBBFlags</a> {</div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08"> 5497</a></span>&#160;  <a class="code" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08">LRUnavailableSomewhere</a> = 0x2,</div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482"> 5498</a></span>&#160;  <a class="code" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">HasCalls</a> = 0x4,</div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823"> 5499</a></span>&#160;  <a class="code" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">UnsafeRegsDead</a> = 0x8</div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;};</div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;</div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;AArch64InstrInfo::findRegisterToSaveLRTo(<span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a46abb13670e1c31c54ae9b6bed282ce0">LRUWasSet</a> &amp;&amp; <span class="stringliteral">&quot;LRU wasn&#39;t set?&quot;</span>);</div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a83350ed145c0c1389fe6d1961fa92d8c">getMF</a>();</div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *ARI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *<span class="keyword">&gt;</span>(</div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;      MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>());</div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;</div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;  <span class="comment">// Check if there is an available register across the sequence that we can</span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;  <span class="comment">// use.</span></div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : AArch64::GPR64RegClass) {</div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;    <span class="keywordflow">if</span> (!ARI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a853e9b05cc48d75ad5c0fcd3f9f3abdb">isReservedReg</a>(*MF, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &amp;&amp;</div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;        <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> != AArch64::LR &amp;&amp;  <span class="comment">// LR is not reserved, but don&#39;t use it.</span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;        <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> != AArch64::X16 &amp;&amp; <span class="comment">// X16 is not guaranteed to be preserved.</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;        <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> != AArch64::X17 &amp;&amp; <span class="comment">// Ditto for X17.</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;        C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a04130ef7bf6a274adc6f34fd8e5c929a">LRU</a>.<a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &amp;&amp; C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#ac46954911fa8453377035f0e9e929949">UsedInSequence</a>.<a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;  }</div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;</div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;  <span class="comment">// No suitable register. Return 0.</span></div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;  <span class="keywordflow">return</span> 0u;</div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;}</div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;</div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ac15c0fdff1ea78da81fb615670cbd7c1"> 5525</a></span>&#160;<a class="code" href="AArch64InstrInfo_8cpp.html#ac15c0fdff1ea78da81fb615670cbd7c1">outliningCandidatesSigningScopeConsensus</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;a,</div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;b) {</div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;Fa = a.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a83350ed145c0c1389fe6d1961fa92d8c">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;Fb = b.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a83350ed145c0c1389fe6d1961fa92d8c">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;</div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;  <span class="comment">// If none of the functions have the &quot;sign-return-address&quot; attribute their</span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;  <span class="comment">// signing behaviour is equal</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;  <span class="keywordflow">if</span> (!Fa.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>) &amp;&amp;</div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;      !Fb.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>)) {</div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;  }</div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;</div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;  <span class="comment">// If both functions have the &quot;sign-return-address&quot; attribute their signing</span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;  <span class="comment">// behaviour is equal, if the values of the attributes are equal</span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;  <span class="keywordflow">if</span> (Fa.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>) &amp;&amp;</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;      Fb.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>)) {</div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ScopeA =</div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;        Fa.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ScopeB =</div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;        Fb.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;    <span class="keywordflow">return</span> ScopeA.<a class="code" href="classllvm_1_1StringRef.html#aec5c723a077f34100bba97e1df17c6b2">equals</a>(ScopeB);</div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;  }</div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;</div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;  <span class="comment">// If function B doesn&#39;t have the &quot;sign-return-address&quot; attribute but A does,</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;  <span class="comment">// the functions&#39; signing behaviour is equal if A&#39;s value for</span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;  <span class="comment">// &quot;sign-return-address&quot; is &quot;none&quot; and vice versa.</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;  <span class="keywordflow">if</span> (Fa.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>)) {</div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ScopeA =</div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;        Fa.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;    <span class="keywordflow">return</span> ScopeA.<a class="code" href="classllvm_1_1StringRef.html#aec5c723a077f34100bba97e1df17c6b2">equals</a>(<span class="stringliteral">&quot;none&quot;</span>);</div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;  }</div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;</div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;  <span class="keywordflow">if</span> (Fb.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>)) {</div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ScopeB =</div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;        Fb.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;    <span class="keywordflow">return</span> ScopeB.<a class="code" href="classllvm_1_1StringRef.html#aec5c723a077f34100bba97e1df17c6b2">equals</a>(<span class="stringliteral">&quot;none&quot;</span>);</div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;  }</div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;</div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unkown combination of sign-return-address attributes&quot;</span>);</div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;}</div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;</div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#abc2a85d6828b45938a55cce5ea029d72"> 5567</a></span>&#160;<a class="code" href="AArch64InstrInfo_8cpp.html#abc2a85d6828b45938a55cce5ea029d72">outliningCandidatesSigningKeyConsensus</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;a,</div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;b) {</div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;Fa = a.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a83350ed145c0c1389fe6d1961fa92d8c">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;Fb = b.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a83350ed145c0c1389fe6d1961fa92d8c">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;</div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;  <span class="comment">// If none of the functions have the &quot;sign-return-address-key&quot; attribute</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;  <span class="comment">// their keys are equal</span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;  <span class="keywordflow">if</span> (!Fa.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address-key&quot;</span>) &amp;&amp;</div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;      !Fb.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address-key&quot;</span>)) {</div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;  }</div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;</div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;  <span class="comment">// If both functions have the &quot;sign-return-address-key&quot; attribute their</span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;  <span class="comment">// keys are equal if the values of &quot;sign-return-address-key&quot; are equal</span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;  <span class="keywordflow">if</span> (Fa.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address-key&quot;</span>) &amp;&amp;</div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;      Fb.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address-key&quot;</span>)) {</div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> KeyA =</div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;        Fa.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address-key&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> KeyB =</div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;        Fb.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address-key&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;    <span class="keywordflow">return</span> KeyA.<a class="code" href="classllvm_1_1StringRef.html#aec5c723a077f34100bba97e1df17c6b2">equals</a>(KeyB);</div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;  }</div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;</div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;  <span class="comment">// If B doesn&#39;t have the &quot;sign-return-address-key&quot; attribute, both keys are</span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;  <span class="comment">// equal, if function a has the default key (a_key)</span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;  <span class="keywordflow">if</span> (Fa.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address-key&quot;</span>)) {</div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> KeyA =</div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;        Fa.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address-key&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;    <span class="keywordflow">return</span> KeyA.<a class="code" href="classllvm_1_1StringRef.html#a49b9fe5fcca9866a1f38ce7319561183">equals_lower</a>(<span class="stringliteral">&quot;a_key&quot;</span>);</div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;  }</div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;</div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;  <span class="keywordflow">if</span> (Fb.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address-key&quot;</span>)) {</div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> KeyB =</div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;        Fb.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address-key&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;    <span class="keywordflow">return</span> KeyB.<a class="code" href="classllvm_1_1StringRef.html#a49b9fe5fcca9866a1f38ce7319561183">equals_lower</a>(<span class="stringliteral">&quot;a_key&quot;</span>);</div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;  }</div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;</div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unkown combination of sign-return-address-key attributes&quot;</span>);</div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;}</div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;</div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aa863e9b6fdfad53c49593d81d89f6cec"> 5607</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#aa863e9b6fdfad53c49593d81d89f6cec">outliningCandidatesV8_3OpsConsensus</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;a,</div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;b) {</div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;SubtargetA =</div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;      a.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a83350ed145c0c1389fe6d1961fa92d8c">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;();</div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;SubtargetB =</div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;      b.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a83350ed145c0c1389fe6d1961fa92d8c">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;();</div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;  <span class="keywordflow">return</span> SubtargetA.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a1d5169d9a2fd6846d1bea9fe9d787c80">hasV8_3aOps</a>() == SubtargetB.hasV8_3aOps();</div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;}</div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;</div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0"> 5616</a></span>&#160;<a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">AArch64InstrInfo::getOutliningCandidateInfo</a>(</div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;    std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs)<span class="keyword"> const </span>{</div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;  <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;FirstCand = RepeatedSequenceLocs[0];</div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;  <span class="keywordtype">unsigned</span> SequenceSize =</div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;      std::accumulate(FirstCand.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a20c626fe8e33ae4a8737a7c360482ee9">front</a>(), std::next(FirstCand.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#abcd908a35267cd2a6a3afdb42c92117c">back</a>()), 0,</div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;                      [<span class="keyword">this</span>](<span class="keywordtype">unsigned</span> Sum, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;                        <span class="keywordflow">return</span> Sum + <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">getInstSizeInBytes</a>(MI);</div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;                      });</div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;  <span class="keywordtype">unsigned</span> NumBytesToCreateFrame = 0;</div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;</div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;  <span class="comment">// We only allow outlining for functions having exactly matching return</span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;  <span class="comment">// address signing attributes, i.e., all share the same value for the</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;  <span class="comment">// attribute &quot;sign-return-address&quot; and all share the same type of key they</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;  <span class="comment">// are signed with.</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;  <span class="comment">// Additionally we require all functions to simultaniously either support</span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;  <span class="comment">// v8.3a features or not. Otherwise an outlined function could get signed</span></div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;  <span class="comment">// using dedicated v8.3 instructions and a call from a function that doesn&#39;t</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;  <span class="comment">// support v8.3 instructions would therefore be invalid.</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;  <span class="keywordflow">if</span> (std::adjacent_find(</div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;          RepeatedSequenceLocs.begin(), RepeatedSequenceLocs.end(),</div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;          [](<span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;a, <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;b) {</div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;            <span class="comment">// Return true if a and b are non-equal w.r.t. return address</span></div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;            <span class="comment">// signing or support of v8.3a features</span></div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="AArch64InstrInfo_8cpp.html#ac15c0fdff1ea78da81fb615670cbd7c1">outliningCandidatesSigningScopeConsensus</a>(a, b) &amp;&amp;</div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;                <a class="code" href="AArch64InstrInfo_8cpp.html#abc2a85d6828b45938a55cce5ea029d72">outliningCandidatesSigningKeyConsensus</a>(a, b) &amp;&amp;</div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;                <a class="code" href="AArch64InstrInfo_8cpp.html#aa863e9b6fdfad53c49593d81d89f6cec">outliningCandidatesV8_3OpsConsensus</a>(a, b)) {</div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;            }</div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;          }) != RepeatedSequenceLocs.end()) {</div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>();</div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;  }</div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;</div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;  <span class="comment">// Since at this point all candidates agree on their return address signing</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;  <span class="comment">// picking just one is fine. If the candidate functions potentially sign their</span></div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;  <span class="comment">// return addresses, the outlined function should do the same. Note that in</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;  <span class="comment">// the case of &quot;sign-return-address&quot;=&quot;non-leaf&quot; this is an assumption: It is</span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;  <span class="comment">// not certainly true that the outlined function will have to sign its return</span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;  <span class="comment">// address but this decision is made later, when the decision to outline</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;  <span class="comment">// has already been made.</span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;  <span class="comment">// The same holds for the number of additional instructions we need: On</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;  <span class="comment">// v8.3a RET can be replaced by RETAA/RETAB and no AUT instruction is</span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;  <span class="comment">// necessary. However, at this point we don&#39;t know if the outlined function</span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;  <span class="comment">// will have a RET instruction so we assume the worst.</span></div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;FCF = FirstCand.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a83350ed145c0c1389fe6d1961fa92d8c">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>();</div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;  <span class="keywordflow">if</span> (FCF.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>)) {</div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;    <span class="comment">// One PAC and one AUT instructions</span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;    NumBytesToCreateFrame += 8;</div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;</div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;    <span class="comment">// We have to check if sp modifying instructions would get outlined.</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;    <span class="comment">// If so we only allow outlining if sp is unchanged overall, so matching</span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;    <span class="comment">// sub and add instructions are okay to outline, all other sp modifications</span></div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;    <span class="comment">// are not</span></div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;    <span class="keyword">auto</span> hasIllegalSPModification = [&amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>](<a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;      <span class="keywordtype">int</span> SPValue = 0;</div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>.front();</div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;      <span class="keywordflow">for</span> (;;) {</div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;        <span class="keywordflow">if</span> (MBBI-&gt;modifiesRegister(AArch64::SP, &amp;TRI)) {</div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;          <span class="keywordflow">switch</span> (MBBI-&gt;getOpcode()) {</div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;          <span class="keywordflow">case</span> AArch64::ADDXri:</div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;          <span class="keywordflow">case</span> AArch64::ADDWri:</div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;            <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBBI-&gt;getNumOperands() == 4 &amp;&amp; <span class="stringliteral">&quot;Wrong number of operands&quot;</span>);</div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;            <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBBI-&gt;getOperand(2).isImm() &amp;&amp;</div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;                   <span class="stringliteral">&quot;Expected operand to be immediate&quot;</span>);</div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;            <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBBI-&gt;getOperand(1).isReg() &amp;&amp;</div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;                   <span class="stringliteral">&quot;Expected operand to be a register&quot;</span>);</div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;            <span class="comment">// Check if the add just increments sp. If so, we search for</span></div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;            <span class="comment">// matching sub instructions that decrement sp. If not, the</span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;            <span class="comment">// modification is illegal</span></div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;            <span class="keywordflow">if</span> (MBBI-&gt;getOperand(1).getReg() == AArch64::SP)</div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;              SPValue += MBBI-&gt;getOperand(2).getImm();</div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;          <span class="keywordflow">case</span> AArch64::SUBXri:</div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;          <span class="keywordflow">case</span> AArch64::SUBWri:</div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;            <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBBI-&gt;getNumOperands() == 4 &amp;&amp; <span class="stringliteral">&quot;Wrong number of operands&quot;</span>);</div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;            <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBBI-&gt;getOperand(2).isImm() &amp;&amp;</div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;                   <span class="stringliteral">&quot;Expected operand to be immediate&quot;</span>);</div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;            <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBBI-&gt;getOperand(1).isReg() &amp;&amp;</div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;                   <span class="stringliteral">&quot;Expected operand to be a register&quot;</span>);</div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;            <span class="comment">// Check if the sub just decrements sp. If so, we search for</span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;            <span class="comment">// matching add instructions that increment sp. If not, the</span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;            <span class="comment">// modification is illegal</span></div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;            <span class="keywordflow">if</span> (MBBI-&gt;getOperand(1).getReg() == AArch64::SP)</div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;              SPValue -= MBBI-&gt;getOperand(2).getImm();</div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;          }</div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;        }</div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;        <span class="keywordflow">if</span> (MBBI == <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>.back())</div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;        ++MBBI;</div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;      }</div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;      <span class="keywordflow">if</span> (SPValue)</div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;    };</div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;    <span class="comment">// Remove candidates with illegal stack modifying instructions</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;    RepeatedSequenceLocs.erase(<a class="code" href="namespacellvm.html#a99eced173a909993b89cc0a22e579aeb">std::remove_if</a>(RepeatedSequenceLocs.begin(),</div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;                                              RepeatedSequenceLocs.end(),</div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;                                              hasIllegalSPModification),</div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;                               RepeatedSequenceLocs.end());</div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;</div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;    <span class="comment">// If the sequence doesn&#39;t have enough candidates left, then we&#39;re done.</span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;    <span class="keywordflow">if</span> (RepeatedSequenceLocs.size() &lt; 2)</div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>();</div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;  }</div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;</div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;  <span class="comment">// Properties about candidate MBBs that hold for all of them.</span></div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;  <span class="keywordtype">unsigned</span> FlagsSetInAll = 0xF;</div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;</div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;  <span class="comment">// Compute liveness information for each candidate, and set FlagsSetInAll.</span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;  <a class="code" href="namespacellvm.html#ad0216d2a2bdaeb9aca5ba5d7bfb6ac40">std::for_each</a>(RepeatedSequenceLocs.begin(), RepeatedSequenceLocs.end(),</div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;                [&amp;FlagsSetInAll](<a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;                  FlagsSetInAll &amp;= <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>.Flags;</div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;                });</div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;</div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;  <span class="comment">// According to the AArch64 Procedure Call Standard, the following are</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;  <span class="comment">// undefined on entry/exit from a function call:</span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;  <span class="comment">// * Registers x16, x17, (and thus w16, w17)</span></div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;  <span class="comment">// * Condition codes (and thus the NZCV register)</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;  <span class="comment">// Because if this, we can&#39;t outline any sequence of instructions where</span></div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;  <span class="comment">// one</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;  <span class="comment">// of these registers is live into/across it. Thus, we need to delete</span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;  <span class="comment">// those</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;  <span class="comment">// candidates.</span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;  <span class="keyword">auto</span> CantGuaranteeValueAcrossCall = [&amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>](<a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;    <span class="comment">// If the unsafe registers in this block are all dead, then we don&#39;t need</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;    <span class="comment">// to compute liveness here.</span></div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>.Flags &amp; <a class="code" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">UnsafeRegsDead</a>)</div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;    <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>.initLRU(TRI);</div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;    <a class="code" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> LRU = <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>.LRU;</div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;    <span class="keywordflow">return</span> (!LRU.<a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::W16) || !LRU.<a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::W17) ||</div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;            !LRU.<a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::NZCV));</div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;  };</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;</div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;  <span class="comment">// Are there any candidates where those registers are live?</span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;  <span class="keywordflow">if</span> (!(FlagsSetInAll &amp; <a class="code" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">UnsafeRegsDead</a>)) {</div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;    <span class="comment">// Erase every candidate that violates the restrictions above. (It could be</span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;    <span class="comment">// true that we have viable candidates, so it&#39;s not worth bailing out in</span></div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;    <span class="comment">// the case that, say, 1 out of 20 candidates violate the restructions.)</span></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;    RepeatedSequenceLocs.erase(<a class="code" href="namespacellvm.html#a99eced173a909993b89cc0a22e579aeb">std::remove_if</a>(RepeatedSequenceLocs.begin(),</div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;                                              RepeatedSequenceLocs.end(),</div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;                                              CantGuaranteeValueAcrossCall),</div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;                               RepeatedSequenceLocs.end());</div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;</div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;    <span class="comment">// If the sequence doesn&#39;t have enough candidates left, then we&#39;re done.</span></div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;    <span class="keywordflow">if</span> (RepeatedSequenceLocs.size() &lt; 2)</div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>();</div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;  }</div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;</div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;  <span class="comment">// At this point, we have only &quot;safe&quot; candidates to outline. Figure out</span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;  <span class="comment">// frame + call instruction information.</span></div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;</div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;  <span class="keywordtype">unsigned</span> LastInstrOpcode = RepeatedSequenceLocs[0].back()-&gt;getOpcode();</div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;</div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;  <span class="comment">// Helper lambda which sets call information for every candidate.</span></div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;  <span class="keyword">auto</span> SetCandidateCallInfo =</div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;      [&amp;RepeatedSequenceLocs](<span class="keywordtype">unsigned</span> CallID, <span class="keywordtype">unsigned</span> NumBytesForCall) {</div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> : RepeatedSequenceLocs)</div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;          <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>.setCallInfo(CallID, NumBytesForCall);</div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;      };</div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;</div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;  <span class="keywordtype">unsigned</span> FrameID = <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>;</div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;  NumBytesToCreateFrame += 4;</div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;</div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;  <span class="keywordtype">bool</span> HasBTI = <a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(RepeatedSequenceLocs, [](<a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;    <span class="keywordflow">return</span> C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a83350ed145c0c1389fe6d1961fa92d8c">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;branch-target-enforcement&quot;</span>);</div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;  });</div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;</div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;  <span class="comment">// Returns true if an instructions is safe to fix up, false otherwise.</span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;  <span class="keyword">auto</span> IsSafeToFixup = [<span class="keyword">this</span>, &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>())</div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;</div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(AArch64::SP, &amp;TRI) &amp;&amp;</div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;        !MI.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(AArch64::SP, &amp;TRI))</div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;</div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;    <span class="comment">// Any modification of SP will break our code to save/restore LR.</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;    <span class="comment">// FIXME: We could handle some instructions which add a constant</span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;    <span class="comment">// offset to SP, with a bit more work.</span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(AArch64::SP, &amp;TRI))</div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;</div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;    <span class="comment">// At this point, we have a stack instruction that we might need to</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;    <span class="comment">// fix up. We&#39;ll handle it if it&#39;s a load or store.</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>()) {</div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="classllvm_1_1Base.html">Base</a>; <span class="comment">// Filled with the base operand of MI.</span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;      int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;             <span class="comment">// Filled with the offset of MI.</span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;</div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;      <span class="comment">// Does it allow us to offset the base operand and is the base the</span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;      <span class="comment">// register SP?</span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AArch64InstrInfo.html#afdd56180b2e41499346807b9e9cb88e0">getMemOperandWithOffset</a>(MI, Base, Offset, &amp;TRI) || !Base-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ||</div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;          Base-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != AArch64::SP)</div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;</div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;      <span class="comment">// Find the minimum/maximum offset for this instruction and check</span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;      <span class="comment">// if fixing it up would be in range.</span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;      int64_t MinOffset,</div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;          MaxOffset;  <span class="comment">// Unscaled offsets for the instruction.</span></div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;      <span class="keywordtype">unsigned</span> Scale; <span class="comment">// The scale to multiply the offsets by.</span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;      <span class="keywordtype">unsigned</span> DummyWidth;</div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;      <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">getMemOpInfo</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), Scale, DummyWidth, MinOffset, MaxOffset);</div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;</div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;      Offset += 16; <span class="comment">// Update the offset to what it would be if we outlined.</span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;      <span class="keywordflow">if</span> (Offset &lt; MinOffset * Scale || Offset &gt; MaxOffset * Scale)</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;</div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;      <span class="comment">// It&#39;s in range, so we can outline it.</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;    }</div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;</div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;    <span class="comment">// FIXME: Add handling for instructions like &quot;add x0, sp, #8&quot;.</span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;</div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;    <span class="comment">// We can&#39;t fix it up, so don&#39;t outline it.</span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;  };</div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;</div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;  <span class="comment">// True if it&#39;s possible to fix up each stack instruction in this sequence.</span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;  <span class="comment">// Important for frames/call variants that modify the stack.</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;  <span class="keywordtype">bool</span> AllStackInstrsSafe = <a class="code" href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">std::all_of</a>(</div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;      FirstCand.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a20c626fe8e33ae4a8737a7c360482ee9">front</a>(), std::next(FirstCand.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#abcd908a35267cd2a6a3afdb42c92117c">back</a>()), IsSafeToFixup);</div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;</div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;  <span class="comment">// If the last instruction in any candidate is a terminator, then we should</span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;  <span class="comment">// tail call all of the candidates.</span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;  <span class="keywordflow">if</span> (RepeatedSequenceLocs[0].back()-&gt;isTerminator()) {</div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;    FrameID = <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>;</div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;    NumBytesToCreateFrame = 0;</div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;    SetCandidateCallInfo(<a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>, 4);</div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;  }</div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;</div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LastInstrOpcode == <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">AArch64::BL</a> ||</div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;           (LastInstrOpcode == AArch64::BLR &amp;&amp; !HasBTI)) {</div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;    <span class="comment">// FIXME: Do we need to check if the code after this uses the value of LR?</span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;    FrameID = <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>;</div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;    NumBytesToCreateFrame = 0;</div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;    SetCandidateCallInfo(<a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>, 4);</div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;  }</div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;</div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;    <span class="comment">// We need to decide how to emit calls + frames. We can always emit the same</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;    <span class="comment">// frame if we don&#39;t need to save to the stack. If we have to save to the</span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;    <span class="comment">// stack, then we need a different frame.</span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;    <span class="keywordtype">unsigned</span> NumBytesNoStackCalls = 0;</div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;    std::vector&lt;outliner::Candidate&gt; CandidatesWithoutStackFixups;</div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;</div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;    <span class="comment">// Check if we have to save LR.</span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;C : RepeatedSequenceLocs) {</div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;      C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#ab9d6ba3c63339dbf164be7b1d9823379">initLRU</a>(TRI);</div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;</div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;      <span class="comment">// If we have a noreturn caller, then we&#39;re going to be conservative and</span></div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;      <span class="comment">// say that we have to save LR. If we don&#39;t have a ret at the end of the</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;      <span class="comment">// block, then we can&#39;t reason about liveness accurately.</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;      <span class="comment">// FIXME: We can probably do better than always disabling this in</span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;      <span class="comment">// noreturn functions by fixing up the liveness info.</span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;      <span class="keywordtype">bool</span> IsNoReturn =</div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;          C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a83350ed145c0c1389fe6d1961fa92d8c">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(Attribute::NoReturn);</div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;</div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;      <span class="comment">// Is LR available? If so, we don&#39;t need a save.</span></div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;      <span class="keywordflow">if</span> (C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a04130ef7bf6a274adc6f34fd8e5c929a">LRU</a>.<a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::LR) &amp;&amp; !IsNoReturn) {</div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;        NumBytesNoStackCalls += 4;</div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;        C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a2f7bd2c0cd67bd62dfde26548a340bd6">setCallInfo</a>(<a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a>, 4);</div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;        CandidatesWithoutStackFixups.push_back(C);</div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;      }</div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;</div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;      <span class="comment">// Is an unused register available? If so, we won&#39;t modify the stack, so</span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;      <span class="comment">// we can outline with the same frame type as those that don&#39;t save LR.</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (findRegisterToSaveLRTo(C)) {</div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;        NumBytesNoStackCalls += 12;</div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;        C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a2f7bd2c0cd67bd62dfde26548a340bd6">setCallInfo</a>(<a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585">MachineOutlinerRegSave</a>, 12);</div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;        CandidatesWithoutStackFixups.push_back(C);</div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;      }</div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;</div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;      <span class="comment">// Is SP used in the sequence at all? If not, we don&#39;t have to modify</span></div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;      <span class="comment">// the stack, so we are guaranteed to get the same frame.</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#ac46954911fa8453377035f0e9e929949">UsedInSequence</a>.<a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::SP)) {</div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;        NumBytesNoStackCalls += 12;</div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;        C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a2f7bd2c0cd67bd62dfde26548a340bd6">setCallInfo</a>(<a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>, 12);</div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;        CandidatesWithoutStackFixups.push_back(C);</div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;      }</div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;</div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;      <span class="comment">// If we outline this, we need to modify the stack. Pretend we don&#39;t</span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;      <span class="comment">// outline this by saving all of its bytes.</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;        NumBytesNoStackCalls += SequenceSize;</div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;      }</div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;    }</div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;</div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;    <span class="comment">// If there are no places where we have to save LR, then note that we</span></div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;    <span class="comment">// don&#39;t have to update the stack. Otherwise, give every candidate the</span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;    <span class="comment">// default call type, as long as it&#39;s safe to do so.</span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;    <span class="keywordflow">if</span> (!AllStackInstrsSafe ||</div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;        NumBytesNoStackCalls &lt;= RepeatedSequenceLocs.size() * 12) {</div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;      RepeatedSequenceLocs = CandidatesWithoutStackFixups;</div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;      FrameID = <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a>;</div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;      SetCandidateCallInfo(<a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>, 12);</div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;    }</div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;</div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;    <span class="comment">// If we dropped all of the candidates, bail out here.</span></div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;    <span class="keywordflow">if</span> (RepeatedSequenceLocs.size() &lt; 2) {</div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;      RepeatedSequenceLocs.clear();</div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>();</div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;    }</div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;  }</div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;</div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;  <span class="comment">// Does every candidate&#39;s MBB contain a call? If so, then we might have a call</span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;  <span class="comment">// in the range.</span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;  <span class="keywordflow">if</span> (FlagsSetInAll &amp; <a class="code" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">MachineOutlinerMBBFlags::HasCalls</a>) {</div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;    <span class="comment">// Check if the range contains a call. These require a save + restore of the</span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;    <span class="comment">// link register.</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;    <span class="keywordtype">bool</span> ModStackToSaveLR = <span class="keyword">false</span>;</div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">std::any_of</a>(FirstCand.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#a20c626fe8e33ae4a8737a7c360482ee9">front</a>(), FirstCand.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#abcd908a35267cd2a6a3afdb42c92117c">back</a>(),</div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;                    [](<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) { <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>(); }))</div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;      ModStackToSaveLR = <span class="keyword">true</span>;</div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;</div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;    <span class="comment">// Handle the last instruction separately. If this is a tail call, then the</span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;    <span class="comment">// last instruction is a call. We don&#39;t want to save + restore in this case.</span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;    <span class="comment">// However, it could be possible that the last instruction is a call without</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;    <span class="comment">// it being valid to tail call this sequence. We should consider this as</span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;    <span class="comment">// well.</span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FrameID != <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a> &amp;&amp;</div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;             FrameID != <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a> &amp;&amp; FirstCand.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#abcd908a35267cd2a6a3afdb42c92117c">back</a>()-&gt;isCall())</div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;      ModStackToSaveLR = <span class="keyword">true</span>;</div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;</div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;    <span class="keywordflow">if</span> (ModStackToSaveLR) {</div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;      <span class="comment">// We can&#39;t fix up the stack. Bail out.</span></div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;      <span class="keywordflow">if</span> (!AllStackInstrsSafe) {</div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;        RepeatedSequenceLocs.clear();</div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>();</div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;      }</div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;</div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;      <span class="comment">// Save + restore LR.</span></div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;      NumBytesToCreateFrame += 8;</div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;    }</div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;  }</div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;</div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>(RepeatedSequenceLocs, SequenceSize,</div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;                                    NumBytesToCreateFrame, FrameID);</div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;}</div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;</div><div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0"> 5967</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">AArch64InstrInfo::isFunctionSafeToOutlineFrom</a>(</div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs)<span class="keyword"> const </span>{</div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;</div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;  <span class="comment">// Can F be deduplicated by the linker? If it can, don&#39;t outline from it.</span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;  <span class="keywordflow">if</span> (!OutlineFromLinkOnceODRs &amp;&amp; F.<a class="code" href="classllvm_1_1GlobalValue.html#ae28d149d03a6ae88267f649bc1dbe42c">hasLinkOnceODRLinkage</a>())</div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;</div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;  <span class="comment">// Don&#39;t outline from functions with section markings; the program could</span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;  <span class="comment">// expect that all the code is in the named section.</span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;  <span class="comment">// FIXME: Allow outlining from multiple functions with the same section</span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;  <span class="comment">// marking.</span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;  <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1GlobalObject.html#ade7dc7510e950cd1c1181138b390f965">hasSection</a>())</div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;</div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;  <span class="comment">// Outlining from functions with redzones is unsafe since the outliner may</span></div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;  <span class="comment">// modify the stack. Check if hasRedZone is true or unknown; if yes, don&#39;t</span></div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;  <span class="comment">// outline from it.</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *AFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;  <span class="keywordflow">if</span> (!AFI || AFI-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#aa2b26d8c7072bccf18847469367cdddb">hasRedZone</a>().<a class="code" href="classllvm_1_1Optional.html#a3213ef934a6c27249671fd594d534b3c">getValueOr</a>(<span class="keyword">true</span>))</div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;</div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;  <span class="comment">// It&#39;s safe to outline from MF.</span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;}</div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;</div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a0d93655abe7a956170573a09a78814ff"> 5993</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a0d93655abe7a956170573a09a78814ff">AArch64InstrInfo::isMBBSafeToOutlineFrom</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;                                              <span class="keywordtype">unsigned</span> &amp;Flags)<span class="keyword"> const </span>{</div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;  <span class="comment">// Check if LR is available through all of the MBB. If it&#39;s not, then set</span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;  <span class="comment">// a flag.</span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">tracksLiveness</a>() &amp;&amp;</div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;         <span class="stringliteral">&quot;Suitable Machine Function for outlining must track liveness&quot;</span>);</div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;  <a class="code" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> LRU(<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>());</div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;</div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;  <a class="code" href="namespacellvm.html#ad0216d2a2bdaeb9aca5ba5d7bfb6ac40">std::for_each</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">rbegin</a>(), MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>(),</div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;                [&amp;LRU](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) { LRU.accumulate(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>); });</div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;</div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;  <span class="comment">// Check if each of the unsafe registers are available...</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;  <span class="keywordtype">bool</span> W16AvailableInBlock = LRU.available(AArch64::W16);</div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;  <span class="keywordtype">bool</span> W17AvailableInBlock = LRU.available(AArch64::W17);</div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;  <span class="keywordtype">bool</span> NZCVAvailableInBlock = LRU.available(AArch64::NZCV);</div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;</div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;  <span class="comment">// If all of these are dead (and not live out), we know we don&#39;t have to check</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;  <span class="comment">// them later.</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;  <span class="keywordflow">if</span> (W16AvailableInBlock &amp;&amp; W17AvailableInBlock &amp;&amp; NZCVAvailableInBlock)</div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;    Flags |= <a class="code" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">MachineOutlinerMBBFlags::UnsafeRegsDead</a>;</div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;</div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;  <span class="comment">// Now, add the live outs to the set.</span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;  LRU.addLiveOuts(MBB);</div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;</div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;  <span class="comment">// If any of these registers is available in the MBB, but also a live out of</span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;  <span class="comment">// the block, then we know outlining is unsafe.</span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;  <span class="keywordflow">if</span> (W16AvailableInBlock &amp;&amp; !LRU.available(AArch64::W16))</div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;  <span class="keywordflow">if</span> (W17AvailableInBlock &amp;&amp; !LRU.available(AArch64::W17))</div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;  <span class="keywordflow">if</span> (NZCVAvailableInBlock &amp;&amp; !LRU.available(AArch64::NZCV))</div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;</div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;  <span class="comment">// Check if there&#39;s a call inside this MachineBasicBlock. If there is, then</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;  <span class="comment">// set a flag.</span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(MBB, [](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) { <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>(); }))</div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;    Flags |= <a class="code" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">MachineOutlinerMBBFlags::HasCalls</a>;</div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;</div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;</div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;  <span class="comment">// In the event that we outline, we may have to save LR. If there is an</span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;  <span class="comment">// available register in the MBB, then we&#39;ll always save LR there. Check if</span></div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;  <span class="comment">// this is true.</span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;  <span class="keywordtype">bool</span> CanSaveLR = <span class="keyword">false</span>;</div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *ARI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *<span class="keyword">&gt;</span>(</div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;      MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>());</div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;</div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;  <span class="comment">// Check if there is an available register across the sequence that we can</span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;  <span class="comment">// use.</span></div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : AArch64::GPR64RegClass) {</div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;    <span class="keywordflow">if</span> (!ARI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a853e9b05cc48d75ad5c0fcd3f9f3abdb">isReservedReg</a>(*MF, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &amp;&amp; <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> != AArch64::LR &amp;&amp;</div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;        <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> != AArch64::X16 &amp;&amp; <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> != AArch64::X17 &amp;&amp; LRU.available(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) {</div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;      CanSaveLR = <span class="keyword">true</span>;</div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;    }</div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;  }</div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;</div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;  <span class="comment">// Check if we have a register we can save LR to, and if LR was used</span></div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;  <span class="comment">// somewhere. If both of those things are true, then we need to evaluate the</span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;  <span class="comment">// safety of outlining stack instructions later.</span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;  <span class="keywordflow">if</span> (!CanSaveLR &amp;&amp; !LRU.available(AArch64::LR))</div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;    Flags |= <a class="code" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08">MachineOutlinerMBBFlags::LRUnavailableSomewhere</a>;</div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;</div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;}</div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;</div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a7b66755cbe9d309216c9cba0088132e2"> 6060</a></span>&#160;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a7b66755cbe9d309216c9cba0088132e2">AArch64InstrInfo::getOutliningType</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MIT,</div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;                                   <span class="keywordtype">unsigned</span> Flags)<span class="keyword"> const </span>{</div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MIT;</div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;</div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;  <span class="comment">// Don&#39;t outline anything used for return address signing. The outlined</span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;  <span class="comment">// function will get signed later if needed</span></div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;  <span class="keywordflow">case</span> AArch64::PACIASP:</div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;  <span class="keywordflow">case</span> AArch64::PACIBSP:</div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;  <span class="keywordflow">case</span> AArch64::AUTIASP:</div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;  <span class="keywordflow">case</span> AArch64::AUTIBSP:</div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;  <span class="keywordflow">case</span> AArch64::RETAA:</div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;  <span class="keywordflow">case</span> AArch64::RETAB:</div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;  <span class="keywordflow">case</span> AArch64::EMITBKEY:</div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;  }</div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;</div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;  <span class="comment">// Don&#39;t outline LOHs.</span></div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;  <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#af5fb82333a878b0be74f7a2c9c42ea02">getLOHRelated</a>().<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(&amp;MI))</div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;</div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;  <span class="comment">// Don&#39;t allow debug values to impact outlining type.</span></div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">isDebugInstr</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae4c4f9c9cf73f1c869a1c0eae73c150f">isIndirectDebugValue</a>())</div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52add798e74afcdf046a9a39e477261ab0e">outliner::InstrType::Invisible</a>;</div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;</div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;  <span class="comment">// At this point, KILL instructions don&#39;t really tell us much so we can go</span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;  <span class="comment">// ahead and skip over them.</span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae9723ca940711fa1a09c0d53efeef5fe">isKill</a>())</div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52add798e74afcdf046a9a39e477261ab0e">outliner::InstrType::Invisible</a>;</div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;</div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;  <span class="comment">// Is this a terminator for a basic block?</span></div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>()) {</div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;</div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;    <span class="comment">// Is this the end of a function?</span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">succ_empty</a>())</div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">outliner::InstrType::Legal</a>;</div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;</div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;    <span class="comment">// It&#39;s not, so don&#39;t outline it.</span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;  }</div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;</div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;  <span class="comment">// Make sure none of the operands are un-outlinable.</span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOP : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;    <span class="keywordflow">if</span> (MOP.isCPI() || MOP.isJTI() || MOP.isCFIIndex() || MOP.isFI() ||</div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;        MOP.isTargetIndex())</div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;</div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;    <span class="comment">// If it uses LR or W30 explicitly, then don&#39;t touch it.</span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;    <span class="keywordflow">if</span> (MOP.isReg() &amp;&amp; !MOP.isImplicit() &amp;&amp;</div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;        (MOP.getReg() == AArch64::LR || MOP.getReg() == AArch64::W30))</div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;  }</div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;</div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;  <span class="comment">// Special cases for instructions that can always be outlined, but will fail</span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;  <span class="comment">// the later tests. e.g, ADRPs, which are PC-relative use LR, but can always</span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;  <span class="comment">// be outlined because they don&#39;t require a *specific* value to be in LR.</span></div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">AArch64::ADRP</a>)</div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">outliner::InstrType::Legal</a>;</div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;</div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;  <span class="comment">// If MI is a call we might be able to outline it. We don&#39;t want to outline</span></div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;  <span class="comment">// any calls that rely on the position of items on the stack. When we outline</span></div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;  <span class="comment">// something containing a call, we have to emit a save and restore of LR in</span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;  <span class="comment">// the outlined function. Currently, this always happens by saving LR to the</span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;  <span class="comment">// stack. Thus, if we outline, say, half the parameters for a function call</span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;  <span class="comment">// plus the call, then we&#39;ll break the callee&#39;s expectations for the layout</span></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;  <span class="comment">// of the stack.</span></div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;  <span class="comment">// FIXME: Allow calls to functions which construct a stack frame, as long</span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;  <span class="comment">// as they don&#39;t access arguments on the stack.</span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;  <span class="comment">// FIXME: Figure out some way to analyze functions defined in other modules.</span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;  <span class="comment">// We should be able to compute the memory usage based on the IR calling</span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;  <span class="comment">// convention, even if we can&#39;t see the definition.</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>()) {</div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;    <span class="comment">// Get the function associated with the call. Look at each operand and find</span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;    <span class="comment">// the one that represents the callee and get its name.</span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOP : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;      <span class="keywordflow">if</span> (MOP.isGlobal()) {</div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;        Callee = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1Function.html">Function</a>&gt;(MOP.getGlobal());</div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;      }</div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;    }</div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;</div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;    <span class="comment">// Never outline calls to mcount.  There isn&#39;t any rule that would require</span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;    <span class="comment">// this, but the Linux kernel&#39;s &quot;ftrace&quot; feature depends on it.</span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;    <span class="keywordflow">if</span> (Callee &amp;&amp; Callee-&gt;<a class="code" href="classllvm_1_1Value.html#adb5c319f5905c1d3ca9eb5df546388c5">getName</a>() == <span class="stringliteral">&quot;\01_mcount&quot;</span>)</div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;</div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;    <span class="comment">// If we don&#39;t know anything about the callee, assume it depends on the</span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;    <span class="comment">// stack layout of the caller. In that case, it&#39;s only legal to outline</span></div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;    <span class="comment">// as a tail-call.  Whitelist the call instructions we know about so we</span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;    <span class="comment">// don&#39;t get unexpected results with call pseudo-instructions.</span></div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;    <span class="keyword">auto</span> UnknownCallOutlineType = <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AArch64::BLR || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">AArch64::BL</a>)</div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;      UnknownCallOutlineType = <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a6adc06fdab039cdbfaaeda00060c5e63">outliner::InstrType::LegalTerminator</a>;</div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;</div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;    <span class="keywordflow">if</span> (!Callee)</div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;      <span class="keywordflow">return</span> UnknownCallOutlineType;</div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;</div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;    <span class="comment">// We have a function we have information about. Check it if it&#39;s something</span></div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;    <span class="comment">// can safely outline.</span></div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *CalleeMF = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a6691cc6c9b7341348045f8d54a14e7a7">getMMI</a>().<a class="code" href="classllvm_1_1MachineModuleInfo.html#ac1a4ac2dc30f53dff05d2c7b2d8ebaef">getMachineFunction</a>(*Callee);</div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;</div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;    <span class="comment">// We don&#39;t know what&#39;s going on with the callee at all. Don&#39;t touch it.</span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;    <span class="keywordflow">if</span> (!CalleeMF)</div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;      <span class="keywordflow">return</span> UnknownCallOutlineType;</div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;</div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;    <span class="comment">// Check if we know anything about the callee saves on the function. If we</span></div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;    <span class="comment">// don&#39;t, then don&#39;t touch it, since that implies that we haven&#39;t</span></div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;    <span class="comment">// computed anything about its stack frame yet.</span></div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;    <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = CalleeMF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;    <span class="keywordflow">if</span> (!MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a81504f733d0491a446a16ef1ba0a5c2a">isCalleeSavedInfoValid</a>() || MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">getStackSize</a>() &gt; 0 ||</div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;        MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ab4b44bc5aa744df4f8b70f971e8dcbf1">getNumObjects</a>() &gt; 0)</div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;      <span class="keywordflow">return</span> UnknownCallOutlineType;</div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;</div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;    <span class="comment">// At this point, we can say that CalleeMF ought to not pass anything on the</span></div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;    <span class="comment">// stack. Therefore, we can outline it.</span></div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">outliner::InstrType::Legal</a>;</div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;  }</div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;</div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;  <span class="comment">// Don&#39;t outline positions.</span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0caab77831c0ee52b93185bcf64d180a">isPosition</a>())</div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;</div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;  <span class="comment">// Don&#39;t touch the link register or W30.</span></div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(AArch64::W30, &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>()) ||</div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(AArch64::W30, &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>()))</div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;</div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;  <span class="comment">// Don&#39;t outline BTI instructions, because that will prevent the outlining</span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;  <span class="comment">// site from being indirectly callable.</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AArch64::HINT) {</div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;    int64_t Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;    <span class="keywordflow">if</span> (Imm == 32 || Imm == 34 || Imm == 36 || Imm == 38)</div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;  }</div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;</div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">outliner::InstrType::Legal</a>;</div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;}</div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;</div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="keywordtype">void</span> AArch64InstrInfo::fixupPostOutline(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : MBB) {</div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="classllvm_1_1Base.html">Base</a>;</div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;    int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;</div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;    <span class="comment">// Is this a load or store with an immediate offset with SP as the base?</span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoadOrStore() ||</div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;        !<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">getMemOperandWithOffsetWidth</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Base, Offset, Width, &amp;RI) ||</div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;        (Base-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Base-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != AArch64::SP))</div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;</div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;    <span class="comment">// It is, so we have to fix it up.</span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;    <span class="keywordtype">unsigned</span> Scale;</div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;    int64_t Dummy1, Dummy2;</div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;</div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;StackOffsetOperand = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(StackOffsetOperand.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; <span class="stringliteral">&quot;Stack offset wasn&#39;t immediate!&quot;</span>);</div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;    <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">getMemOpInfo</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), Scale, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, Dummy1, Dummy2);</div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Scale != 0 &amp;&amp; <span class="stringliteral">&quot;Unexpected opcode!&quot;</span>);</div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;</div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;    <span class="comment">// We&#39;ve pushed the return address to the stack, so add 16 to the offset.</span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;    <span class="comment">// This is safe, since we already checked if it would overflow when we</span></div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;    <span class="comment">// checked if this instruction was legal to outline.</span></div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;    int64_t NewImm = (Offset + 16) / Scale;</div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;    StackOffsetOperand.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewImm);</div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;  }</div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;}</div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;</div><div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ab1ca5d3e84365ea9984533fe39b4481f"> 6232</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64InstrInfo_8cpp.html#ab1ca5d3e84365ea9984533fe39b4481f">signOutlinedFunction</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;                                 <span class="keywordtype">bool</span> ShouldSignReturnAddr,</div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;                                 <span class="keywordtype">bool</span> ShouldSignReturnAddrWithAKey) {</div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;  <span class="keywordflow">if</span> (ShouldSignReturnAddr) {</div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBPAC = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBAUT = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;();</div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a39505e1fb9837807a81c02bd1eef7418">getInstrInfo</a>();</div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;</div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;    <span class="keywordflow">if</span> (MBBAUT != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;      DL = MBBAUT-&gt;getDebugLoc();</div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;</div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;    <span class="comment">// At the very beginning of the basic block we insert the following</span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;    <span class="comment">// depending on the key type</span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;    <span class="comment">// a_key:                   b_key:</span></div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;    <span class="comment">//    PACIASP                   EMITBKEY</span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;    <span class="comment">//    CFI_INSTRUCTION           PACIBSP</span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;    <span class="comment">//                              CFI_INSTRUCTION</span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;    <span class="keywordflow">if</span> (ShouldSignReturnAddrWithAKey) {</div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBPAC, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AArch64::PACIASP))</div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;          .setMIFlag(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBPAC, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AArch64::EMITBKEY))</div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;          .setMIFlag(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBPAC, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AArch64::PACIBSP))</div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;          .setMIFlag(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;    }</div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;    <span class="keywordtype">unsigned</span> CFIIndex =</div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;        MF.<a class="code" href="classllvm_1_1MachineFunction.html#a3917767e0ab031503f77a894bbd89f5c">addFrameInst</a>(<a class="code" href="classllvm_1_1MCCFIInstruction.html#add1bf26f643dc758cdfb148eed30d0b3">MCCFIInstruction::createNegateRAState</a>(<span class="keyword">nullptr</span>));</div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBPAC, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AArch64::CFI_INSTRUCTION))</div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;        .addCFIIndex(CFIIndex)</div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;</div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;    <span class="comment">// If v8.3a features are available we can replace a RET instruction by</span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;    <span class="comment">// RETAA or RETAB and omit the AUT instructions</span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a1d5169d9a2fd6846d1bea9fe9d787c80">hasV8_3aOps</a>() &amp;&amp; MBBAUT != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() &amp;&amp;</div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;        MBBAUT-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea0e21991e38db8b5d09e9e301406cfd13">AArch64::RET</a>) {</div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBAUT, DL,</div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;              TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(ShouldSignReturnAddrWithAKey ? AArch64::RETAA</div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;                                                    : AArch64::RETAB))</div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;          .copyImplicitOps(*MBBAUT);</div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;      MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(MBBAUT);</div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBAUT, DL,</div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;              TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(ShouldSignReturnAddrWithAKey ? AArch64::AUTIASP</div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;                                                    : AArch64::AUTIBSP))</div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;          .setMIFlag(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a4e4e6764dc61dbf0e8f330644880480f">MachineInstr::FrameDestroy</a>);</div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;    }</div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;  }</div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;}</div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;</div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25"> 6285</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">AArch64InstrInfo::buildOutlinedFrame</a>(</div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF)<span class="keyword"> const </span>{</div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;  <span class="comment">// For thunk outlining, rewrite the last instruction from a call to a</span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;  <span class="comment">// tail-call.</span></div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;  <span class="keywordflow">if</span> (OF.<a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> == <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>) {</div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Call = &amp;*--MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>();</div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;    <span class="keywordtype">unsigned</span> TailOpcode;</div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;    <span class="keywordflow">if</span> (Call-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">AArch64::BL</a>) {</div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;      TailOpcode = AArch64::TCRETURNdi;</div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Call-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AArch64::BLR);</div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;      TailOpcode = AArch64::TCRETURNriALL;</div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;    }</div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *TC = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(TailOpcode))</div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;                           .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Call-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0))</div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;                           .addImm(0);</div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), TC);</div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;    Call-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;  }</div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;</div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;  <span class="keywordtype">bool</span> IsLeafFunction = <span class="keyword">true</span>;</div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;</div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;  <span class="comment">// Is there a call in the outlined range?</span></div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;  <span class="keyword">auto</span> IsNonTailCall = [](<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall() &amp;&amp; !<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isReturn();</div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;  };</div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;</div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">std::any_of</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a172e7bd9150eb0519ef04c796086f93d">instr_begin</a>(), MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>(), IsNonTailCall)) {</div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;    <span class="comment">// Fix up the instructions in the range, since we&#39;re going to modify the</span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;    <span class="comment">// stack.</span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OF.<a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> != <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a> &amp;&amp;</div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;           <span class="stringliteral">&quot;Can only fix up stack references once&quot;</span>);</div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;    fixupPostOutline(MBB);</div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;</div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;    IsLeafFunction = <span class="keyword">false</span>;</div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;</div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;    <span class="comment">// LR has to be a live in so that we can save it.</span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(AArch64::LR);</div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;</div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> It = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Et = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;</div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;    <span class="keywordflow">if</span> (OF.<a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> == <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a> ||</div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;        OF.<a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> == <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>)</div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;      Et = std::prev(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;</div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;    <span class="comment">// Insert a save before the outlined region</span></div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *STRXpre = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(AArch64::STRXpre))</div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;                                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::SP, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;                                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::LR)</div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;                                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::SP)</div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;                                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-16);</div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;    It = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It, STRXpre);</div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;</div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>();</div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MRI = STI.<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;    <span class="keywordtype">unsigned</span> DwarfReg = MRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">getDwarfRegNum</a>(AArch64::LR, <span class="keyword">true</span>);</div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;</div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;    <span class="comment">// Add a CFI saying the stack was moved 16 B down.</span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;    int64_t StackPosEntry =</div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;        MF.<a class="code" href="classllvm_1_1MachineFunction.html#a3917767e0ab031503f77a894bbd89f5c">addFrameInst</a>(<a class="code" href="classllvm_1_1MCCFIInstruction.html#a574f705ef18dd3e6c46c0a6b0ae81b08">MCCFIInstruction::createDefCfaOffset</a>(<span class="keyword">nullptr</span>, 16));</div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, It, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(AArch64::CFI_INSTRUCTION))</div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad51b0d1c80a9dbf0eea9162e2e3ec0dd">addCFIIndex</a>(StackPosEntry)</div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;</div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;    <span class="comment">// Add a CFI saying that the LR that we want to find is now 16 B higher than</span></div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;    <span class="comment">// before.</span></div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;    int64_t LRPosEntry =</div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;        MF.<a class="code" href="classllvm_1_1MachineFunction.html#a3917767e0ab031503f77a894bbd89f5c">addFrameInst</a>(<a class="code" href="classllvm_1_1MCCFIInstruction.html#aea2b8a3efd6694a33452ed7e8716300e">MCCFIInstruction::createOffset</a>(<span class="keyword">nullptr</span>, DwarfReg, 16));</div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, It, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(AArch64::CFI_INSTRUCTION))</div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad51b0d1c80a9dbf0eea9162e2e3ec0dd">addCFIIndex</a>(LRPosEntry)</div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;</div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;    <span class="comment">// Insert a restore before the terminator for the function.</span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LDRXpost = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(AArch64::LDRXpost))</div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;                                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::SP, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;                                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::LR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;                                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::SP)</div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;                                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(16);</div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;    Et = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(Et, LDRXpost);</div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;  }</div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;</div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;  <span class="comment">// If a bunch of candidates reach this point they must agree on their return</span></div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;  <span class="comment">// address signing. It is therefore enough to just consider the signing</span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;  <span class="comment">// behaviour of one of them</span></div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;CF = OF.<a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html#afaa7ed984d2671729752893984eb85a3">Candidates</a>.front().getMF()-&gt;getFunction();</div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;  <span class="keywordtype">bool</span> ShouldSignReturnAddr = <span class="keyword">false</span>;</div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;  <span class="keywordflow">if</span> (CF.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>)) {</div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1jitlink.html#adb322dc6826cf005531ccfdf666260fd">Scope</a> =</div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;        CF.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;    <span class="keywordflow">if</span> (Scope.<a class="code" href="classllvm_1_1StringRef.html#aec5c723a077f34100bba97e1df17c6b2">equals</a>(<span class="stringliteral">&quot;all&quot;</span>))</div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;      ShouldSignReturnAddr = <span class="keyword">true</span>;</div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Scope.<a class="code" href="classllvm_1_1StringRef.html#aec5c723a077f34100bba97e1df17c6b2">equals</a>(<span class="stringliteral">&quot;non-leaf&quot;</span>) &amp;&amp; !IsLeafFunction)</div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;      ShouldSignReturnAddr = <span class="keyword">true</span>;</div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;  }</div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;</div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;  <span class="comment">// a_key is the default</span></div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;  <span class="keywordtype">bool</span> ShouldSignReturnAddrWithAKey = <span class="keyword">true</span>;</div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;  <span class="keywordflow">if</span> (CF.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address-key&quot;</span>)) {</div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> =</div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;        CF.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;sign-return-address-key&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;    <span class="comment">// Key can either be a_key or b_key</span></div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Key.<a class="code" href="classllvm_1_1StringRef.html#a49b9fe5fcca9866a1f38ce7319561183">equals_lower</a>(<span class="stringliteral">&quot;a_key&quot;</span>) || Key.<a class="code" href="classllvm_1_1StringRef.html#a49b9fe5fcca9866a1f38ce7319561183">equals_lower</a>(<span class="stringliteral">&quot;b_key&quot;</span>)) &amp;&amp;</div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;           <span class="stringliteral">&quot;Return address signing key must be either a_key or b_key&quot;</span>);</div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;    ShouldSignReturnAddrWithAKey = Key.<a class="code" href="classllvm_1_1StringRef.html#a49b9fe5fcca9866a1f38ce7319561183">equals_lower</a>(<span class="stringliteral">&quot;a_key&quot;</span>);</div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;  }</div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;</div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;  <span class="comment">// If this is a tail call outlined function, then there&#39;s already a return.</span></div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;  <span class="keywordflow">if</span> (OF.<a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> == <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a> ||</div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;      OF.<a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> == <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>) {</div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;    <a class="code" href="AArch64InstrInfo_8cpp.html#ab1ca5d3e84365ea9984533fe39b4481f">signOutlinedFunction</a>(MF, MBB, ShouldSignReturnAddr,</div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;                         ShouldSignReturnAddrWithAKey);</div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;  }</div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;</div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;  <span class="comment">// It&#39;s not a tail call, so we have to insert the return ourselves.</span></div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ret = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea0e21991e38db8b5d09e9e301406cfd13">AArch64::RET</a>))</div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;                          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::LR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), ret);</div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;</div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;  <a class="code" href="AArch64InstrInfo_8cpp.html#ab1ca5d3e84365ea9984533fe39b4481f">signOutlinedFunction</a>(MF, MBB, ShouldSignReturnAddr,</div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;                       ShouldSignReturnAddrWithAKey);</div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;</div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;  <span class="comment">// Did we have to modify the stack by saving the link register?</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;  <span class="keywordflow">if</span> (OF.<a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> != <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>)</div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;</div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;  <span class="comment">// We modified the stack.</span></div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;  <span class="comment">// Walk over the basic block and fix up all the stack accesses.</span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;  fixupPostOutline(MBB);</div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;}</div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;</div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a1bebf2efd349fef461e2b5cf865d4d97"> 6418</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a1bebf2efd349fef461e2b5cf865d4d97">AArch64InstrInfo::insertOutlinedCall</a>(</div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;    <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It,</div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;</div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;  <span class="comment">// Are we tail calling?</span></div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;  <span class="keywordflow">if</span> (C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#ac80f5b2407fd390f2f8328e658bc6ae6">CallConstructionID</a> == <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>) {</div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;    <span class="comment">// If yes, then we can just branch to the label.</span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;    It = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It, <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(AArch64::TCRETURNdi))</div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;                            .addGlobalAddress(M.<a class="code" href="classllvm_1_1Module.html#ab1e6423b61f37584900fbdcadeedafb6">getNamedValue</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>()))</div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;                            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0));</div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;    <span class="keywordflow">return</span> It;</div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;  }</div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;</div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;  <span class="comment">// Are we saving the link register?</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;  <span class="keywordflow">if</span> (C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#ac80f5b2407fd390f2f8328e658bc6ae6">CallConstructionID</a> == <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a> ||</div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;      C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#ac80f5b2407fd390f2f8328e658bc6ae6">CallConstructionID</a> == <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>) {</div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;    <span class="comment">// No, so just insert the call.</span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;    It = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It, <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">AArch64::BL</a>))</div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;                            .addGlobalAddress(M.<a class="code" href="classllvm_1_1Module.html#ab1e6423b61f37584900fbdcadeedafb6">getNamedValue</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>())));</div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;    <span class="keywordflow">return</span> It;</div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;  }</div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;</div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;  <span class="comment">// We want to return the spot where we inserted the call.</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> CallPt;</div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;</div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;  <span class="comment">// Instructions for saving and restoring LR around the call instruction we&#39;re</span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;  <span class="comment">// going to insert.</span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Save;</div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Restore;</div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;  <span class="comment">// Can we save to a register?</span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;  <span class="keywordflow">if</span> (C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#ac80f5b2407fd390f2f8328e658bc6ae6">CallConstructionID</a> == <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585">MachineOutlinerRegSave</a>) {</div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;    <span class="comment">// FIXME: This logic should be sunk into a target-specific interface so that</span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;    <span class="comment">// we don&#39;t have to recompute the register.</span></div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = findRegisterToSaveLRTo(C);</div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg != 0 &amp;&amp; <span class="stringliteral">&quot;No callee-saved register available?&quot;</span>);</div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;</div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;    <span class="comment">// Save and restore LR from that register.</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;    Save = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(AArch64::ORRXrs), Reg)</div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::XZR)</div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::LR)</div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;    Restore = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(AArch64::ORRXrs), AArch64::LR)</div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::XZR)</div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg)</div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;    <span class="comment">// We have the default case. Save and restore from SP.</span></div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;    Save = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(AArch64::STRXpre))</div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::SP, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::LR)</div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::SP)</div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-16);</div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;    Restore = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(AArch64::LDRXpost))</div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::SP, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::LR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AArch64::SP)</div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(16);</div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;  }</div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;</div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;  It = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It, Save);</div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;  It++;</div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;</div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;  <span class="comment">// Insert the call.</span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;  It = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It, <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">AArch64::BL</a>))</div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;                          .addGlobalAddress(M.<a class="code" href="classllvm_1_1Module.html#ab1e6423b61f37584900fbdcadeedafb6">getNamedValue</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>())));</div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;  CallPt = It;</div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;  It++;</div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;</div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;  It = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It, Restore);</div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;  <span class="keywordflow">return</span> CallPt;</div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;}</div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;</div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f"> 6490</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">AArch64InstrInfo::shouldOutlineFromFunctionByDefault</a>(</div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;  <span class="keywordflow">return</span> MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">hasMinSize</a>();</div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;}</div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;</div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;DestSourcePair&gt;</a></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a9b3dff1d6a474cf694125bccc4b03ea0"> 6496</a></span>&#160;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9b3dff1d6a474cf694125bccc4b03ea0">AArch64InstrInfo::isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;</div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;  <span class="comment">// AArch64::ORRWrs and AArch64::ORRXrs with WZR/XZR reg</span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;  <span class="comment">// and zero immediate operands used as an alias for mov instruction.</span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AArch64::ORRWrs &amp;&amp;</div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::WZR &amp;&amp;</div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0x0) {</div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a>{MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2)};</div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;  }</div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;</div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AArch64::ORRXrs &amp;&amp;</div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::XZR &amp;&amp;</div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0x0) {</div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a>{MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2)};</div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;  }</div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;</div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;}</div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;</div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ac0d6e98e9e62fcea7cbd5b74cf3ce915"> 6515</a></span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;RegImmPair&gt;</a> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ac0d6e98e9e62fcea7cbd5b74cf3ce915">AArch64InstrInfo::isAddImmediate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;                                                      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;  <span class="keywordtype">int</span> Sign = 1;</div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = 0;</div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;</div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;  <span class="comment">// TODO: Handle cases where Reg is a super- or sub-register of the</span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;  <span class="comment">// destination register.</span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;  <span class="keywordflow">if</span> (Reg != MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;</div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWri:</div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXri:</div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWri:</div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXri:</div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;    Sign *= -1;</div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWri:</div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXri:</div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWri:</div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXri: {</div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;    <span class="comment">// TODO: Third operand can be global address (usually some string).</span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ||</div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;        !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;    Offset = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() * Sign;</div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;    <span class="keywordtype">int</span> Shift = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Shift == 0 || Shift == 12) &amp;&amp; <span class="stringliteral">&quot;Shift can be either 0 or 12&quot;</span>);</div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;    Offset = Offset &lt;&lt; Shift;</div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;  }</div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;  }</div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1RegImmPair.html">RegImmPair</a>{MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), Offset};</div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;}</div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="comment">/// If the given ORR instruction is a copy, and \p DescribedReg overlaps with</span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="comment">/// the destination register then, if possible, describe the value in terms of</span></div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="comment">/// the source register.</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;ParamLoadedValue&gt;</a></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a18cfc7963b1e5fedd2d36af16381bfca"> 6555</a></span>&#160;<a class="code" href="AArch64InstrInfo_8cpp.html#a18cfc7963b1e5fedd2d36af16381bfca">describeORRLoadedValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DescribedReg,</div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;  <span class="keyword">auto</span> DestSrc = TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af6cda0d0f3245bcdadaffc56a0201a67">isCopyInstr</a>(MI);</div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;  <span class="keywordflow">if</span> (!DestSrc)</div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;</div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg = DestSrc-&gt;Destination-&gt;getReg();</div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = DestSrc-&gt;Source-&gt;getReg();</div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;</div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;  <span class="keyword">auto</span> Expr = <a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">DIExpression::get</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>(), {});</div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;</div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;  <span class="comment">// If the described register is the destination, just return the source.</span></div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;  <span class="keywordflow">if</span> (DestReg == DescribedReg)</div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(SrcReg, <span class="keyword">false</span>), Expr);</div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;</div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;  <span class="comment">// ORRWrs zero-extends to 64-bits, so we need to consider such cases.</span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AArch64::ORRWrs &amp;&amp;</div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;      TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a>(DestReg, DescribedReg))</div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(SrcReg, <span class="keyword">false</span>), Expr);</div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;</div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;  <span class="comment">// We may need to describe the lower part of a ORRXrs move.</span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AArch64::ORRXrs &amp;&amp;</div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;      TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">isSubRegister</a>(DestReg, DescribedReg)) {</div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcSubReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(SrcReg, AArch64::sub_32);</div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(SrcSubReg, <span class="keyword">false</span>), Expr);</div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;  }</div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;</div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a973016c591557c107018a0e6478b30a9">isSuperOrSubRegisterEq</a>(DestReg, DescribedReg) &amp;&amp;</div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;         <span class="stringliteral">&quot;Unhandled ORR[XW]rs copy case&quot;</span>);</div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;</div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;}</div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;</div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;ParamLoadedValue&gt;</a></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a86f1c1272defde9d16425ad0a169bb98"> 6590</a></span>&#160;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a86f1c1272defde9d16425ad0a169bb98">AArch64InstrInfo::describeLoadedValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;                                      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>();</div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVZWi:</div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVZXi: {</div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;    <span class="comment">// MOVZWi may be used for producing zero-extended 32-bit immediates in</span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;    <span class="comment">// 64-bit parameters, so we need to consider super-registers.</span></div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;    <span class="keywordflow">if</span> (!TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">isSuperRegisterEq</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;</div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;    int64_t Immediate = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;    <span class="keywordtype">int</span> Shift = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Immediate &lt;&lt; Shift),</div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;                            <span class="keyword">nullptr</span>);</div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;  }</div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRWrs:</div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRXrs:</div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64InstrInfo_8cpp.html#a18cfc7963b1e5fedd2d36af16381bfca">describeORRLoadedValue</a>(MI, Reg, <span class="keyword">this</span>, TRI);</div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;  }</div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;</div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a42172251bff088e3622661143d43eb86">TargetInstrInfo::describeLoadedValue</a>(MI, Reg);</div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;}</div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;</div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae7cacd3c36ea1b8c5eb3fd95f8c35cca"> 6617</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HELPERS</span></div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div><div class="ttc" id="namespacellvm_1_1jitlink_html_adb322dc6826cf005531ccfdf666260fd"><div class="ttname"><a href="namespacellvm_1_1jitlink.html#adb322dc6826cf005531ccfdf666260fd">llvm::jitlink::Scope</a></div><div class="ttdeci">Scope</div><div class="ttdoc">Defines the scope in which this symbol should be visible: Default  Visible in the public interface ...</div><div class="ttdef"><b>Definition:</b> <a href="JITLink_8h_source.html#l00278">JITLink.h:278</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">llvm::MachineCombinerPattern::FMULSUBS_OP2</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">llvm::AArch64CC::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00235">AArch64BaseInfo.h:235</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1DestSourcePair_html"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html">llvm::DestSourcePair</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00069">TargetInstrInfo.h:69</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a134f907cbb8c1abeba32bf0a70ffbdf9"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a134f907cbb8c1abeba32bf0a70ffbdf9">llvm::MachineCombinerPattern::MULADDv8i16_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a801e90197138f0d232f8efcf2426dd81"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">llvm::AArch64InstrInfo::isStridedAccess</a></div><div class="ttdeci">static bool isStridedAccess(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the given load or store is a strided memory access. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01712">AArch64InstrInfo.cpp:1712</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_aedb4c96bbe231a3c622b06e15fdb05cb"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">llvm::AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05385">AArch64InstrInfo.cpp:5385</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a4ac8a83c3f27cf2acb3928c64c07f1db"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4ac8a83c3f27cf2acb3928c64c07f1db">llvm::AArch64II::MO_PREL</a></div><div class="ttdoc">MO_PREL - Indicates that the bits of the symbol operand represented by MO_G0 etc are PC relative...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00640">AArch64BaseInfo.h:640</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">UnsafeRegsDead</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05499">AArch64InstrInfo.cpp:5499</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_a6b334a5f83504ebc99cc59f4f333ff98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a></div><div class="ttdeci">constexpr char Align[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAlign. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00164">AMDGPUMetadata.h:164</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2213964950e793c7afdd7e2241ed5fff"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2213964950e793c7afdd7e2241ed5fff">llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html_ac158349781823fe8ff9e02d3a3533d55"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#ac158349781823fe8ff9e02d3a3533d55">llvm::MCAsmInfo::usesWindowsCFI</a></div><div class="ttdeci">bool usesWindowsCFI() const</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00616">MCAsmInfo.h:616</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a81504f733d0491a446a16ef1ba0a5c2a"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a81504f733d0491a446a16ef1ba0a5c2a">llvm::MachineFrameInfo::isCalleeSavedInfoValid</a></div><div class="ttdeci">bool isCalleeSavedInfoValid() const</div><div class="ttdoc">Has the callee saved info been calculated yet? </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00785">MachineFrameInfo.h:785</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">llvm::MachineCombinerPattern::FMULADDD_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html"><div class="ttname"><a href="classllvm_1_1TargetOptions.html">llvm::TargetOptions</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00106">TargetOptions.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af6cda0d0f3245bcdadaffc56a0201a67"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af6cda0d0f3245bcdadaffc56a0201a67">llvm::TargetInstrInfo::isCopyInstr</a></div><div class="ttdeci">Optional&lt; DestSourcePair &gt; isCopyInstr(const MachineInstr &amp;MI) const</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00955">TargetInstrInfo.h:955</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd">llvm::AArch64II::MO_G3</a></div><div class="ttdoc">MO_G3 - A symbol operand with this flag (granule 3) represents the high 16-bits of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00589">AArch64BaseInfo.h:589</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a6028bd3a601dd504141e1361b5db1492"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6028bd3a601dd504141e1361b5db1492">llvm::MachineCombinerPattern::FMULSUBH_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a0f025e2cec1b7eb026b572b2d12800fd"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">llvm::AArch64InstrInfo::isFPRCopy</a></div><div class="ttdeci">static bool isFPRCopy(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction rename an FPR without modifying bits? </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01631">AArch64InstrInfo.cpp:1631</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05af7b9eb664f370ad6c3d4e2204447d75c"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7b9eb664f370ad6c3d4e2204447d75c">llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2202d07bf3272b53672ef28aebf12568"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2202d07bf3272b53672ef28aebf12568">llvm::MachineCombinerPattern::MULSUBv8i8_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00236">MachineOperand.h:236</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a172e7bd9150eb0519ef04c796086f93d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a172e7bd9150eb0519ef04c796086f93d">llvm::MachineBasicBlock::instr_begin</a></div><div class="ttdeci">instr_iterator instr_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00200">MachineBasicBlock.h:200</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ae85c386ac7b2ceea0d88784fafafd39e"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae85c386ac7b2ceea0d88784fafafd39e">llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6808b0f3ed9cfc2673de84764c7cb0a6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">llvm::MachineRegisterInfo::use_nodbg_empty</a></div><div class="ttdeci">bool use_nodbg_empty(unsigned RegNo) const</div><div class="ttdoc">use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00559">MachineRegisterInfo.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html">llvm::AArch64FunctionInfo</a></div><div class="ttdoc">AArch64FunctionInfo - This class is derived from MachineFunctionInfo and contains private AArch64-spe...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00033">AArch64MachineFunctionInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a86f1c1272defde9d16425ad0a169bb98"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a86f1c1272defde9d16425ad0a169bb98">llvm::AArch64InstrInfo::describeLoadedValue</a></div><div class="ttdeci">Optional&lt; ParamLoadedValue &gt; describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06590">AArch64InstrInfo.cpp:6590</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01134">AArch64InstrInfo.cpp:1134</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a529c6b94f32165c3d420316bcb6e0d9e"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a529c6b94f32165c3d420316bcb6e0d9e">llvm::AArch64_AM::getArithShiftValue</a></div><div class="ttdeci">static unsigned getArithShiftValue(unsigned Imm)</div><div class="ttdoc">getArithShiftValue - get the arithmetic shift value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00118">AArch64AddressingModes.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abd520c7b7939c6d4c37dff9e30e23fc6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const</div><div class="ttdoc">Return true if the specified register is included in this register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00089">TargetRegisterInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset is a wrapper around scalable and non-scalable offsets and is used in several functions su...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64StackOffset_8h_source.html#l00037">AArch64StackOffset.h:37</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a332b32bf8ce7a30d6b74adcbcc659011"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a332b32bf8ce7a30d6b74adcbcc659011">llvm::MachineCombinerPattern::MULSUBv8i8_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a30e7d619f3195fd890116da8b3ed6bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00682">MachineInstr.h:682</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acae72f6ab1071b7ec87b741a8bef582b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">llvm::MachineBasicBlock::instr_end</a></div><div class="ttdeci">instr_iterator instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00202">MachineBasicBlock.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">llvm::MachineInstr::MIFlag</a></div><div class="ttdeci">MIFlag</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00079">MachineInstr.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">llvm::AArch64CC::HI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00244">AArch64BaseInfo.h:244</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ad3bf370e23985108ea96f3a193abd0bd"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad3bf370e23985108ea96f3a193abd0bd">llvm::MachineCombinerPattern::MULADDv2i32_OP1</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">llvm::MachineCombinerPattern::FMULSUBS_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab05719438bdf4b46871e5ecd9730caeb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">llvm::MachineInstr::getMF</a></div><div class="ttdeci">const MachineFunction * getMF() const</div><div class="ttdoc">Return the function that contains the basic block that this instruction belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00655">MachineInstr.cpp:655</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_abb0a82cf9ab3cf0c256918c17512f987"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a></div><div class="ttdeci">FMAInstKind</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04147">AArch64InstrInfo.cpp:4147</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ab4b44bc5aa744df4f8b70f971e8dcbf1"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ab4b44bc5aa744df4f8b70f971e8dcbf1">llvm::MachineFrameInfo::getNumObjects</a></div><div class="ttdeci">unsigned getNumObjects() const</div><div class="ttdoc">Return the number of objects. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00396">MachineFrameInfo.h:396</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">llvm::AArch64II::MO_PAGE</a></div><div class="ttdoc">MO_PAGE - A symbol operand with this flag represents the pc-relative offset of the 4K page containing...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00580">AArch64BaseInfo.h:580</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">llvm::AArch64CC::EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00236">AArch64BaseInfo.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a49b9fe5fcca9866a1f38ce7319561183"><div class="ttname"><a href="classllvm_1_1StringRef.html#a49b9fe5fcca9866a1f38ce7319561183">llvm::StringRef::equals_lower</a></div><div class="ttdeci">LLVM_NODISCARD bool equals_lower(StringRef RHS) const</div><div class="ttdoc">equals_lower - Check for string equality, ignoring case. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00188">StringRef.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00066">Module.h:66</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">llvm::RegState::Dead</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00047">MachineInstrBuilder.h:47</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ad9823821c5d84e2290f359c4f353d165"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad9823821c5d84e2290f359c4f353d165">llvm::MachineCombinerPattern::MULADDv4i32_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a2a037132ef2f33daa0522efe92a983ed"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">llvm::AArch64InstrInfo::isGPRCopy</a></div><div class="ttdeci">static bool isGPRCopy(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction rename a GPR without modifying bits? </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01601">AArch64InstrInfo.cpp:1601</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ad0da9705518e24c1435d33d0ad806b3e"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ad0da9705518e24c1435d33d0ad806b3e">getFMAPatterns</a></div><div class="ttdeci">static bool getFMAPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns)</div><div class="ttdoc">Floating-Point Support. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03879">AArch64InstrInfo.cpp:3879</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a30270b20b168cbb68c654812dd91db96"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96">sForm</a></div><div class="ttdeci">static unsigned sForm(MachineInstr &amp;Instr)</div><div class="ttdoc">Get opcode of S version of Instr. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01227">AArch64InstrInfo.cpp:1227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">llvm::AArch64CC::GE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00246">AArch64BaseInfo.h:246</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad51b0d1c80a9dbf0eea9162e2e3ec0dd"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad51b0d1c80a9dbf0eea9162e2e3ec0dd">llvm::MachineInstrBuilder::addCFIIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addCFIIndex(unsigned CFIIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00238">MachineInstrBuilder.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71aefb2c1834e49df9715967d4a2c9c99e8"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71aefb2c1834e49df9715967d4a2c9c99e8">llvm::AArch64II::MO_TAGGED</a></div><div class="ttdoc">MO_TAGGED - With MO_PAGE, indicates that the page includes a memory tag in bits 56-63. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00648">AArch64BaseInfo.h:648</a></div></div>
<div class="ttc" id="namespacellvm_html_a7ca18378642f2bd46b5701a0cef0b3cc"><div class="ttname"><a href="namespacellvm.html#a7ca18378642f2bd46b5701a0cef0b3cc">llvm::emitFrameOffset</a></div><div class="ttdeci">void emitFrameOffset(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, StackOffset Offset, const TargetInstrInfo *TII, MachineInstr::MIFlag=MachineInstr::NoFlags, bool SetNZCV=false, bool NeedsWinCFI=false, bool *HasWinCFI=nullptr)</div><div class="ttdoc">emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg plus Offset. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03198">AArch64InstrInfo.cpp:3198</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">llvm::MachineCombinerPattern::FMULADDS_OP2</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html_ab9d6ba3c63339dbf164be7b1d9823379"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html#ab9d6ba3c63339dbf164be7b1d9823379">llvm::outliner::Candidate::initLRU</a></div><div class="ttdeci">void initLRU(const TargetRegisterInfo &amp;TRI)</div><div class="ttdoc">Compute the registers that are live across this Candidate. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00138">MachineOutliner.h:138</a></div></div>
<div class="ttc" id="AArch64AddressingModes_8h_html"><div class="ttname"><a href="AArch64AddressingModes_8h.html">AArch64AddressingModes.h</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_abc2a85d6828b45938a55cce5ea029d72"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#abc2a85d6828b45938a55cce5ea029d72">outliningCandidatesSigningKeyConsensus</a></div><div class="ttdeci">static bool outliningCandidatesSigningKeyConsensus(const outliner::Candidate &amp;a, const outliner::Candidate &amp;b)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05567">AArch64InstrInfo.cpp:5567</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_afc2ebeb83373be407903e43096e4f7b9"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">llvm::AArch64CC::getInvertedCondCode</a></div><div class="ttdeci">static CondCode getInvertedCondCode(CondCode Code)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00284">AArch64BaseInfo.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3917767e0ab031503f77a894bbd89f5c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3917767e0ab031503f77a894bbd89f5c">llvm::MachineFunction::addFrameInst</a></div><div class="ttdeci">LLVM_NODISCARD unsigned addFrameInst(const MCCFIInstruction &amp;Inst)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00294">MachineFunction.cpp:294</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdoc">Returns an iterator to the first terminator instruction of this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00200">MachineBasicBlock.cpp:200</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab979122f21b7fa46d3d2d9b21983068b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">llvm::MachineOperand::setIsUndef</a></div><div class="ttdeci">void setIsUndef(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00509">MachineOperand.h:509</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1MCCFIInstruction_html_aea2b8a3efd6694a33452ed7e8716300e"><div class="ttname"><a href="classllvm_1_1MCCFIInstruction.html#aea2b8a3efd6694a33452ed7e8716300e">llvm::MCCFIInstruction::createOffset</a></div><div class="ttdeci">static MCCFIInstruction createOffset(MCSymbol *L, unsigned Register, int Offset)</div><div class="ttdoc">.cfi_offset Previous value of Register is saved at offset Offset from CFA. </div><div class="ttdef"><b>Definition:</b> <a href="MCDwarf_8h_source.html#l00507">MCDwarf.h:507</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html_a3213ef934a6c27249671fd594d534b3c"><div class="ttname"><a href="classllvm_1_1Optional.html#a3213ef934a6c27249671fd594d534b3c">llvm::Optional::getValueOr</a></div><div class="ttdeci">constexpr T getValueOr(U &amp;&amp;value) const LLVM_LVALUE_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00266">Optional.h:266</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a7713f36f3b42f9196c16db0d7493b466"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a7713f36f3b42f9196c16db0d7493b466">isSUBSRegImm</a></div><div class="ttdeci">static bool isSUBSRegImm(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01381">AArch64InstrInfo.cpp:1381</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a2cd3e23b97b495a98c0b723ab18e4d96"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a2cd3e23b97b495a98c0b723ab18e4d96">llvm::AArch64_AM::processLogicalImmediate</a></div><div class="ttdeci">static bool processLogicalImmediate(uint64_t Imm, unsigned RegSize, uint64_t &amp;Encoding)</div><div class="ttdoc">processLogicalImmediate - Determine if an immediate value can be encoded as the immediate operand of ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00213">AArch64AddressingModes.h:213</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a23fcb3c9cc9602657a3de8aa9ed0457d"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a23fcb3c9cc9602657a3de8aa9ed0457d">llvm::MachineInstr::findRegisterDefOperandIdx</a></div><div class="ttdeci">int findRegisterDefOperandIdx(Register Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns the operand index that is a def of the specified register or -1 if it is not found...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00992">MachineInstr.cpp:992</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ae29e16211e91898b24ff90048741d79c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae29e16211e91898b24ff90048741d79c">llvm::AArch64InstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">bool shouldClusterMemOps(const MachineOperand &amp;BaseOp1, const MachineOperand &amp;BaseOp2, unsigned NumLoads) const override</div><div class="ttdoc">Detect opportunities for ldp/stp formation. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02366">AArch64InstrInfo.cpp:2366</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00363">MachineOperand.h:363</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a747c64f3b74a759daf45120930f0feb6"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a747c64f3b74a759daf45120930f0feb6">llvm::MachineCombinerPattern::MULSUBv16i8_OP2</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">llvm::AArch64_AM::UXTB</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00040">AArch64AddressingModes.h:40</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ae76b12e1408c68a474e6599b0dc0ed8d"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae76b12e1408c68a474e6599b0dc0ed8d">llvm::MachineCombinerPattern::MULADDX_OP1</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html_a04130ef7bf6a274adc6f34fd8e5c929a"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html#a04130ef7bf6a274adc6f34fd8e5c929a">llvm::outliner::Candidate::LRU</a></div><div class="ttdeci">LiveRegUnits LRU</div><div class="ttdoc">Contains physical register liveness information for the MBB containing this Candidate. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00072">MachineOutliner.h:72</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">llvm::AArch64FrameOffsetCanUpdate</a></div><div class="ttdoc">Offset can apply, at least partly. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00330">AArch64InstrInfo.h:330</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_af5fb82333a878b0be74f7a2c9c42ea02"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#af5fb82333a878b0be74f7a2c9c42ea02">llvm::AArch64FunctionInfo::getLOHRelated</a></div><div class="ttdeci">const SetOfInstructions &amp; getLOHRelated() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00285">AArch64MachineFunctionInfo.h:285</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a></div><div class="ttdoc">Emit a save, restore, call, and return. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05490">AArch64InstrInfo.cpp:5490</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31">llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a17f5d15a7320dec2cfefb6617f711ab7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">llvm::MachineInstr::mayLoadOrStore</a></div><div class="ttdeci">bool mayLoadOrStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read or modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00879">MachineInstr.h:879</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05489">AArch64InstrInfo.cpp:5489</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00323">Function.h:323</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85">llvm::TargetStackID::Default</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00029">TargetFrameLowering.h:29</a></div></div>
<div class="ttc" id="namespacellvm_html_a0d10fe510ced2849a8074fe81e5d04ce"><div class="ttname"><a href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">llvm::all_of</a></div><div class="ttdeci">bool all_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::all_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01182">STLExtras.h:1182</a></div></div>
<div class="ttc" id="AArch64BaseInfo_8h_html"><div class="ttname"><a href="AArch64BaseInfo_8h.html">AArch64BaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00393">MachineOperand.h:393</a></div></div>
<div class="ttc" id="MCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">llvm::AArch64CC::VS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00242">AArch64BaseInfo.h:242</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">llvm::AArch64II::MO_G0</a></div><div class="ttdoc">MO_G0 - A symbol operand with this flag (granule 0) represents the bits 0-15 of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00601">AArch64BaseInfo.h:601</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6691cc6c9b7341348045f8d54a14e7a7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a6691cc6c9b7341348045f8d54a14e7a7">llvm::MachineFunction::getMMI</a></div><div class="ttdeci">MachineModuleInfo &amp; getMMI() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00447">MachineFunction.h:447</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf">llvm::MachineCombinerPattern::MULSUBW_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac6d0ea5cd5faa6c348d99ec0a7b28483"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac6d0ea5cd5faa6c348d99ec0a7b28483">llvm::MachineRegisterInfo::hasOneDef</a></div><div class="ttdeci">bool hasOneDef(unsigned RegNo) const</div><div class="ttdoc">Return true if there is exactly one operand defining the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00444">MachineRegisterInfo.h:444</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ac897548bafa7b95eb321258f794eb2ac"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac897548bafa7b95eb321258f794eb2ac">llvm::MachineCombinerPattern::MULADDv8i16_OP1</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2635a71f0901740dd5519d3ec9a3a202"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2635a71f0901740dd5519d3ec9a3a202">llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ac5a30549fe8425855610e29203ca1c9a"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac5a30549fe8425855610e29203ca1c9a">llvm::MachineCombinerPattern::FMLSv2f32_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a68215b4561c82477c880436868200829"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a68215b4561c82477c880436868200829">llvm::MachineInstr::isMetaInstruction</a></div><div class="ttdeci">bool isMetaInstruction() const</div><div class="ttdoc">Return true if this instruction doesn&amp;#39;t produce any output in the form of executable instructions...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01141">MachineInstr.h:1141</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">llvm::MachineCombinerPattern::FMLSv2f64_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1MCCFIInstruction_html_a574f705ef18dd3e6c46c0a6b0ae81b08"><div class="ttname"><a href="classllvm_1_1MCCFIInstruction.html#a574f705ef18dd3e6c46c0a6b0ae81b08">llvm::MCCFIInstruction::createDefCfaOffset</a></div><div class="ttdeci">static MCCFIInstruction createDefCfaOffset(MCSymbol *L, int Offset)</div><div class="ttdoc">.cfi_def_cfa_offset modifies a rule for computing CFA. </div><div class="ttdef"><b>Definition:</b> <a href="MCDwarf_8h_source.html#l00494">MCDwarf.h:494</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_aa3d936cb9197b15ae6b41f8a52592961"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aa3d936cb9197b15ae6b41f8a52592961">convertToNonFlagSettingOpc</a></div><div class="ttdeci">static unsigned convertToNonFlagSettingOpc(const MachineInstr &amp;MI)</div><div class="ttdoc">Return the opcode that does not set flags when possible - otherwise return the original opcode...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01089">AArch64InstrInfo.cpp:1089</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a59cc126201a45868166b5ddad3206b7f"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59cc126201a45868166b5ddad3206b7f">llvm::MachineCombinerPattern::FMLSv2f64_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_aef1d5cbd0e6f9932f0a6d18348277631"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#aef1d5cbd0e6f9932f0a6d18348277631">llvm::AArch64Subtarget::hasCustomCheapAsMoveHandling</a></div><div class="ttdeci">bool hasCustomCheapAsMoveHandling() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00326">AArch64Subtarget.h:326</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ad0e6256f93a13938e8e59828d5677e32"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">llvm::TargetRegisterInfo::getSpillSize</a></div><div class="ttdeci">unsigned getSpillSize(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bytes of the stack slot allocated to hold a spilled copy of a register from class ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00277">TargetRegisterInfo.h:277</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00037">MachineOutliner.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_aaa692777da741a4f7da2822b9f154a42"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">llvm::AArch64InstrInfo::isLdStPairSuppressed</a></div><div class="ttdeci">static bool isLdStPairSuppressed(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if pairing the given load or store is hinted to be unprofitable. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01698">AArch64InstrInfo.cpp:1698</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a49f174e0e7941fe7dad04d4f948a2d63"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a49f174e0e7941fe7dad04d4f948a2d63">llvm::MachineInstrBuilder::setMIFlag</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMIFlag(MachineInstr::MIFlag Flag) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00269">MachineInstrBuilder.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_aaf6a746794da53626b45e8869bf9dac5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">llvm::AArch64InstrInfo::isUnscaledLdSt</a></div><div class="ttdeci">static bool isUnscaledLdSt(unsigned Opc)</div><div class="ttdoc">Return true if this is an unscaled load/store. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01718">AArch64InstrInfo.cpp:1718</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">llvm::AArch64ISD::TLSDESC_CALLSEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00035">AArch64ISelLowering.h:35</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4d2c96836214c1f13357ffb99125fb4a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4d2c96836214c1f13357ffb99125fb4a">llvm::MachineBasicBlock::successors</a></div><div class="ttdeci">iterator_range&lt; succ_iterator &gt; successors()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00303">MachineBasicBlock.h:303</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">llvm::AArch64ISD::ADRP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00036">AArch64ISelLowering.h:36</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a59c025ee51897a76f97fee4d314b8c54"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59c025ee51897a76f97fee4d314b8c54">llvm::MachineCombinerPattern::FMLSv4f16_OP1</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a8b5ade7499d54741b10d53af24ed3ff2"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a8b5ade7499d54741b10d53af24ed3ff2">AddSubReg</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; AddSubReg(const MachineInstrBuilder &amp;MIB, unsigned Reg, unsigned SubIdx, unsigned State, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02430">AArch64InstrInfo.cpp:2430</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9">llvm::AArch64II::MO_G2</a></div><div class="ttdoc">MO_G2 - A symbol operand with this flag (granule 2) represents the bits 32-47 of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00593">AArch64BaseInfo.h:593</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">llvm::MachineCombinerPattern::FMLSv2f32_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a80c5c5734f45e1c6d5949b48c88633a4"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80c5c5734f45e1c6d5949b48c88633a4">llvm::MachineCombinerPattern::MULADDv8i8_OP2</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1OutlinedFunction_html_afaa7ed984d2671729752893984eb85a3"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html#afaa7ed984d2671729752893984eb85a3">llvm::outliner::OutlinedFunction::Candidates</a></div><div class="ttdeci">std::vector&lt; Candidate &gt; Candidates</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00166">MachineOutliner.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a99f811d53704275b4158c62a2dd138d9"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">llvm::DenseMapBase::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const std::pair&lt; KeyT, ValueT &gt; &amp;KV)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00195">DenseMap.h:195</a></div></div>
<div class="ttc" id="namespacellvm_1_1FPOpFusion_html_a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce"><div class="ttname"><a href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce">llvm::FPOpFusion::Fast</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00033">TargetOptions.h:33</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ad8f6bdeaf8e0136f41990a32417ee321"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ad8f6bdeaf8e0136f41990a32417ee321">emitFrameOffsetAdj</a></div><div class="ttdeci">static void emitFrameOffsetAdj(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, int64_t Offset, unsigned Opc, const TargetInstrInfo *TII, MachineInstr::MIFlag Flag, bool NeedsWinCFI, bool *HasWinCFI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03106">AArch64InstrInfo.cpp:3106</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab43a44a5e9f8e54e889661f2518f4a4c"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab43a44a5e9f8e54e889661f2518f4a4c">llvm::MachineCombinerPattern::MULADDv8i8_OP1</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aa5cad2c16f0f98b21059d400a842e007"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa5cad2c16f0f98b21059d400a842e007">llvm::MachineCombinerPattern::FMLAv8f16_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f121bc5e3b5fb189a14cd793f9f5236"><div class="ttname"><a href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">llvm::ParamLoadedValue</a></div><div class="ttdeci">std::pair&lt; MachineOperand, DIExpression * &gt; ParamLoadedValue</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="DebugInfoMetadata_8h_html"><div class="ttname"><a href="DebugInfoMetadata_8h.html">DebugInfoMetadata.h</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="namespacellvm_html_a18dec717578f39bfcff50e325c2d27c5"><div class="ttname"><a href="namespacellvm.html#a18dec717578f39bfcff50e325c2d27c5">llvm::isAArch64FrameOffsetLegal</a></div><div class="ttdeci">int isAArch64FrameOffsetLegal(const MachineInstr &amp;MI, StackOffset &amp;Offset, bool *OutUseUnscaledOp=nullptr, unsigned *OutUnscaledOp=nullptr, int64_t *EmittableOffset=nullptr)</div><div class="ttdoc">Check if the Offset is a valid frame offset for MI. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03429">AArch64InstrInfo.cpp:3429</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a87b656660a62cefd44342a4909d88dfd"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd">llvm::AArch64InstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">bool isAssociativeAndCommutative(const MachineInstr &amp;Inst) const override</div><div class="ttdoc">Return true when Inst is associative and commutative so that it can be reassociated. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03713">AArch64InstrInfo.cpp:3713</a></div></div>
<div class="ttc" id="namespacellvm_html_a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d"><div class="ttname"><a href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::DiagnosticPredicateTy::Match</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad26bff839257f220557ce812b2159c72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div><div class="ttdoc">Remove an instruction from the instruction list and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01155">MachineBasicBlock.cpp:1155</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a52619cc1f9c5c3029a03a6c956b32595"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">llvm::AArch64InstrInfo::isSEHInstruction</a></div><div class="ttdeci">static bool isSEHInstruction(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the instructions is a SEH instruciton used for unwinding on Windows. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00886">AArch64InstrInfo.cpp:886</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a8427539a44774ff5060ae67cd1d42e6e"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8427539a44774ff5060ae67cd1d42e6e">llvm::MachineCombinerPattern::MULSUBXI_OP1</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">llvm::AArch64FrameOffsetCannotUpdate</a></div><div class="ttdoc">Offset cannot apply. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00328">AArch64InstrInfo.h:328</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ae2f38a334980a3888a4fc55b8e9542ac"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">llvm::AArch64InstrInfo::suppressLdStPair</a></div><div class="ttdeci">static void suppressLdStPair(MachineInstr &amp;MI)</div><div class="ttdoc">Hint that pairing the given load or store is unprofitable. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01705">AArch64InstrInfo.cpp:1705</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a5c41685529bfa4394f6b8f15207809c1"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">llvm::AArch64InstrInfo::isPairableLdStInst</a></div><div class="ttdeci">static bool isPairableLdStInst(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if pairing the given load or store may be paired with another. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01806">AArch64InstrInfo.cpp:1806</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a088e2740f3c34806eb6ecdf02a03a958"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a088e2740f3c34806eb6ecdf02a03a958">findCondCodeUsedByInstr</a></div><div class="ttdeci">static AArch64CC::CondCode findCondCodeUsedByInstr(const MachineInstr &amp;Instr)</div><div class="ttdoc">Find a condition code used by the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01305">AArch64InstrInfo.cpp:1305</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a1de3723766632d625fae11642a4583ae"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a1de3723766632d625fae11642a4583ae">canBeExpandedToORR</a></div><div class="ttdeci">static bool canBeExpandedToORR(const MachineInstr &amp;MI, unsigned BitSize)</div><div class="ttdoc">Returns true if a MOVi32imm or MOVi64imm can be expanded to an ORRxx. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00676">AArch64InstrInfo.cpp:676</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_af551bfe7ee8756cbe50de3bb97478723"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#af551bfe7ee8756cbe50de3bb97478723">llvm::MachineInstr::getRegClassConstraint</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassConstraint(unsigned OpIdx, const TargetInstrInfo *TII, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Compute the static register class constraint for operand OpIdx. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00831">MachineInstr.cpp:831</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00038">AArch64InstrInfo.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_abe89250fffcbc54d26096d4756e640f1"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#abe89250fffcbc54d26096d4756e640f1">isSVEScaledImmInstruction</a></div><div class="ttdeci">static bool isSVEScaledImmInstruction(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03417">AArch64InstrInfo.cpp:3417</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a1bebf2efd349fef461e2b5cf865d4d97"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1bebf2efd349fef461e2b5cf865d4d97">llvm::AArch64InstrInfo::insertOutlinedCall</a></div><div class="ttdeci">MachineBasicBlock::iterator insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, const outliner::Candidate &amp;C) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06418">AArch64InstrInfo.cpp:6418</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">llvm::MachineInstr::FrameSetup</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00081">MachineInstr.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4">MachineOutlinerClass</a></div><div class="ttdeci">MachineOutlinerClass</div><div class="ttdoc">Constants defining how certain sequences should be outlined. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05488">AArch64InstrInfo.cpp:5488</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_adf98860d7f42290f873c82a981eb0ea6"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">llvm::MachineFrameInfo::getObjectOffset</a></div><div class="ttdeci">int64_t getObjectOffset(int ObjectIdx) const</div><div class="ttdoc">Return the assigned stack offset of the specified object from the incoming stack pointer. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00491">MachineFrameInfo.h:491</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">llvm::AArch64CC::VC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00243">AArch64BaseInfo.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a74804e3c6e291fe90c0cb697632dcf0e"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">llvm::AArch64InstrInfo::useMachineCombiner</a></div><div class="ttdeci">bool useMachineCombiner() const override</div><div class="ttdoc">AArch64 supports MachineCombiner. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03561">AArch64InstrInfo.cpp:3561</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00037">AArch64Subtarget.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0e85c20fe804527f12c86db38ec947ea"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">llvm::MachineInstr::isTerminator</a></div><div class="ttdeci">bool isTerminator(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this instruction part of the terminator for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00698">MachineInstr.h:698</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="AMDGPUAsmParser_8cpp_html_abb21a41bf541ba2c706937ef91f9e4c9"><div class="ttname"><a href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a></div><div class="ttdeci">static int getRegClass(RegisterKind Is, unsigned RegWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmParser_8cpp_source.html#l01895">AMDGPUAsmParser.cpp:1895</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1OutlinedFunction_html_a83ee605247fd32b2a6981444fd996825"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">llvm::outliner::OutlinedFunction::FrameConstructionID</a></div><div class="ttdeci">unsigned FrameConstructionID</div><div class="ttdoc">Target-defined identifier for constructing a frame for this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00180">MachineOutliner.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a833c45aff4e26b616764ec936994bf45"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a833c45aff4e26b616764ec936994bf45">getUsedNZCV</a></div><div class="ttdeci">static UsedNZCV getUsedNZCV(AArch64CC::CondCode CC)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01333">AArch64InstrInfo.cpp:1333</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">llvm::AArch64ISD::ADR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00037">AArch64ISelLowering.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a796a2f531a01a5d72a58920fa8ec61b9"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">llvm::AArch64InstrInfo::isFalkorShiftExtFast</a></div><div class="ttdeci">static bool isFalkorShiftExtFast(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns true if the instruction has a shift by immediate that can be executed in one cycle less...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00764">AArch64InstrInfo.cpp:764</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_af975a2c02ec432e792cd734ce52fa02c"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a></div><div class="ttdeci">static bool canCombineWithMUL(MachineBasicBlock &amp;MBB, MachineOperand &amp;MO, unsigned MulOpc, unsigned ZeroReg)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03697">AArch64InstrInfo.cpp:3697</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">llvm::MachineCombinerPattern::FMLAv2f64_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2c64fa121b5991687394790a52ecf299"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2c64fa121b5991687394790a52ecf299">llvm::MachineCombinerPattern::FMULADDH_OP1</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a18cfc7963b1e5fedd2d36af16381bfca"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a18cfc7963b1e5fedd2d36af16381bfca">describeORRLoadedValue</a></div><div class="ttdeci">static Optional&lt; ParamLoadedValue &gt; describeORRLoadedValue(const MachineInstr &amp;MI, Register DescribedReg, const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdoc">If the given ORR instruction is a copy, and DescribedReg overlaps with the destination register then...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06555">AArch64InstrInfo.cpp:6555</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ae74328d517bf2a463bb93eab364ba33f"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae74328d517bf2a463bb93eab364ba33f">llvm::MachineCombinerPattern::MULSUBv2i32_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a5c795cebe61a68d38beaae776770eeb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">llvm::MachineOperand::getSymbolName</a></div><div class="ttdeci">const char * getSymbolName() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00606">MachineOperand.h:606</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a9b3dff1d6a474cf694125bccc4b03ea0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9b3dff1d6a474cf694125bccc4b03ea0">llvm::AArch64InstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">Optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">If the specific machine instruction is an instruction that moves/copies value from one register to an...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06496">AArch64InstrInfo.cpp:6496</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a23541701e4107566402d268babc0f7a0"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a23541701e4107566402d268babc0f7a0">llvm::MachineCombinerPattern::FMLAv4f16_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a8bf85997070aa8e0ad919a696664de81"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a8bf85997070aa8e0ad919a696664de81">genNeg</a></div><div class="ttdeci">static Register genNeg(MachineFunction &amp;MF, MachineRegisterInfo &amp;MRI, const TargetInstrInfo *TII, MachineInstr &amp;Root, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg, unsigned MnegOpc, const TargetRegisterClass *RC)</div><div class="ttdoc">genNeg - Helper to generate an intermediate negation of the second operand of Root ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04242">AArch64InstrInfo.cpp:4242</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ab1ca5d3e84365ea9984533fe39b4481f"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ab1ca5d3e84365ea9984533fe39b4481f">signOutlinedFunction</a></div><div class="ttdeci">static void signOutlinedFunction(MachineFunction &amp;MF, MachineBasicBlock &amp;MBB, bool ShouldSignReturnAddr, bool ShouldSignReturnAddrWithAKey)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06232">AArch64InstrInfo.cpp:6232</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a85eb6ee9f537a283b2ba9964c54ab2f2"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00107">MachineInstrBuilder.h:107</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ae15079d2e661de449accda868512f3f2"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae15079d2e661de449accda868512f3f2">llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="namespacellvm_html_aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5"><div class="ttname"><a href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::DebugCompressionType::Z</a></div><div class="ttdoc">zlib style complession </div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">llvm::ISD::INLINEASM</a></div><div class="ttdoc">INLINEASM - Represents an inline asm block. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00725">ISDOpcodes.h:725</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a10faaea75a2dba1bf0bbdd2daeb7b953"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a10faaea75a2dba1bf0bbdd2daeb7b953">isCombineInstrCandidate64</a></div><div class="ttdeci">static bool isCombineInstrCandidate64(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03602">AArch64InstrInfo.cpp:3602</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a6189fc353fb1b17771ca2149885bd99e"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6189fc353fb1b17771ca2149885bd99e">llvm::MachineCombinerPattern::MULADDv2i32_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="CodeGen_8h_html"><div class="ttname"><a href="CodeGen_8h.html">CodeGen.h</a></div></div>
<div class="ttc" id="classllvm_1_1StackOffset_html_a6b50ee86b7a5abdd5a41e29334a5b849"><div class="ttname"><a href="classllvm_1_1StackOffset.html#a6b50ee86b7a5abdd5a41e29334a5b849">llvm::StackOffset::getScalableBytes</a></div><div class="ttdeci">int64_t getScalableBytes() const</div><div class="ttdoc">Returns the scalable part of the offset in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64StackOffset_8h_source.html#l00099">AArch64StackOffset.h:99</a></div></div>
<div class="ttc" id="structllvm_1_1RegImmPair_html"><div class="ttname"><a href="structllvm_1_1RegImmPair.html">llvm::RegImmPair</a></div><div class="ttdoc">Used to describe a register and immediate addition. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00078">TargetInstrInfo.h:78</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1PALMD_html_af892c75285b0f64d58ca76cb73059adf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">llvm::AMDGPU::PALMD::Key</a></div><div class="ttdeci">Key</div><div class="ttdoc">PAL metadata keys. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00471">AMDGPUMetadata.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a0a20b56d95a9020588d573b6f7340cd5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">llvm::MCRegisterInfo::getDwarfRegNum</a></div><div class="ttdeci">int getDwarfRegNum(MCRegister RegNum, bool isEH) const</div><div class="ttdoc">Map a target register to an equivalent dwarf register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00068">MCRegisterInfo.cpp:68</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ac6785462ddb955dc6a9a79d592dd9718"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ac6785462ddb955dc6a9a79d592dd9718">shouldClusterFI</a></div><div class="ttdeci">static bool shouldClusterFI(const MachineFrameInfo &amp;MFI, int FI1, int64_t Offset1, unsigned Opcode1, int FI2, int64_t Offset2, unsigned Opcode2)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02337">AArch64InstrInfo.cpp:2337</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a0bb04bbf84b44ae5c52a1a933ba97ac4"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bb04bbf84b44ae5c52a1a933ba97ac4">llvm::MVT::nxv1i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00157">MachineValueType.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a685d0f817c9260ea16202a9964652fe6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">llvm::AArch64InstrInfo::AArch64InstrInfo</a></div><div class="ttdeci">AArch64InstrInfo(const AArch64Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00069">AArch64InstrInfo.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6ee45760c97bf2dda6bee91508e6946e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6ee45760c97bf2dda6bee91508e6946e">llvm::MachineInstr::isFullCopy</a></div><div class="ttdeci">bool isFullCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01119">MachineInstr.h:1119</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a86d8bbbfb8278ba2c26c581e232918d0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">llvm::MachineRegisterInfo::clearKillFlags</a></div><div class="ttdeci">void clearKillFlags(unsigned Reg) const</div><div class="ttdoc">clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the Mac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00437">MachineRegisterInfo.cpp:437</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">llvm::AArch64II::MO_GOT</a></div><div class="ttdoc">MO_GOT - This flag indicates that a symbol operand represents the address of the GOT entry for the sy...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00616">AArch64BaseInfo.h:616</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_a3996f7c3774880bfe32422602fe34f9c"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">llvm::LiveRegUnits::available</a></div><div class="ttdeci">bool available(MCPhysReg Reg) const</div><div class="ttdoc">Returns true if no part of physical register Reg is live. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00117">LiveRegUnits.h:117</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4488867294264fa12092c6121b93e530"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4488867294264fa12092c6121b93e530">llvm::MachineCombinerPattern::FMLSv4f32_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a42172251bff088e3622661143d43eb86"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a42172251bff088e3622661143d43eb86">llvm::TargetInstrInfo::describeLoadedValue</a></div><div class="ttdeci">virtual Optional&lt; ParamLoadedValue &gt; describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const</div><div class="ttdoc">Produce the expression describing the MI loading a value into the physical register Reg...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01122">TargetInstrInfo.cpp:1122</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f">llvm::MachineCombinerPattern::MULSUBWI_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a1d5169d9a2fd6846d1bea9fe9d787c80"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a1d5169d9a2fd6846d1bea9fe9d787c80">llvm::AArch64Subtarget::hasV8_3aOps</a></div><div class="ttdeci">bool hasV8_3aOps() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00282">AArch64Subtarget.h:282</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">llvm::MachineCombinerPattern::FMLSv4f32_OP2</a></div></div>
<div class="ttc" id="classAArch64GenInstrInfo_html"><div class="ttname"><a href="classAArch64GenInstrInfo.html">AArch64GenInstrInfo</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a1bf38b3bbe867377cde6e530a0256b29"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">llvm::AArch64InstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GetInstSize - Return the number of bytes of code the specified instruction may be. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00076">AArch64InstrInfo.cpp:76</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a2c74aa72029263fd570df0bc5edac5d7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">llvm::TargetRegisterInfo::getSubReg</a></div><div class="ttdeci">Register getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00979">TargetRegisterInfo.h:979</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a6d8faa716c9389c680c284bc9284c113"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a></div><div class="ttdeci">static bool canCombineWithFMUL(MachineBasicBlock &amp;MBB, MachineOperand &amp;MO, unsigned MulOpc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03704">AArch64InstrInfo.cpp:3704</a></div></div>
<div class="ttc" id="namespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52a6adc06fdab039cdbfaaeda00060c5e63"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a6adc06fdab039cdbfaaeda00060c5e63">llvm::outliner::LegalTerminator</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_ab1e6423b61f37584900fbdcadeedafb6"><div class="ttname"><a href="classllvm_1_1Module.html#ab1e6423b61f37584900fbdcadeedafb6">llvm::Module::getNamedValue</a></div><div class="ttdeci">GlobalValue * getNamedValue(StringRef Name) const</div><div class="ttdoc">Return the global value in the module with the specified name, of arbitrary type. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00113">Module.cpp:113</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a071d83acde1b217eded2733cce23d59f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a071d83acde1b217eded2733cce23d59f">llvm::TargetInstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">virtual bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns) const</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in Root...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00742">TargetInstrInfo.cpp:742</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a3fba722f44bac58d79e82bd232525152"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">llvm::MachineInstrBuilder::addGlobalAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addGlobalAddress(const GlobalValue *GV, int64_t Offset=0, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00168">MachineInstrBuilder.h:168</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html_a13dd64c40d9f175e578ade3ef60ea351"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html#a13dd64c40d9f175e578ade3ef60ea351">llvm::MachineInstrBundleIterator::getReverse</a></div><div class="ttdeci">reverse_iterator getReverse() const</div><div class="ttdoc">Get a reverse iterator to the same node. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundleIterator_8h_source.html#l00283">MachineInstrBundleIterator.h:283</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4c711446100d52415f8e142855c223e1"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">llvm::MachineBasicBlock::getLastNonDebugInstr</a></div><div class="ttdeci">iterator getLastNonDebugInstr()</div><div class="ttdoc">Returns an iterator to the last non-debug instruction in the basic block, or end(). </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00223">MachineBasicBlock.cpp:223</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a498c4f2831126b5c190a9383bb7055e7"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a498c4f2831126b5c190a9383bb7055e7">llvm::AArch64InstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, unsigned, unsigned, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00497">AArch64InstrInfo.cpp:497</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a8a77823ca1d474b22f9b923674749a14"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a8a77823ca1d474b22f9b923674749a14">canCombine</a></div><div class="ttdeci">static bool canCombine(MachineBasicBlock &amp;MBB, MachineOperand &amp;MO, unsigned CombineOpc, unsigned ZeroReg=0, bool CheckZeroReg=false)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03668">AArch64InstrInfo.cpp:3668</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a94cd6ca17535844dc42503cc7b6f32ef"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">llvm::AArch64InstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00337">AArch64InstrInfo.cpp:337</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="namespacellvm_html_acecb758d131c550fcdf82d6211884138"><div class="ttname"><a href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">llvm::MOSuppressPair</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOSuppressPair</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00031">AArch64InstrInfo.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="AArch64Subtarget_8h_html"><div class="ttname"><a href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ac57a2cf15e78090fa9176ea4e214b4df"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac57a2cf15e78090fa9176ea4e214b4df">llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01168">MachineBasicBlock.cpp:1168</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a0d93655abe7a956170573a09a78814ff"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0d93655abe7a956170573a09a78814ff">llvm::AArch64InstrInfo::isMBBSafeToOutlineFrom</a></div><div class="ttdeci">bool isMBBSafeToOutlineFrom(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05993">AArch64InstrInfo.cpp:5993</a></div></div>
<div class="ttc" id="namespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00482">MachineInstrBuilder.h:482</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a2a25c462b91ac5da41f4ab7edc32b650"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">llvm::MachineBasicBlock::rend</a></div><div class="ttdeci">reverse_iterator rend()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00226">MachineBasicBlock.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00450">MachineFrameInfo.h:450</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8">llvm::MachineCombinerPattern::MULSUBW_OP2</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a372af6912a0c5feb882c8194f28ab8b2"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a372af6912a0c5feb882c8194f28ab8b2">canPairLdStOpc</a></div><div class="ttdeci">static bool canPairLdStOpc(unsigned FirstOpc, unsigned SecondOpc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02319">AArch64InstrInfo.cpp:2319</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdoc">constrainRegClass - Constrain the register class of the specified virtual register to be a common sub...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00085">MachineRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad8c9657cfb03ef2ebf6364ba9d68c127"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">llvm::MachineBasicBlock::rbegin</a></div><div class="ttdeci">reverse_iterator rbegin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00220">MachineBasicBlock.h:220</a></div></div>
<div class="ttc" id="classllvm_1_1StackOffset_html_a578ca3b0cd0271deaa68c6967e52ecfb"><div class="ttname"><a href="classllvm_1_1StackOffset.html#a578ca3b0cd0271deaa68c6967e52ecfb">llvm::StackOffset::getBytes</a></div><div class="ttdeci">int64_t getBytes() const</div><div class="ttdoc">Returns the non-scalable part of the offset in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64StackOffset_8h_source.html#l00102">AArch64StackOffset.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1ad2f6771d4027a09ba1d0de2e5ea54470"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ad2f6771d4027a09ba1d0de2e5ea54470">llvm::AArch64_AM::UXTX</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00043">AArch64AddressingModes.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00499">MachineFunction.cpp:499</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_aeae88f12b667477f90db9b726556b337"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">llvm::AArch64_AM::getShifterImm</a></div><div class="ttdeci">static unsigned getShifterImm(AArch64_AM::ShiftExtendType ST, unsigned Imm)</div><div class="ttdoc">getShifterImm - Encode the shift type and amount: imm: 6-bit shift amount shifter: 000 ==&gt; lsl 001 ==...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00098">AArch64AddressingModes.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00154">MachineOperand.cpp:154</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a989da0fe668d5de76ef2ccd3c04a8d35"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">llvm::AArch64InstrInfo::copyGPRRegTuple</a></div><div class="ttdeci">void copyGPRRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, unsigned ZeroReg, llvm::ArrayRef&lt; unsigned &gt; Indices) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02476">AArch64InstrInfo.cpp:2476</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">llvm::MCID::Flag</a></div><div class="ttdeci">Flag</div><div class="ttdoc">These should be considered private to the implementation of the MCInstrDesc class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00139">MCInstrDesc.h:139</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08">LRUnavailableSomewhere</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05497">AArch64InstrInfo.cpp:5497</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acce9c12cc977a88dc7bc51493ce7681c"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCRegister PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="namespacellvm_html_a0e6336a1dd23986cd15023ea0aae5269"><div class="ttname"><a href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">llvm::isCondBranchOpcode</a></div><div class="ttdeci">static bool isCondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00354">AArch64InstrInfo.h:354</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7f2dc64214551418f486026ffc95fa4"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">llvm::MachineOperand::isIdenticalTo</a></div><div class="ttdeci">bool isIdenticalTo(const MachineOperand &amp;Other) const</div><div class="ttdoc">Returns true if this operand is identical to the specified operand except for liveness related flags ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00275">MachineOperand.cpp:275</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html">llvm::MCAsmInfo</a></div><div class="ttdoc">This class is intended to be used as a base class for asm properties and features specific to the tar...</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00056">MCAsmInfo.h:56</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a1a60a3fac27c1e7e8183a440d69f2f81"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1a60a3fac27c1e7e8183a440d69f2f81">llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="namespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00470">MachineInstrBuilder.h:470</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html_abcd908a35267cd2a6a3afdb42c92117c"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html#abcd908a35267cd2a6a3afdb42c92117c">llvm::outliner::Candidate::back</a></div><div class="ttdeci">MachineBasicBlock::iterator &amp; back()</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00107">MachineOutliner.h:107</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a89fae3db628b477b713990d7a58732ea"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a89fae3db628b477b713990d7a58732ea">isCombineInstrCandidateFP</a></div><div class="ttdeci">static bool isCombineInstrCandidateFP(const MachineInstr &amp;Inst)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03633">AArch64InstrInfo.cpp:3633</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a22f623563f43de6d1aabcdfa9d341031"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a22f623563f43de6d1aabcdfa9d341031">llvm::AArch64_AM::getShiftValue</a></div><div class="ttdeci">static unsigned getShiftValue(unsigned Imm)</div><div class="ttdoc">getShiftValue - Extract the shift value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00085">AArch64AddressingModes.h:85</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aa9f3c5f2295bad84281cbeaa529e61e7"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa9f3c5f2295bad84281cbeaa529e61e7">llvm::MachineCombinerPattern::FMLAv4f16_OP1</a></div></div>
<div class="ttc" id="namespacellvm_html_ad4a8206f2068cba6fb0ab21fb5c5e7e2"><div class="ttname"><a href="namespacellvm.html#ad4a8206f2068cba6fb0ab21fb5c5e7e2">llvm::operator|=</a></div><div class="ttdeci">bool operator|=(SparseBitVector&lt; ElementSize &gt; &amp;LHS, const SparseBitVector&lt; ElementSize &gt; *RHS)</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00822">SparseBitVector.h:822</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00464">MachineFrameInfo.h:464</a></div></div>
<div class="ttc" id="classllvm_1_1MDNode_html_a674cbb4d7e2477e0e73c27bf5226d504"><div class="ttname"><a href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">llvm::MDNode::get</a></div><div class="ttdeci">static MDTuple * get(LLVMContext &amp;Context, ArrayRef&lt; Metadata *&gt; MDs)</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l01174">Metadata.h:1174</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_ae28d149d03a6ae88267f649bc1dbe42c"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#ae28d149d03a6ae88267f649bc1dbe42c">llvm::GlobalValue::hasLinkOnceODRLinkage</a></div><div class="ttdeci">bool hasLinkOnceODRLinkage() const</div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00436">GlobalValue.h:436</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html">llvm::AArch64RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8h_source.html#l00026">AArch64RegisterInfo.h:26</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aec748fa81e1488192450f0b2a8d1aeca"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00114">MachineInstrBuilder.h:114</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a832f7ffb68fe4a65abd0264fdb503665"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a832f7ffb68fe4a65abd0264fdb503665">llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ae34c996b58df9b9ce6695a0c8b70c533"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; MachineInstr &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00181">MachineBasicBlock.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1MCCFIInstruction_html_add1bf26f643dc758cdfb148eed30d0b3"><div class="ttname"><a href="classllvm_1_1MCCFIInstruction.html#add1bf26f643dc758cdfb148eed30d0b3">llvm::MCCFIInstruction::createNegateRAState</a></div><div class="ttdeci">static MCCFIInstruction createNegateRAState(MCSymbol *L)</div><div class="ttdoc">.cfi_negate_ra_state AArch64 negate RA state. </div><div class="ttdef"><b>Definition:</b> <a href="MCDwarf_8h_source.html#l00533">MCDwarf.h:533</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_a0544e2966374684ff74255e5a4290fa7"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">llvm::TargetOptions::UnsafeFPMath</a></div><div class="ttdeci">unsigned UnsafeFPMath</div><div class="ttdoc">UnsafeFPMath - This flag is enabled when the -enable-unsafe-fp-math flag is specified on the command ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00138">TargetOptions.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_affeb69a55c900f2d333c385955676931"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#affeb69a55c900f2d333c385955676931">llvm::TargetOptions::AllowFPOpFusion</a></div><div class="ttdeci">FPOpFusion::FPOpFusionMode AllowFPOpFusion</div><div class="ttdoc">AllowFPOpFusion - This flag is set by the -fuse-fp-ops=xxx option. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00289">TargetOptions.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a23bfbcda0e3522bc7ca5a7ca894d4ae5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">llvm::AArch64InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const AArch64RegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00048">AArch64InstrInfo.h:48</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html_a46abb13670e1c31c54ae9b6bed282ce0"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html#a46abb13670e1c31c54ae9b6bed282ce0">llvm::outliner::Candidate::LRUWasSet</a></div><div class="ttdeci">bool LRUWasSet</div><div class="ttdoc">True if initLRU has been called on this Candidate. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00085">MachineOutliner.h:85</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">llvm::AArch64II::MO_G1</a></div><div class="ttdoc">MO_G1 - A symbol operand with this flag (granule 1) represents the bits 16-31 of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00597">AArch64BaseInfo.h:597</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a71679481ab07058465bc551b4bdcffce"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a71679481ab07058465bc551b4bdcffce">llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="GlobalValue_8h_html"><div class="ttname"><a href="GlobalValue_8h.html">GlobalValue.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a615ff3cce7bc1e4ff773167c5c17d168"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a615ff3cce7bc1e4ff773167c5c17d168">llvm::MachineCombinerPattern::FNMULSUBH_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae268a410689383a83e98b5e83296e38a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">llvm::MachineInstr::memoperands</a></div><div class="ttdeci">ArrayRef&lt; MachineMemOperand * &gt; memoperands() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00549">MachineInstr.h:549</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab7eaf10b55b2c3b849c192426ab2ef00"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab7eaf10b55b2c3b849c192426ab2ef00">llvm::MachineCombinerPattern::FMLSv8f16_OP2</a></div></div>
<div class="ttc" id="namespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html_ac46954911fa8453377035f0e9e929949"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html#ac46954911fa8453377035f0e9e929949">llvm::outliner::Candidate::UsedInSequence</a></div><div class="ttdeci">LiveRegUnits UsedInSequence</div><div class="ttdoc">Contains the accumulated register liveness information for the instructions in this Candidate...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00079">MachineOutliner.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a80b124af47379d05275a319fc182d613"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80b124af47379d05275a319fc182d613">llvm::MachineCombinerPattern::MULSUBv4i32_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a12088ac7637b3d28f5de4b630a48f53e"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a12088ac7637b3d28f5de4b630a48f53e">llvm::AArch64InstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">void genAlternativeCodeSequence(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr *&gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</div><div class="ttdoc">When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04357">AArch64InstrInfo.cpp:4357</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a05c2f9387231e4a51efb86338bf0f43a"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a05c2f9387231e4a51efb86338bf0f43a">llvm::AArch64Subtarget::hasExynosCheapAsMoveHandling</a></div><div class="ttdeci">bool hasExynosCheapAsMoveHandling() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00327">AArch64Subtarget.h:327</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a298be1031f30bb6d33dda81a8fc572fc"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">llvm::AArch64InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02501">AArch64InstrInfo.cpp:2501</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html_ac80f5b2407fd390f2f8328e658bc6ae6"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html#ac80f5b2407fd390f2f8328e658bc6ae6">llvm::outliner::Candidate::CallConstructionID</a></div><div class="ttdeci">unsigned CallConstructionID</div><div class="ttdoc">Identifier denoting the instructions to emit to call an outlined function from this point...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00065">MachineOutliner.h:65</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a1ae0afc417a86f5d88ba3198ddedd628"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a1ae0afc417a86f5d88ba3198ddedd628">BCCDisplacementBits</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; BCCDisplacementBits(&quot;aarch64-bcc-offset-bits&quot;, cl::Hidden, cl::init(19), cl::desc(&quot;Restrict range of Bcc instructions (DEBUG)&quot;))</div></div>
<div class="ttc" id="namespacellvm_1_1ARCISD_html_a383dfc381bd557f340886bb106e3d92ea0e21991e38db8b5d09e9e301406cfd13"><div class="ttname"><a href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea0e21991e38db8b5d09e9e301406cfd13">llvm::ARCISD::RET</a></div><div class="ttdef"><b>Definition:</b> <a href="ARCISelLowering_8h_source.html#l00052">ARCISelLowering.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a7cca5afbdfdcb468161ffe0b888668d0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">llvm::AArch64InstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00296">AArch64InstrInfo.cpp:296</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_ad45de36bc238edb61ed6b9375030f62f"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#ad45de36bc238edb61ed6b9375030f62f">llvm::AArch64_AM::getArithExtendType</a></div><div class="ttdeci">static AArch64_AM::ShiftExtendType getArithExtendType(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00138">AArch64AddressingModes.h:138</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00163">MachineOutliner.h:163</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a78e3c0d41667f20afe6839b351dacc27"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a78e3c0d41667f20afe6839b351dacc27">genFusedMultiplyIdx</a></div><div class="ttdeci">static MachineInstr * genFusedMultiplyIdx(MachineFunction &amp;MF, MachineRegisterInfo &amp;MRI, const TargetInstrInfo *TII, MachineInstr &amp;Root, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, unsigned IdxMulOpd, unsigned MaddOpc, const TargetRegisterClass *RC)</div><div class="ttdoc">genFusedMultiplyIdx - Helper to generate fused multiply accumulate instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04278">AArch64InstrInfo.cpp:4278</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0">llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html_a2f7bd2c0cd67bd62dfde26548a340bd6"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html#a2f7bd2c0cd67bd62dfde26548a340bd6">llvm::outliner::Candidate::setCallInfo</a></div><div class="ttdeci">void setCallInfo(unsigned CID, unsigned CO)</div><div class="ttdoc">Set the CallConstructionID and CallOverhead of this candidate to CID and CO respectively. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00098">MachineOutliner.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ae6e7e975f7a4e5d535be32068a7c67df"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">llvm::MachineFrameInfo::isFixedObjectIndex</a></div><div class="ttdeci">bool isFixedObjectIndex(int ObjectIdx) const</div><div class="ttdoc">Returns true if the specified index corresponds to a fixed stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00657">MachineFrameInfo.h:657</a></div></div>
<div class="ttc" id="classllvm_1_1StackOffset_html_a3b8965d0db712fa40b2e1aa6d5c11a6a"><div class="ttname"><a href="classllvm_1_1StackOffset.html#a3b8965d0db712fa40b2e1aa6d5c11a6a">llvm::StackOffset::getForFrameOffset</a></div><div class="ttdeci">void getForFrameOffset(int64_t &amp;NumBytes, int64_t &amp;NumPredicateVectors, int64_t &amp;NumDataVectors) const</div><div class="ttdoc">Returns the offset in parts to which this frame offset can be decomposed for the purpose of describin...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64StackOffset_8h_source.html#l00107">AArch64StackOffset.h:107</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05abf7ba5f9855516b861f6c4cf5c34491f"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abf7ba5f9855516b861f6c4cf5c34491f">llvm::MachineCombinerPattern::FMLAv8f16_OP1</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5af2fe30acf2b843b8e01313d2b6da330b"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2fe30acf2b843b8e01313d2b6da330b">llvm::TargetStackID::SVEVector</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00031">TargetFrameLowering.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a1affd6d7e8a280fa6a0b642a6e0734b8"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a1affd6d7e8a280fa6a0b642a6e0734b8">llvm::AArch64_AM::decodeLogicalImmediate</a></div><div class="ttdeci">static uint64_t decodeLogicalImmediate(uint64_t val, unsigned regSize)</div><div class="ttdoc">decodeLogicalImmediate - Decode a logical immediate value in the form &quot;N:immr:imms&quot; (where the immr a...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00293">AArch64AddressingModes.h:293</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">llvm::CodeModel::Tiny</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">llvm::AArch64FrameOffsetIsLegal</a></div><div class="ttdoc">Offset is legal. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00329">AArch64InstrInfo.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a171c7253c2b03171bdf22c1bd910f674"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">llvm::TargetMachine::getMCAsmInfo</a></div><div class="ttdeci">const MCAsmInfo * getMCAsmInfo() const</div><div class="ttdoc">Return target specific asm information. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00189">TargetMachine.h:189</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="namespacellvm_html_a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::NoneType::None</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab65c69bb870dc8c6261058fe4a855d30"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab65c69bb870dc8c6261058fe4a855d30">llvm::MachineCombinerPattern::MULSUBv2i32_OP1</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aa7d6e49a4f9c90d3ef8419ead6f7924c"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa7d6e49a4f9c90d3ef8419ead6f7924c">llvm::MachineCombinerPattern::MULADDv4i16_OP2</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">llvm::AArch64CC::LS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00245">AArch64BaseInfo.h:245</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">llvm::MachineCombinerPattern::FMULSUBD_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1Base_html"><div class="ttname"><a href="classllvm_1_1Base.html">Base</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_afdd56180b2e41499346807b9e9cb88e0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#afdd56180b2e41499346807b9e9cb88e0">llvm::AArch64InstrInfo::getMemOperandWithOffset</a></div><div class="ttdeci">bool getMemOperandWithOffset(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01981">AArch64InstrInfo.cpp:1981</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a84639a0d1d87c7eff7b7bb2535f80c3e"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a84639a0d1d87c7eff7b7bb2535f80c3e">CBZDisplacementBits</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; CBZDisplacementBits(&quot;aarch64-cbz-offset-bits&quot;, cl::Hidden, cl::init(19), cl::desc(&quot;Restrict range of CB[N]Z instructions (DEBUG)&quot;))</div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a1641cece2a977e5762e900230081b3d7"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a1641cece2a977e5762e900230081b3d7">canInstrSubstituteCmpInstr</a></div><div class="ttdeci">static bool canInstrSubstituteCmpInstr(MachineInstr *MI, MachineInstr *CmpInstr, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Check if CmpInstr can be substituted by MI. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01396">AArch64InstrInfo.cpp:1396</a></div></div>
<div class="ttc" id="namespacellvm_html_a434f6a0d80fb13e4326e848a6391f057"><div class="ttname"><a href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">llvm::isPowerOf2_64</a></div><div class="ttdeci">constexpr bool isPowerOf2_64(uint64_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0 (64 bit edition.) </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00470">MathExtras.h:470</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aa8d1d8d88835b75b05b14ab774785e8a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">llvm::MachineBasicBlock::succ_empty</a></div><div class="ttdeci">bool succ_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00295">MachineBasicBlock.h:295</a></div></div>
<div class="ttc" id="namespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01189">STLExtras.h:1189</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">llvm::MachineCombinerPattern::FMLAv4f32_OP2</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">llvm::AArch64CC::PL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00241">AArch64BaseInfo.h:241</a></div></div>
<div class="ttc" id="namespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52add798e74afcdf046a9a39e477261ab0e"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52add798e74afcdf046a9a39e477261ab0e">llvm::outliner::Invisible</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05abd09f0b4e2d7e21332d9cd723a7528f0"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abd09f0b4e2d7e21332d9cd723a7528f0">llvm::MachineCombinerPattern::MULSUBX_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05addbc12649925b262818f3e005a4ec1e4"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05addbc12649925b262818f3e005a4ec1e4">llvm::MachineCombinerPattern::FMLSv8f16_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabed741772b1be65069d9274446a914d"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabed741772b1be65069d9274446a914d">llvm::MachineInstr::definesRegister</a></div><div class="ttdeci">bool definesRegister(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr fully defines the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01218">MachineInstr.h:1218</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">llvm::MachineCombinerPattern::FMLAv2f32_OP1</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7d0764332d0d09b2fe5ef6719865e5ae"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">llvm::MachineRegisterInfo::def_empty</a></div><div class="ttdeci">bool def_empty(unsigned RegNo) const</div><div class="ttdoc">def_empty - Return true if there are no instructions defining the specified register (it may be live-...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00426">MachineRegisterInfo.h:426</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a90c191a6a05a332c9f765b2c84f4680b"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a90c191a6a05a332c9f765b2c84f4680b">llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab8e1321ecb267615f4f4be14b92cf03a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">llvm::MCRegisterInfo::isSuperRegister</a></div><div class="ttdeci">bool isSuperRegister(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register of RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00649">MCRegisterInfo.h:649</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARCISD_html_a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007"><div class="ttname"><a href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">llvm::ARCISD::BL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARCISelLowering_8h_source.html#l00034">ARCISelLowering.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a4e4e6764dc61dbf0e8f330644880480f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a4e4e6764dc61dbf0e8f330644880480f">llvm::MachineInstr::FrameDestroy</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00083">MachineInstr.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1PatchPointOpers_html"><div class="ttname"><a href="classllvm_1_1PatchPointOpers.html">llvm::PatchPointOpers</a></div><div class="ttdoc">MI-level patchpoint operands. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00076">StackMaps.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a1f475b0df44ebd7169e720fa1bf9169e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">llvm::SmallPtrSetImpl::count</a></div><div class="ttdeci">size_type count(ConstPtrType Ptr) const</div><div class="ttdoc">count - Return 1 if the specified pointer is in the set, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00381">SmallPtrSet.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a2d997a80040d5eea603cf8ca302c2dbc"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">llvm::AArch64InstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00179">AArch64InstrInfo.cpp:179</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ade267f03d50e04004e9ef2019ce25738"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">llvm::AArch64InstrInfo::isAsCheapAsAMove</a></div><div class="ttdeci">bool isAsCheapAsAMove(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00685">AArch64InstrInfo.cpp:685</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a8997d907b1de0e1b433c59102335b06a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">llvm::AArch64InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01469">AArch64InstrInfo.cpp:1469</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a547b6fdc8555c9102461469c3d8efc15"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a547b6fdc8555c9102461469c3d8efc15">llvm::MachineCombinerPattern::MULADDv16i8_OP1</a></div></div>
<div class="ttc" id="namespacellvm_html_a6e5bba09e6cf0a670994bdfdfe6ccee6"><div class="ttname"><a href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">llvm::find_if</a></div><div class="ttdeci">auto find_if(R &amp;&amp;Range, UnaryPredicate P) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find_if which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01210">STLExtras.h:1210</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">llvm::AArch64CC::LT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00247">AArch64BaseInfo.h:247</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a99eced173a909993b89cc0a22e579aeb"><div class="ttname"><a href="namespacellvm.html#a99eced173a909993b89cc0a22e579aeb">llvm::remove_if</a></div><div class="ttdeci">auto remove_if(R &amp;&amp;Range, UnaryPredicate P) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::remove_if which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01222">STLExtras.h:1222</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a8ce9439c5f364d8b85930e0ee689bbb8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(MCRegister RegNo) const</div><div class="ttdoc">Returns the encoding for RegNo. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00546">MCRegisterInfo.h:546</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a10ff9c7b29be1debe32fa6ba92256068"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">llvm::AArch64InstrInfo::isThroughputPattern</a></div><div class="ttdeci">bool isThroughputPattern(MachineCombinerPattern Pattern) const override</div><div class="ttdoc">Return true when a code sequence can improve throughput. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04025">AArch64InstrInfo.cpp:4025</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a6ba514594eb802f087046edbe201f8f4"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a6ba514594eb802f087046edbe201f8f4">llvm::MachineFrameInfo::setStackID</a></div><div class="ttdeci">void setStackID(int ObjectIdx, uint8_t ID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00705">MachineFrameInfo.h:705</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">llvm::MachineCombinerPattern</a></div><div class="ttdeci">MachineCombinerPattern</div><div class="ttdoc">These are instruction patterns matched by the machine combiner pass. </div><div class="ttdef"><b>Definition:</b> <a href="MachineCombinerPattern_8h_source.html#l00020">MachineCombinerPattern.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af2c351dad09a71aa08e1d85c67ae6e53"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00779">MachineOperand.h:779</a></div></div>
<div class="ttc" id="structStatus_html"><div class="ttname"><a href="structStatus.html">Status</a></div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegister_8cpp_source.html#l00039">SIModeRegister.cpp:39</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ae4b83d82585f6cf865c9c772daff9aac"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae4b83d82585f6cf865c9c772daff9aac">llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a10add2603cf9d4706e64a3605783b764"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">llvm::MCRegisterInfo::isSuperRegisterEq</a></div><div class="ttdeci">bool isSuperRegisterEq(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register of RegA or if RegB == RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00567">MCRegisterInfo.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ad2daef917016dd53e03812923e65f728"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ad2daef917016dd53e03812923e65f728">llvm::AArch64InstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns) const override</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in Root...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04134">AArch64InstrInfo.cpp:4134</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ab46fe6f7eb24fe0268c273a28452ecba"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">llvm::AArch64InstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00964">AArch64InstrInfo.cpp:964</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71abb4faac7fe2138d41464b4e802ec103f"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71abb4faac7fe2138d41464b4e802ec103f">llvm::AArch64II::MO_HI12</a></div><div class="ttdoc">MO_HI12 - This flag indicates that a symbol operand represents the bits 13-24 of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00606">AArch64BaseInfo.h:606</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01115">MachineInstr.h:1115</a></div></div>
<div class="ttc" id="namespacellvm_html_aad80b46c754cc7216244a866ec9b1cb0"><div class="ttname"><a href="namespacellvm.html#aad80b46c754cc7216244a866ec9b1cb0">llvm::isIntN</a></div><div class="ttdeci">bool isIntN(unsigned N, int64_t x)</div><div class="ttdoc">Checks if an signed integer fits into the given (dynamic) bit width. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00434">MathExtras.h:434</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a9e7195b691e065ac34568c1b3340a3f8"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">llvm::AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05373">AArch64InstrInfo.cpp:5373</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">llvm::MachineCombinerPattern::FMULSUBD_OP1</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html_a20c626fe8e33ae4a8737a7c360482ee9"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html#a20c626fe8e33ae4a8737a7c360482ee9">llvm::outliner::Candidate::front</a></div><div class="ttdeci">MachineBasicBlock::iterator &amp; front()</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00106">MachineOutliner.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ac473d40b6b8803f2924e0c6751f51bf3"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">llvm::AArch64InstrInfo::getLoadStoreImmIdx</a></div><div class="ttdeci">static unsigned getLoadStoreImmIdx(unsigned Opc)</div><div class="ttdoc">Returns the index for the immediate for a given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01773">AArch64InstrInfo.cpp:1773</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05af70e0b1d6898bd3f0ae6df4ac616b4c3"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af70e0b1d6898bd3f0ae6df4ac616b4c3">llvm::MachineCombinerPattern::FMLSv4f16_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">llvm::MachineCombinerPattern::FMULADDD_OP1</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ae91264626f3ffaac2026259631e98f8a"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae91264626f3ffaac2026259631e98f8a">llvm::MachineCombinerPattern::MULADDv4i16_OP1</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">llvm::ISD::MUL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a5976149d8063e018b3accf248f463310"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a5976149d8063e018b3accf248f463310">llvm::AArch64InstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00539">AArch64InstrInfo.cpp:539</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585">MachineOutlinerRegSave</a></div><div class="ttdoc">Emit a call and tail-call. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05493">AArch64InstrInfo.cpp:5493</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a42020afbcac5113c831c00294a0ac37f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">llvm::MachineInstr::isDebugInstr</a></div><div class="ttdeci">bool isDebugInstr() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01059">MachineInstr.h:1059</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1Pattern_html"><div class="ttname"><a href="classllvm_1_1Pattern.html">llvm::Pattern</a></div><div class="ttdef"><b>Definition:</b> <a href="FileCheckImpl_8h_source.html#l00358">FileCheckImpl.h:358</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">llvm::AArch64II::MO_TLS</a></div><div class="ttdoc">MO_TLS - Indicates that the operand being accessed is some kind of thread-local symbol. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00627">AArch64BaseInfo.h:627</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a3f27d3892d89ca416f664d02e209605c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">llvm::AArch64InstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00912">AArch64InstrInfo.cpp:912</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05adf327b07510cec09ba74659917d2cb7d"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adf327b07510cec09ba74659917d2cb7d">llvm::MachineCombinerPattern::MULSUBv4i16_OP2</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a9577820d8006811afa3d9713624c1e01"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">llvm::AArch64InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01652">AArch64InstrInfo.cpp:1652</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a56b7fed94faeb5bc67ee2b71608d2665"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">llvm::MachineInstr::getNumExplicitOperands</a></div><div class="ttdeci">unsigned getNumExplicitOperands() const</div><div class="ttdoc">Returns the number of non-implicit operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00699">MachineInstr.cpp:699</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a8ea8ce186fc4a70ad542e74d015d84ed"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">llvm::TargetRegisterClass::hasSubClassEq</a></div><div class="ttdeci">bool hasSubClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a sub-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00123">TargetRegisterInfo.h:123</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">llvm::AArch64ISD::LOADgot</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00039">AArch64ISelLowering.h:39</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">llvm::MachineCombinerPattern::FNMULSUBS_OP1</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">llvm::MachineCombinerPattern::FMLAv4f32_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a0c43809149057dffbf66267b7f9e02c6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandWithOffsetWidth(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01992">AArch64InstrInfo.cpp:1992</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00498">MachineOperand.h:498</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_abb6628504fb06919315452ee4a1e22e9"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#abb6628504fb06919315452ee4a1e22e9">genFusedMultiplyAccNeg</a></div><div class="ttdeci">static MachineInstr * genFusedMultiplyAccNeg(MachineFunction &amp;MF, MachineRegisterInfo &amp;MRI, const TargetInstrInfo *TII, MachineInstr &amp;Root, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg, unsigned IdxMulOpd, unsigned MaddOpc, unsigned MnegOpc, const TargetRegisterClass *RC)</div><div class="ttdoc">genFusedMultiplyAccNeg - Helper to generate fused multiply accumulate instructions with an additional...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04261">AArch64InstrInfo.cpp:4261</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a74f4174a5d158b611050cdf7abd04b58"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">llvm::AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; MachineMemOperand::Flags, const char * &gt; &gt; getSerializableMachineMemOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05401">AArch64InstrInfo.cpp:5401</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a581fd12b0f735520833a7d4b553a52ad"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a581fd12b0f735520833a7d4b553a52ad">llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab68b56d06e4d0e81788707d8b1c1e634"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab68b56d06e4d0e81788707d8b1c1e634">llvm::MachineCombinerPattern::MULSUBv4i16_OP1</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_aef21a685c4183683271cbaa741991f12"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a></div><div class="ttdeci">static unsigned canFoldIntoCSel(const MachineRegisterInfo &amp;MRI, unsigned VReg, unsigned *NewVReg=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00431">AArch64InstrInfo.cpp:431</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a832ad315a355f4ddcc32f189f34e28a9"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">llvm::AArch64_AM::encodeLogicalImmediate</a></div><div class="ttdeci">static uint64_t encodeLogicalImmediate(uint64_t imm, unsigned regSize)</div><div class="ttdoc">encodeLogicalImmediate - Return the encoded immediate value for a logical immediate instruction of th...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00282">AArch64AddressingModes.h:282</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a3ba9d4ba817e0fd17811e4f297bb0394"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3ba9d4ba817e0fd17811e4f297bb0394">llvm::MachineCombinerPattern::MULSUBv8i16_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1StackMapOpers_html_a4330cae153bbaadcf79bb4917a6c3924"><div class="ttname"><a href="classllvm_1_1StackMapOpers.html#a4330cae153bbaadcf79bb4917a6c3924">llvm::StackMapOpers::getNumPatchBytes</a></div><div class="ttdeci">uint32_t getNumPatchBytes() const</div><div class="ttdoc">Return the number of patchable bytes the given stackmap should emit. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00050">StackMaps.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="namespacellvm_html_a25ebb5d5fa4431b1a1835d0a5f4e2796"><div class="ttname"><a href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">llvm::isIndirectBranchOpcode</a></div><div class="ttdeci">static bool isIndirectBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00371">AArch64InstrInfo.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abe04ffc605f0c3a48a581cdb3ded2df4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01188">MachineInstr.h:1188</a></div></div>
<div class="ttc" id="AArch64MachineFunctionInfo_8h_html"><div class="ttname"><a href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad071e937f4986e51fd3fd54b10888894"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">llvm::TargetInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">virtual bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const</div><div class="ttdoc">Test if the given instruction should be considered a scheduling boundary. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00987">TargetInstrInfo.cpp:987</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ae844d6ff99f067e6672e004ed7613c24"><div class="ttname"><a href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">llvm::MCInst::setOpcode</a></div><div class="ttdeci">void setOpcode(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00171">MCInst.h:171</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">llvm::AArch64CC::GT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00248">AArch64BaseInfo.h:248</a></div></div>
<div class="ttc" id="StackMaps_8h_html"><div class="ttname"><a href="StackMaps_8h.html">StackMaps.h</a></div></div>
<div class="ttc" id="namespacellvm_html_abbf5784629864b659e702b4861bc3b1e"><div class="ttname"><a href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">llvm::isUncondBranchOpcode</a></div><div class="ttdeci">static bool isUncondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00352">AArch64InstrInfo.h:352</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a6ded0a85b004be3aabc164799210a125"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a6ded0a85b004be3aabc164799210a125">llvm::AArch64InstrInfo::getNoop</a></div><div class="ttdeci">void getNoop(MCInst &amp;NopInst) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03555">AArch64InstrInfo.cpp:3555</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a944bf3cc625b6bf05e52bc6daa2cc47f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">llvm::AArch64InstrInfo::shouldOutlineFromFunctionByDefault</a></div><div class="ttdeci">bool shouldOutlineFromFunctionByDefault(MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06490">AArch64InstrInfo.cpp:6490</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a90a4ab08ffab80a46e6d828f10c49105"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">llvm::AArch64InstrInfo::getMemOpInfo</a></div><div class="ttdeci">static bool getMemOpInfo(unsigned Opcode, unsigned &amp;Scale, unsigned &amp;Width, int64_t &amp;MinOffset, int64_t &amp;MaxOffset)</div><div class="ttdoc">Returns true if opcode Opc is a memory operation. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02046">AArch64InstrInfo.cpp:2046</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1</a></div></div>
<div class="ttc" id="BlockVerifier_8cpp_html_ae45c7d73c0ff5d177b59153ffae77f84"><div class="ttname"><a href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a></div><div class="ttdeci">BlockVerifier::State From</div><div class="ttdef"><b>Definition:</b> <a href="BlockVerifier_8cpp_source.html#l00055">BlockVerifier.cpp:55</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a296286c6430a892d841cb513531660b8"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a296286c6430a892d841cb513531660b8">llvm::MachineCombinerPattern::FMULSUBH_OP2</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa5ff177bc1498508696aaf27235db3fc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00567">MachineInstr.h:567</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">llvm::AArch64CC::NE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00237">AArch64BaseInfo.h:237</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ab8903896a25679d038ebd3e8769233f6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">llvm::AArch64InstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00389">AArch64InstrInfo.cpp:389</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_af28ada2e1e13faab18ee3746c01e684c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">llvm::AArch64InstrInfo::isCandidateToMergeOrPair</a></div><div class="ttdeci">bool isCandidateToMergeOrPair(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if this is a load/store that can be potentially paired/merged. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01928">AArch64InstrInfo.cpp:1928</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67">FMAInstKind::Default</a></div></div>
<div class="ttc" id="FileCheck_8cpp_html_a1e23cc505a17287914489e2d7f7093ba"><div class="ttname"><a href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a></div><div class="ttdeci">static uint64_t add(uint64_t LeftOp, uint64_t RightOp)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00208">FileCheck.cpp:208</a></div></div>
<div class="ttc" id="classllvm_1_1MachineModuleInfo_html_ac1a4ac2dc30f53dff05d2c7b2d8ebaef"><div class="ttname"><a href="classllvm_1_1MachineModuleInfo.html#ac1a4ac2dc30f53dff05d2c7b2d8ebaef">llvm::MachineModuleInfo::getMachineFunction</a></div><div class="ttdeci">MachineFunction * getMachineFunction(const Function &amp;F) const</div><div class="ttdoc">Returns the MachineFunction associated to IR function F if there is one, otherwise nullptr...</div><div class="ttdef"><b>Definition:</b> <a href="MachineModuleInfo_8cpp_source.html#l00277">MachineModuleInfo.cpp:277</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalObject_html_ade7dc7510e950cd1c1181138b390f965"><div class="ttname"><a href="classllvm_1_1GlobalObject.html#ade7dc7510e950cd1c1181138b390f965">llvm::GlobalObject::hasSection</a></div><div class="ttdeci">bool hasSection() const</div><div class="ttdoc">Check if this global has a custom object file section. </div><div class="ttdef"><b>Definition:</b> <a href="GlobalObject_8h_source.html#l00101">GlobalObject.h:101</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_aae34e9ed9446266fe2dcc421cc67093f"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a></div><div class="ttdeci">static void parseCondBranch(MachineInstr *LastInst, MachineBasicBlock *&amp;Target, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00127">AArch64InstrInfo.cpp:127</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a66e91c5407ade0326e5dbd87e986e648"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">llvm::MachineInstr::modifiesRegister</a></div><div class="ttdeci">bool modifiesRegister(Register Reg, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return true if the MachineInstr modifies (fully define or partially define) the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01226">MachineInstr.h:1226</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a47760ffd22a82283df0f5da521feca2a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">llvm::AArch64_AM::UXTW</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00042">AArch64AddressingModes.h:42</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabc3917d917c6247778c88107945d13b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">llvm::MachineInstr::hasOrderedMemoryRef</a></div><div class="ttdeci">bool hasOrderedMemoryRef() const</div><div class="ttdoc">Return true if this instruction may have an ordered or volatile memory reference, or if the informati...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01287">MachineInstr.cpp:1287</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00041">MachineValueType.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">llvm::AArch64CC::Invalid</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00253">AArch64BaseInfo.h:253</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ae0c83ea77a8a90f821157e321ff1ad5b"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae0c83ea77a8a90f821157e321ff1ad5b">isCombineInstrCandidate</a></div><div class="ttdeci">static bool isCombineInstrCandidate(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03661">AArch64InstrInfo.cpp:3661</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a7b66755cbe9d309216c9cba0088132e2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7b66755cbe9d309216c9cba0088132e2">llvm::AArch64InstrInfo::getOutliningType</a></div><div class="ttdeci">outliner::InstrType getOutliningType(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06060">AArch64InstrInfo.cpp:6060</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a521b32f7c9c577a6b39781213eb2cb30"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a521b32f7c9c577a6b39781213eb2cb30">llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_af0bbac5dd9f698f2c73477c4e5f36b60"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">llvm::AArch64InstrInfo::optimizeCondBranch</a></div><div class="ttdeci">bool optimizeCondBranch(MachineInstr &amp;MI) const override</div><div class="ttdoc">Replace csincr-branch sequence by simple conditional branch. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05229">AArch64InstrInfo.cpp:5229</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aee6f9bcc13cce461b198d2229eeaf6ad"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aee6f9bcc13cce461b198d2229eeaf6ad">llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83b7b1113f9f59efaa7ef036dd4cfc1b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(unsigned Reg) const</div><div class="ttdoc">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or nul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00411">MachineRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05af18f788c6a2a2a0ac97b233744ccbeaa"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af18f788c6a2a2a0ac97b233744ccbeaa">llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">llvm::MachineCombinerPattern::FMULADDS_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a23fc03605ab508eb40a5fb968a78e139"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00932">AArch64InstrInfo.cpp:932</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_ad7332117b148c3f93c1d7e58306ee748"><div class="ttname"><a href="classllvm_1_1Function.html#ad7332117b148c3f93c1d7e58306ee748">llvm::Function::needsUnwindTableEntry</a></div><div class="ttdeci">bool needsUnwindTableEntry() const</div><div class="ttdoc">True if this function needs an unwind table. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00605">Function.h:605</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_abb85cb5e394d43767d67d067075a7b4f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">llvm::AArch64InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01675">AArch64InstrInfo.cpp:1675</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a97b138b96791a09a0d9b9c77f0fb6e85"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">llvm::MCRegisterInfo::isSubRegister</a></div><div class="ttdeci">bool isSubRegister(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a sub-register of RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00553">MCRegisterInfo.h:553</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_a537c835c34f0b44b6ad2696643754390"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Callee</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_afd0aa3ba35c12ee51c941a5c1c1e275e"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#afd0aa3ba35c12ee51c941a5c1c1e275e">getMaddPatterns</a></div><div class="ttdeci">static bool getMaddPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns)</div><div class="ttdoc">Find instructions that can be turned into madd. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03738">AArch64InstrInfo.cpp:3738</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a3f0e9880b84d39c823228682966c4da3"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3f0e9880b84d39c823228682966c4da3">llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">llvm::AArch64_AM::LSL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00034">AArch64AddressingModes.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a6effe3eb87233c936c9045b64d717b3a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a">llvm::AArch64InstrInfo::convertToFlagSettingOpc</a></div><div class="ttdeci">static unsigned convertToFlagSettingOpc(unsigned Opc, bool &amp;Is64Bit)</div><div class="ttdoc">Return the opcode that set flags when possible. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01838">AArch64InstrInfo.cpp:1838</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0012f75cbba71c9c29aac592ff3d6400"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0012f75cbba71c9c29aac592ff3d6400">llvm::MachineInstr::findRegisterUseOperandIdx</a></div><div class="ttdeci">int findRegisterUseOperandIdx(Register Reg, bool isKill=false, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns the operand index that is a use of the specific register or -1 if it is not found...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00943">MachineInstr.cpp:943</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4a1f8baa8091e277a45471c02e9bf4bf"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4a1f8baa8091e277a45471c02e9bf4bf">llvm::MachineCombinerPattern::MULSUBv8i16_OP1</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a8e8f53000ca7074ce5b8d4c836d3b4cb"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a8e8f53000ca7074ce5b8d4c836d3b4cb">TBZDisplacementBits</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; TBZDisplacementBits(&quot;aarch64-tbz-offset-bits&quot;, cl::Hidden, cl::init(14), cl::desc(&quot;Restrict range of TB[N]Z instructions (DEBUG)&quot;))</div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_aa2b26d8c7072bccf18847469367cdddb"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#aa2b26d8c7072bccf18847469367cdddb">llvm::AArch64FunctionInfo::hasRedZone</a></div><div class="ttdeci">Optional&lt; bool &gt; hasRedZone() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00249">AArch64MachineFunctionInfo.h:249</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a39261c05ab3afff5126eb55ee51fed44"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a39261c05ab3afff5126eb55ee51fed44">llvm::AArch64II::MO_S</a></div><div class="ttdoc">MO_S - Indicates that the bits of the symbol operand represented by MO_G0 etc are signed...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00636">AArch64BaseInfo.h:636</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df">llvm::ISD::CATCHRET</a></div><div class="ttdoc">CATCHRET - Represents a return from a catch block funclet. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00747">ISDOpcodes.h:747</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab91852340bbcfb51939f35ee372fd22d"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab91852340bbcfb51939f35ee372fd22d">llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a557df737496c8d8284e99bb5541680e3"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a557df737496c8d8284e99bb5541680e3">genMaddR</a></div><div class="ttdeci">static MachineInstr * genMaddR(MachineFunction &amp;MF, MachineRegisterInfo &amp;MRI, const TargetInstrInfo *TII, MachineInstr &amp;Root, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, unsigned IdxMulOpd, unsigned MaddOpc, unsigned VR, const TargetRegisterClass *RC)</div><div class="ttdoc">genMaddR - Generate madd instruction and combine mul and add using an extra virtual register Example ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04321">AArch64InstrInfo.cpp:4321</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_aec5c723a077f34100bba97e1df17c6b2"><div class="ttname"><a href="classllvm_1_1StringRef.html#aec5c723a077f34100bba97e1df17c6b2">llvm::StringRef::equals</a></div><div class="ttdeci">LLVM_NODISCARD bool equals(StringRef RHS) const</div><div class="ttdoc">equals - Check for string equality, this is more efficient than compare() when the relative ordering ...</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00181">StringRef.h:181</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00984">MachineOperand.cpp:984</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html_a853e9b05cc48d75ad5c0fcd3f9f3abdb"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a853e9b05cc48d75ad5c0fcd3f9f3abdb">llvm::AArch64RegisterInfo::isReservedReg</a></div><div class="ttdeci">bool isReservedReg(const MachineFunction &amp;MF, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00224">AArch64RegisterInfo.cpp:224</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_aa61674464afddf4b2a24ab65f3833233"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">llvm::AArch64InstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00209">AArch64InstrInfo.cpp:209</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a9064e3d57055daa26f814fc94c1cecfb"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a9064e3d57055daa26f814fc94c1cecfb">llvm::MachineCombinerPattern::FMULADDH_OP2</a></div></div>
<div class="ttc" id="MachineModuleInfo_8h_html"><div class="ttname"><a href="MachineModuleInfo_8h.html">MachineModuleInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_acb53158b2fba2683ec41c5873eb16a2f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">llvm::AArch64InstrInfo::isGPRZero</a></div><div class="ttdeci">static bool isGPRZero(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction set its full destination register to zero? </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01577">AArch64InstrInfo.cpp:1577</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_af01e300c1d03a13eb9edabea4ed9aef5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">llvm::AArch64InstrInfo::copyPhysRegTuple</a></div><div class="ttdeci">void copyPhysRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, unsigned Opcode, llvm::ArrayRef&lt; unsigned &gt; Indices) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02449">AArch64InstrInfo.cpp:2449</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a3cab32a9230ae7c8600e56e739e0ebe6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3cab32a9230ae7c8600e56e739e0ebe6">llvm::AArch64InstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdoc">optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01182">AArch64InstrInfo.cpp:1182</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3">AK_Write</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01134">AArch64InstrInfo.cpp:1134</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab4d7219c033a36da60f10c78e269e3ad"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab4d7219c033a36da60f10c78e269e3ad">llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ae80230a4b9e9f1c100db75b57ef331b2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae80230a4b9e9f1c100db75b57ef331b2">llvm::AArch64InstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</div><div class="ttdoc">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00987">AArch64InstrInfo.cpp:987</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_adff7aee2baba9b9691304bee7e76f574"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#adff7aee2baba9b9691304bee7e76f574">llvm::AArch64_AM::getShiftType</a></div><div class="ttdeci">static AArch64_AM::ShiftExtendType getShiftType(unsigned Imm)</div><div class="ttdoc">getShiftType - Extract the shift type. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00073">AArch64AddressingModes.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">llvm::AArch64_AM::UXTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00041">AArch64AddressingModes.h:41</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ac9ad5c1f6d178b55bde924aeb418d0b2"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac9ad5c1f6d178b55bde924aeb418d0b2">llvm::MachineCombinerPattern::MULADDv4i32_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05afb477086016ec7ad3f992288ce2e7d9d"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afb477086016ec7ad3f992288ce2e7d9d">llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a860467662b17cef898ece774ab400235"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">llvm::MachineInstrBuilder::setMIFlags</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMIFlags(unsigned Flags) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00264">MachineInstrBuilder.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1StackMapOpers_html"><div class="ttname"><a href="classllvm_1_1StackMapOpers.html">llvm::StackMapOpers</a></div><div class="ttdoc">MI-level stackmap operands. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00035">StackMaps.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a767002b22b851d33eb343ee34db875bc"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a767002b22b851d33eb343ee34db875bc">llvm::TargetInstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">virtual void genAlternativeCodeSequence(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr *&gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstIdxForVirtReg) const</div><div class="ttdoc">When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00856">TargetInstrInfo.cpp:856</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71afacfcdd80d8095ce952ab919979f1d2f"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71afacfcdd80d8095ce952ab919979f1d2f">llvm::AArch64II::MO_COFFSTUB</a></div><div class="ttdoc">MO_COFFSTUB - On a symbol operand &quot;FOO&quot;, this indicates that the reference is actually to the &quot;...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00611">AArch64BaseInfo.h:611</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00240">AArch64BaseInfo.h:240</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_add685d2989450666a223c0d9e4c40876"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">llvm::TargetRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">unsigned getMatchingSuperReg(unsigned Reg, unsigned SubIdx, const TargetRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00516">TargetRegisterInfo.h:516</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_a968930aea9d9efa8d46dd890fce75643"><div class="ttname"><a href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">llvm::Attribute::getValueAsString</a></div><div class="ttdeci">StringRef getValueAsString() const</div><div class="ttdoc">Return the attribute&amp;#39;s value as a string. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00220">Attributes.cpp:220</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a4cda772a3ad81eb1c74f655a01894b9e"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a4cda772a3ad81eb1c74f655a01894b9e">areCFlagsAliveInSuccessors</a></div><div class="ttdeci">static bool areCFlagsAliveInSuccessors(MachineBasicBlock *MBB)</div><div class="ttdoc">Check if AArch64::NZCV should be alive in successors of MBB. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01274">AArch64InstrInfo.cpp:1274</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a014aa77d177f925047f52c27d6dec14e"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a014aa77d177f925047f52c27d6dec14e">llvm::AArch64II::MO_DLLIMPORT</a></div><div class="ttdoc">MO_DLLIMPORT - On a symbol operand, this represents that the reference to the symbol is for an import...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00632">AArch64BaseInfo.h:632</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ac0d6e98e9e62fcea7cbd5b74cf3ce915"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac0d6e98e9e62fcea7cbd5b74cf3ce915">llvm::AArch64InstrInfo::isAddImmediate</a></div><div class="ttdeci">Optional&lt; RegImmPair &gt; isAddImmediate(const MachineInstr &amp;MI, Register Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06515">AArch64InstrInfo.cpp:6515</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ac6f2d047f840c8f78290d1a3005edf99"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac6f2d047f840c8f78290d1a3005edf99">llvm::MachineCombinerPattern::MULSUBv16i8_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_adb5c319f5905c1d3ca9eb5df546388c5"><div class="ttname"><a href="classllvm_1_1Value.html#adb5c319f5905c1d3ca9eb5df546388c5">llvm::Value::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">Return a constant reference to the value&amp;#39;s name. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8cpp_source.html#l00215">Value.cpp:215</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a5345b53b58d2462c6986d22e7d7f4686"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">llvm::AArch64InstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02844">AArch64InstrInfo.cpp:2844</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a66319864880e0ab3ae40570927171410"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">llvm::AArch64InstrInfo::getUnscaledLdSt</a></div><div class="ttdeci">static Optional&lt; unsigned &gt; getUnscaledLdSt(unsigned Opc)</div><div class="ttdoc">Returns the unscaled load/store for the scaled load/store opcode, if there is a corresponding unscale...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01743">AArch64InstrInfo.cpp:1743</a></div></div>
<div class="ttc" id="DebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00761">MachineOperand.h:761</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a></div><div class="ttdoc">Emit a call and return. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05492">AArch64InstrInfo.cpp:5492</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">llvm::MachineCombinerPattern::FMLAv2f64_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9404d5d9e4be534bb544777aae216691"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdoc">ChangeToRegister - Replace this operand with a new register operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00234">MachineOperand.cpp:234</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">llvm::AArch64II::MO_PAGEOFF</a></div><div class="ttdoc">MO_PAGEOFF - A symbol operand with this flag represents the offset of that symbol within a 4K page...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00585">AArch64BaseInfo.h:585</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00469">MachineOperand.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a548cfb9440f36ba67fc5566b8e967fc6"><div class="ttname"><a href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">llvm::Function::hasMinSize</a></div><div class="ttdeci">bool hasMinSize() const</div><div class="ttdoc">Optimize this function for minimum size (-Oz). </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00630">Function.h:630</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">HasCalls</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05498">AArch64InstrInfo.cpp:5498</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a9dc3e7dba3ebaaa9f196d38ae7c77e8f"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a9dc3e7dba3ebaaa9f196d38ae7c77e8f">genFusedMultiplyIdxNeg</a></div><div class="ttdeci">static MachineInstr * genFusedMultiplyIdxNeg(MachineFunction &amp;MF, MachineRegisterInfo &amp;MRI, const TargetInstrInfo *TII, MachineInstr &amp;Root, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg, unsigned IdxMulOpd, unsigned MaddOpc, unsigned MnegOpc, const TargetRegisterClass *RC)</div><div class="ttdoc">genFusedMultiplyAccNeg - Helper to generate fused multiply accumulate instructions with an additional...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04288">AArch64InstrInfo.cpp:4288</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_af77ed6f86d83d1ff9745ef0cd7906893"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#af77ed6f86d83d1ff9745ef0cd7906893">genFusedMultiplyAcc</a></div><div class="ttdeci">static MachineInstr * genFusedMultiplyAcc(MachineFunction &amp;MF, MachineRegisterInfo &amp;MRI, const TargetInstrInfo *TII, MachineInstr &amp;Root, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, unsigned IdxMulOpd, unsigned MaddOpc, const TargetRegisterClass *RC)</div><div class="ttdoc">genFusedMultiplyAcc - Helper to generate fused multiply accumulate instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04232">AArch64InstrInfo.cpp:4232</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a218bf4a49a8808ebb854ec9b89907904"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">llvm::MachineRegisterInfo::tracksLiveness</a></div><div class="ttdeci">bool tracksLiveness() const</div><div class="ttdoc">tracksLiveness - Returns true when tracking register liveness accurately. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00197">MachineRegisterInfo.h:197</a></div></div>
<div class="ttc" id="namespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">llvm::outliner::Illegal</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a8e7ea4a37a21caeb8c336ef3e95f8ee0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">llvm::AArch64InstrInfo::isFunctionSafeToOutlineFrom</a></div><div class="ttdeci">bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05967">AArch64InstrInfo.cpp:5967</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a973016c591557c107018a0e6478b30a9"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a973016c591557c107018a0e6478b30a9">llvm::MCRegisterInfo::isSuperOrSubRegisterEq</a></div><div class="ttdeci">bool isSuperOrSubRegisterEq(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register or sub-register of RegA or if RegB == RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00573">MCRegisterInfo.h:573</a></div></div>
<div class="ttc" id="classllvm_1_1PatchPointOpers_html_aa319bb1da5a106c84bfa9a1fdca084bc"><div class="ttname"><a href="classllvm_1_1PatchPointOpers.html#aa319bb1da5a106c84bfa9a1fdca084bc">llvm::PatchPointOpers::getNumPatchBytes</a></div><div class="ttdeci">uint32_t getNumPatchBytes() const</div><div class="ttdoc">Return the number of patchable bytes the given patchpoint should emit. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00104">StackMaps.h:104</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a4847fec83cba37133072e8930de7eb0e"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a4847fec83cba37133072e8930de7eb0e">getBranchDisplacementBits</a></div><div class="ttdeci">static unsigned getBranchDisplacementBits(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00158">AArch64InstrInfo.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">llvm::MachineCombinerPattern::FMLAv2f32_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea">llvm::MachineCombinerPattern::MULADDW_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae3b0ac9c0aa471a4f05360c8dd596fa2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00419">MachineRegisterInfo.cpp:419</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a783649795e22d8f4318137834040398f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">llvm::AArch64InstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02986">AArch64InstrInfo.cpp:2986</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a4562e06b3ad458d67ecebb2c1f658438"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a4562e06b3ad458d67ecebb2c1f658438">storeRegPairToStackSlot</a></div><div class="ttdeci">static void storeRegPairToStackSlot(const TargetRegisterInfo &amp;TRI, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsertBefore, const MCInstrDesc &amp;MCID, unsigned SrcReg, bool IsKill, unsigned SubIdx0, unsigned SubIdx1, int FI, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02821">AArch64InstrInfo.cpp:2821</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae9723ca940711fa1a09c0d53efeef5fe"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae9723ca940711fa1a09c0d53efeef5fe">llvm::MachineInstr::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01083">MachineInstr.h:1083</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html">llvm::LiveRegUnits</a></div><div class="ttdoc">A set of register units used to track register liveness. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00030">LiveRegUnits.h:30</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8h_html"><div class="ttname"><a href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ad12a58d7f81a304e0c568ad2210bc4fe"><div class="ttname"><a href="namespacellvm.html#ad12a58d7f81a304e0c568ad2210bc4fe">llvm::SignExtend64</a></div><div class="ttdeci">constexpr int64_t SignExtend64(uint64_t x)</div><div class="ttdoc">Sign-extend the number in the bottom B bits of X to a 64-bit integer. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00766">MathExtras.h:766</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_af90b5ae73bea555e222e9eb954b7923e"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#af90b5ae73bea555e222e9eb954b7923e">llvm::DenseMapBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00096">DenseMap.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a1a0a7a3480e4a8baf792541d1a59dde2"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">llvm::TargetRegisterInfo::getMinimalPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getMinimalPhysRegClass(unsigned Reg, MVT VT=MVT::Other) const</div><div class="ttdoc">Returns the Register Class of a physical register of the given type, picking the most sub register cl...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00190">TargetRegisterInfo.cpp:190</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a431b2e3ea036a96be92385e07bfbb0ad"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a431b2e3ea036a96be92385e07bfbb0ad">llvm::AArch64II::MO_FRAGMENT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00575">AArch64BaseInfo.h:575</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ad2c3bc2a42e083e2fb01153831bd0dbd"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad2c3bc2a42e083e2fb01153831bd0dbd">llvm::MachineCombinerPattern::MULSUBX_OP1</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a18f4a66d99dba4cf2a2c1054d796cf9c"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a></div><div class="ttdeci">static unsigned removeCopies(const MachineRegisterInfo &amp;MRI, unsigned VReg)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00418">AArch64InstrInfo.cpp:418</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_aac1b3c004a879852010caa15e70109e0"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aac1b3c004a879852010caa15e70109e0">isCombineInstrCandidate32</a></div><div class="ttdeci">static bool isCombineInstrCandidate32(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03583">AArch64InstrInfo.cpp:3583</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a1e69956b425232693eded29d47d6d15d"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1e69956b425232693eded29d47d6d15d">llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ab0b0a572164f8fccd5474cb6babed129"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129">MachineOutlinerMBBFlags</a></div><div class="ttdeci">MachineOutlinerMBBFlags</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05496">AArch64InstrInfo.cpp:5496</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a317497ce5235c135f0b4d4ab463f1847"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a></div><div class="ttdeci">AccessKind</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01134">AArch64InstrInfo.cpp:1134</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ac15c0fdff1ea78da81fb615670cbd7c1"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ac15c0fdff1ea78da81fb615670cbd7c1">outliningCandidatesSigningScopeConsensus</a></div><div class="ttdeci">static bool outliningCandidatesSigningScopeConsensus(const outliner::Candidate &amp;a, const outliner::Candidate &amp;b)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05525">AArch64InstrInfo.cpp:5525</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_aa6bd7cc2dee8d7fbf5eb1371e5b089f9"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#aa6bd7cc2dee8d7fbf5eb1371e5b089f9">llvm::AArch64Subtarget::hasZeroCycleZeroingFP</a></div><div class="ttdeci">bool hasZeroCycleZeroingFP() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00290">AArch64Subtarget.h:290</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a54d11bc3d8843ff040af59be8bb7af13"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a54d11bc3d8843ff040af59be8bb7af13">llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a6bee6e7bc0ab5c00b5331eddb64e7ac4"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4">scaleOffset</a></div><div class="ttdeci">static bool scaleOffset(unsigned Opc, int64_t &amp;Offset)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02305">AArch64InstrInfo.cpp:2305</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4cd2e2c219c477019aa343c92dcf56cb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4cd2e2c219c477019aa343c92dcf56cb">llvm::MachineInstr::memoperands_empty</a></div><div class="ttdeci">bool memoperands_empty() const</div><div class="ttdoc">Return true if we don&amp;#39;t have any memory operands which described the memory access done by this instr...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00579">MachineInstr.h:579</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_aa863e9b6fdfad53c49593d81d89f6cec"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aa863e9b6fdfad53c49593d81d89f6cec">outliningCandidatesV8_3OpsConsensus</a></div><div class="ttdeci">static bool outliningCandidatesV8_3OpsConsensus(const outliner::Candidate &amp;a, const outliner::Candidate &amp;b)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05607">AArch64InstrInfo.cpp:5607</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a15b71869ae17ba55cfb477020eaadc19"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">llvm::AArch64InstrInfo::getBranchDestBlock</a></div><div class="ttdeci">MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00188">AArch64InstrInfo.cpp:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">llvm::ISD::INLINEASM_BR</a></div><div class="ttdoc">INLINEASM_BR - Terminator version of inline asm. Used by asm-goto. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00728">ISDOpcodes.h:728</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a395a9f3a54f88bc3dd42f5c51eb83f26"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a395a9f3a54f88bc3dd42f5c51eb83f26">llvm::MachineCombinerPattern::MULADDv16i8_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">llvm::MachineInstr::NoFlags</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00080">MachineInstr.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_aed6c589ce481d170c8bdebd6951a90fd"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#aed6c589ce481d170c8bdebd6951a90fd">llvm::AArch64Subtarget::hasZeroCycleZeroingGP</a></div><div class="ttdeci">bool hasZeroCycleZeroingGP() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00288">AArch64Subtarget.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad0a79b68db2b8f84f92b1ee24352b3ce"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad0a79b68db2b8f84f92b1ee24352b3ce">llvm::MachineInstr::addRegisterDefined</a></div><div class="ttdeci">void addRegisterDefined(Register Reg, const TargetRegisterInfo *RegInfo=nullptr)</div><div class="ttdoc">We have determined MI defines a register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01933">MachineInstr.cpp:1933</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246">llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_aedf04d923bd1581ccf5ad9db091ea9ee"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aedf04d923bd1581ccf5ad9db091ea9ee">loadRegPairFromStackSlot</a></div><div class="ttdeci">static void loadRegPairFromStackSlot(const TargetRegisterInfo &amp;TRI, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsertBefore, const MCInstrDesc &amp;MCID, unsigned DestReg, unsigned SubIdx0, unsigned SubIdx1, int FI, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02961">AArch64InstrInfo.cpp:2961</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_acb8985e96f5a8a270fc9d57fc8c99920"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">llvm::AArch64InstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05367">AArch64InstrInfo.cpp:5367</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a39505e1fb9837807a81c02bd1eef7418"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a39505e1fb9837807a81c02bd1eef7418">llvm::AArch64Subtarget::getInstrInfo</a></div><div class="ttdeci">const AArch64InstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00258">AArch64Subtarget.h:258</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0caab77831c0ee52b93185bcf64d180a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0caab77831c0ee52b93185bcf64d180a">llvm::MachineInstr::isPosition</a></div><div class="ttdeci">bool isPosition() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01055">MachineInstr.h:1055</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a19a5a038e1b77984ca9710992b68b938"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a19a5a038e1b77984ca9710992b68b938">areCFlagsAccessedBetweenInstrs</a></div><div class="ttdeci">static bool areCFlagsAccessedBetweenInstrs(MachineBasicBlock::iterator From, MachineBasicBlock::iterator To, const TargetRegisterInfo *TRI, const AccessKind AccessToCheck=AK_All)</div><div class="ttdoc">True when condition flags are accessed (either by writing or reading) on the instruction trace starti...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01141">AArch64InstrInfo.cpp:1141</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">llvm::MachineCombinerPattern::FNMULSUBD_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a3fe81bf8ec280aadc0e37a4b11408fa6"><div class="ttname"><a href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">llvm::Function::getFnAttribute</a></div><div class="ttdeci">Attribute getFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return the attribute for the given attribute kind. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00333">Function.h:333</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a></div><div class="ttdoc">Only emit a branch. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05491">AArch64InstrInfo.cpp:5491</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aee50fcacb786c1fc56168a0c55a4e934"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the opcode number for this descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00228">MCInstrDesc.h:228</a></div></div>
<div class="ttc" id="Casting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2b295e79e72029068bfb6efdc54b9515"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b295e79e72029068bfb6efdc54b9515">llvm::MachineCombinerPattern::MULSUBv4i32_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8c161f5f015730ac6853c802c3693a41"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">llvm::MachineInstr::hasUnmodeledSideEffects</a></div><div class="ttdeci">bool hasUnmodeledSideEffects() const</div><div class="ttdoc">Return true if this instruction has side effects that are not modeled by mayLoad / mayStore...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01368">MachineInstr.cpp:1368</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">llvm::AArch64II::MO_NC</a></div><div class="ttdoc">MO_NC - Indicates whether the linker is expected to check the symbol reference for overflow...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00621">AArch64BaseInfo.h:621</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a58fb7c99a3300f341e23893f999d35f3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">llvm::MachineInstr::RemoveOperand</a></div><div class="ttdeci">void RemoveOperand(unsigned OpNo)</div><div class="ttdoc">Erase an operand from an instruction, leaving it with one fewer operand than it started with...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00295">MachineInstr.cpp:295</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a27f95a016db7579ee3748369cc518ec9"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a27f95a016db7579ee3748369cc518ec9">llvm::MachineCombinerPattern::MULADDXI_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00271">TargetRegisterInfo.h:271</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4eca2bf387bac8749af955ac467e689e"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4eca2bf387bac8749af955ac467e689e">llvm::MachineCombinerPattern::MULADDX_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a9f95e557fb675ab6ef80f2fc4b8b3e01"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand</a></div><div class="ttdeci">MachineOperand &amp; getMemOpBaseRegImmOfsOffsetOperand(MachineInstr &amp;LdSt) const</div><div class="ttdoc">Return the immediate offset of the base register in a load/store LdSt. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02039">AArch64InstrInfo.cpp:2039</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">llvm::AArch64CC::LO</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00239">AArch64BaseInfo.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794">AK_Read</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01134">AArch64InstrInfo.cpp:1134</a></div></div>
<div class="ttc" id="namespacellvm_html_ad0216d2a2bdaeb9aca5ba5d7bfb6ac40"><div class="ttname"><a href="namespacellvm.html#ad0216d2a2bdaeb9aca5ba5d7bfb6ac40">llvm::for_each</a></div><div class="ttdeci">UnaryPredicate for_each(R &amp;&amp;Range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::for_each which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01175">STLExtras.h:1175</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a64505b70265bcadc4993631d532a5fd5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">llvm::AArch64InstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03239">AArch64InstrInfo.cpp:3239</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a31643f4a8497b19fbc2891b312eb7c2d"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a31643f4a8497b19fbc2891b312eb7c2d">isCombineInstrSettingFlag</a></div><div class="ttdeci">static bool isCombineInstrSettingFlag(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03564">AArch64InstrInfo.cpp:3564</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a17362ccaee2fef3337d9a29ff399232b"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a17362ccaee2fef3337d9a29ff399232b">llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6">llvm::MachineCombinerPattern::MULADDW_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73">llvm::MachineCombinerPattern::MULADDWI_OP1</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ac091833891ee8d22563063570f1cfad0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">llvm::AArch64InstrInfo::getOutliningCandidateInfo</a></div><div class="ttdeci">outliner::OutlinedFunction getOutliningCandidateInfo(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05616">AArch64InstrInfo.cpp:5616</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae4c4f9c9cf73f1c869a1c0eae73c150f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae4c4f9c9cf73f1c869a1c0eae73c150f">llvm::MachineInstr::isIndirectDebugValue</a></div><div class="ttdeci">bool isIndirectDebugValue() const</div><div class="ttdoc">A DBG_VALUE is indirect iff the first operand is a register and the second operand is an immediate...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01063">MachineInstr.h:1063</a></div></div>
<div class="ttc" id="namespacellvm_html_acbe69ef233b07b4362366dcfc380abca"><div class="ttname"><a href="namespacellvm.html#acbe69ef233b07b4362366dcfc380abca">llvm::rewriteAArch64FrameIndex</a></div><div class="ttdeci">bool rewriteAArch64FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, StackOffset &amp;Offset, const AArch64InstrInfo *TII)</div><div class="ttdoc">rewriteAArch64FrameIndex - Rewrite MI to access &amp;#39;Offset&amp;#39; bytes from the FP. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03520">AArch64InstrInfo.cpp:3520</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab313591ae4ea1e3a4ab59121a7dc2a2b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">llvm::MachineOperand::getType</a></div><div class="ttdeci">MachineOperandType getType() const</div><div class="ttdoc">getType - Returns the MachineOperandType for this operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00217">MachineOperand.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a14c39a24bf6ebbe339ae8a453c7fdd11"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">llvm::MachineFrameInfo::getStackSize</a></div><div class="ttdeci">uint64_t getStackSize() const</div><div class="ttdoc">Return the number of bytes that must be allocated to hold all of the fixed size frame objects...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00550">MachineFrameInfo.h:550</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00122">MCInst.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html_a83350ed145c0c1389fe6d1961fa92d8c"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html#a83350ed145c0c1389fe6d1961fa92d8c">llvm::outliner::Candidate::getMF</a></div><div class="ttdeci">MachineFunction * getMF() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00108">MachineOutliner.h:108</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a54d88700fa0cdac06128e8756e4ca26f"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a54d88700fa0cdac06128e8756e4ca26f">genFusedMultiply</a></div><div class="ttdeci">static MachineInstr * genFusedMultiply(MachineFunction &amp;MF, MachineRegisterInfo &amp;MRI, const TargetInstrInfo *TII, MachineInstr &amp;Root, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, unsigned IdxMulOpd, unsigned MaddOpc, const TargetRegisterClass *RC, FMAInstKind kind=FMAInstKind::Default, const Register *ReplacedAddend=nullptr)</div><div class="ttdoc">genFusedMultiply - Generate fused multiply instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04168">AArch64InstrInfo.cpp:4168</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalizeActions_html_a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107"><div class="ttname"><a href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">llvm::LegalizeActions::Legal</a></div><div class="ttdoc">The operation is expected to be selectable directly by the target, and no transformation is necessary...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00048">LegalizerInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a33365204be9cb132de322e3713253b57"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a33365204be9cb132de322e3713253b57">llvm::MachineInstr::getFlag</a></div><div class="ttdeci">bool getFlag(MIFlag Flag) const</div><div class="ttdoc">Return whether an MI flag is set. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00312">MachineInstr.h:312</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342">llvm::AArch64_AM::ASR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00036">AArch64AddressingModes.h:36</a></div></div>
<div class="ttc" id="namespacellvm_html_a4f42ed6fd2569fa43f03814a17f9d94a"><div class="ttname"><a href="namespacellvm.html#a4f42ed6fd2569fa43f03814a17f9d94a">llvm::Log2_64</a></div><div class="ttdeci">unsigned Log2_64(uint64_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00591">MathExtras.h:591</a></div></div>
<div class="ttc" id="namespacellvm_html_adcbbc11398a037540fd4fbab96e6f6a4"><div class="ttname"><a href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">llvm::MOStridedAccess</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOStridedAccess</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00033">AArch64InstrInfo.h:33</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a00bd5f8fc1c23cffaa56ecb4cf6443d4"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a00bd5f8fc1c23cffaa56ecb4cf6443d4">forwardCopyWillClobberTuple</a></div><div class="ttdeci">static bool forwardCopyWillClobberTuple(unsigned DestReg, unsigned SrcReg, unsigned NumRegs)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02442">AArch64InstrInfo.cpp:2442</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_af782269e076a1a0e8911977433a02559"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#af782269e076a1a0e8911977433a02559">llvm::MachineInstr::isAsCheapAsAMove</a></div><div class="ttdeci">bool isAsCheapAsAMove(QueryType Type=AllInBundle) const</div><div class="ttdoc">Returns true if this instruction has the same cost (or less) than a move instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00966">MachineInstr.h:966</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a77dea00ee37a964ad5edf6072fb35071"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a77dea00ee37a964ad5edf6072fb35071">UpdateOperandRegClass</a></div><div class="ttdeci">static bool UpdateOperandRegClass(MachineInstr &amp;Instr)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01048">AArch64InstrInfo.cpp:1048</a></div></div>
<div class="ttc" id="namespacellvm_html_a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">llvm::ThreadPriority::Default</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">llvm::AArch64CC::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00249">AArch64BaseInfo.h:249</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a84158dd1a8182d6f197658be0527d28a"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a84158dd1a8182d6f197658be0527d28a">llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a9b0a622dbae74cb8a4b9b87a8b559b25"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">llvm::AArch64InstrInfo::buildOutlinedFrame</a></div><div class="ttdeci">void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06285">AArch64InstrInfo.cpp:6285</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_af269ff6efde917e353e6652a11e473ec"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">llvm::AArch64InstrInfo::getMemScale</a></div><div class="ttdeci">static int getMemScale(unsigned Opc)</div><div class="ttdoc">Scaling factor for (scaled or unscaled) load or store. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02241">AArch64InstrInfo.cpp:2241</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">llvm::CodeModel::Large</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_a22d94dbb2ca88224dfaf3377e3adf7cf"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a22d94dbb2ca88224dfaf3377e3adf7cf">isADDSRegImm</a></div><div class="ttdeci">static bool isADDSRegImm(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01377">AArch64InstrInfo.cpp:1377</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">llvm::AArch64CC::HS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00238">AArch64BaseInfo.h:238</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ad7bab6f226e174247c9ef9b4e0d1bd0a"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad7bab6f226e174247c9ef9b4e0d1bd0a">llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:24 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
