# CECS-341-Logic-Block-Design
Lab 2

## Half Adder
![HA](https://user-images.githubusercontent.com/72708879/210153342-edfc7789-5a11-4a5b-8bb7-731de7b6e490.PNG)

## 1-bit Full Adder
![1bfa](https://user-images.githubusercontent.com/72708879/210153368-7ac3c624-3df9-404d-87b6-28ada1a5a0f9.PNG)

## 4-bit Full Adder
![4bfa2](https://user-images.githubusercontent.com/72708879/210153404-cb50d725-cddd-4d9d-bcc5-7f8bd9c4efbf.PNG)
![4bfa](https://user-images.githubusercontent.com/72708879/210153382-4b251ba8-03c4-4e69-92d6-85c6080d04a5.PNG)

## Multiplexer 2:1
![mult](https://user-images.githubusercontent.com/72708879/210153421-3c261cc3-f87a-4792-b6bc-711fd0184cfd.PNG)
