module Lab_04_g8 (addrA, addrB, addrw, datw, Regwrite, clk, rst, SSeg, An);

input [3:0] addrA;
input [3:0] addrB;
input [3:0] addrw;
input [3:0] datw;
input [3:0] Regwrite;
input [3:0] clk;
input [3:0] rst;
output [0:6] SSeg;
output [3:0] An;

wire [3:0] datA;
wire [3:0] datB;

BancoRegistro #(3,4) registro (
  .addrRa(addrA),
  .addrRb(addrB),
  .addrW(addrw),
  .datw(datw),
  .Regwrite(Regwrite),
  .clk(clk),
  .rst(rst),
  .datOutRa(datA),
  .datOutRb(datB)
);

BCD4bitswreg visualizacion(.num1(datA)),
.num2(datB),
.clk(clk),
.sseg(SSeg),
.an(An),
.rst(rst)
);

endmodule