

================================================================
== Vitis HLS Report for 'runTestAfterInit'
================================================================
* Date:           Tue Sep 27 20:01:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.031 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       33|      114|  0.660 us|  2.280 us|   21|   92|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_test_fu_200                              |read_test                              |       20|       20|   0.400 us|   0.400 us|   20|   20|       no|
        |grp_runTestAfterInit_Block_entry1012_proc_fu_206  |runTestAfterInit_Block_entry1012_proc  |        1|        1|  20.000 ns|  20.000 ns|    1|    1|       no|
        |grp_run_test_fu_213                               |run_test                               |        4|       91|  80.000 ns|   1.820 us|    4|   91|       no|
        |grp_writeOutcome_fu_331                           |writeOutcome                           |       10|       14|   0.200 us|   0.280 us|   10|   14|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_7_c = alloca i64 1"   --->   Operation 7 'alloca' 'data_7_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_6_c = alloca i64 1"   --->   Operation 8 'alloca' 'data_6_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_5_c = alloca i64 1"   --->   Operation 9 'alloca' 'data_5_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_4_c = alloca i64 1"   --->   Operation 10 'alloca' 'data_4_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_3_c = alloca i64 1"   --->   Operation 11 'alloca' 'data_3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_2_c = alloca i64 1"   --->   Operation 12 'alloca' 'data_2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_1_c = alloca i64 1"   --->   Operation 13 'alloca' 'data_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_c = alloca i64 1"   --->   Operation 14 'alloca' 'data_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%call_ret = call i288 @read_test, i288 %testStream" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ret = call i288 @read_test, i288 %testStream" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 16 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%taskId_V = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 17 'extractvalue' 'taskId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%checkId_V = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 18 'extractvalue' 'checkId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%uniId_V = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 19 'extractvalue' 'uniId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%data_c21_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 20 'extractvalue' 'data_c21_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%data_1_c22_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 21 'extractvalue' 'data_1_c22_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%data_2_c23_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 22 'extractvalue' 'data_2_c23_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_3_c24_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 23 'extractvalue' 'data_3_c24_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_4_c25_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 24 'extractvalue' 'data_4_c25_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%data_5_c26_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 25 'extractvalue' 'data_5_c26_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_6_c27_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 26 'extractvalue' 'data_6_c27_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_7_c28_channel = extractvalue i288 %call_ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 27 'extractvalue' 'data_7_c28_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 28 [2/2] (5.95ns)   --->   "%call_ret1 = call i26 @runTestAfterInit_Block_entry1012_proc, i8 %taskId_V, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 28 'call' 'call_ret1' <Predicate = true> <Delay = 5.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 9.59>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%call_ret1 = call i26 @runTestAfterInit_Block_entry1012_proc, i8 %taskId_V, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 29 'call' 'call_ret1' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%taskId_V_load_loc_channel = extractvalue i26 %call_ret1" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 30 'extractvalue' 'taskId_V_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%taskId_V_load_cast_loc_channel = extractvalue i26 %call_ret1" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 31 'extractvalue' 'taskId_V_load_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%taskId_V_load_cast5_loc_channel = extractvalue i26 %call_ret1" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 32 'extractvalue' 'taskId_V_load_cast5_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%n_regions_V_load_loc_channel = extractvalue i26 %call_ret1" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 33 'extractvalue' 'n_regions_V_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 34 [2/2] (7.26ns)   --->   "%error = call i1 @run_test, i32 %regions, i6 %taskId_V_load_cast_loc_channel, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6, i32 %regions_7, i32 %regions_8, i32 %regions_9, i32 %regions_10, i32 %regions_11, i32 %regions_12, i32 %regions_13, i32 %regions_14, i32 %regions_15, i32 %regions_16, i32 %regions_17, i32 %regions_18, i32 %regions_19, i32 %regions_20, i32 %regions_21, i32 %regions_22, i32 %regions_23, i32 %regions_24, i32 %regions_25, i32 %regions_26, i32 %regions_27, i32 %regions_28, i32 %regions_29, i32 %regions_30, i32 %regions_31, i32 %regions_32, i32 %regions_33, i32 %regions_34, i32 %regions_35, i32 %regions_36, i32 %regions_37, i32 %regions_38, i32 %regions_39, i32 %regions_40, i32 %regions_41, i32 %regions_42, i32 %regions_43, i32 %regions_44, i32 %regions_45, i32 %regions_46, i32 %regions_47, i8 %n_regions_V_load_loc_channel, i32 %data_c21_channel, i32 %data_1_c22_channel, i32 %data_2_c23_channel, i32 %data_3_c24_channel, i32 %data_4_c25_channel, i32 %data_5_c26_channel, i32 %data_6_c27_channel, i32 %data_7_c28_channel, i32 %data_c, i32 %data_1_c, i32 %data_2_c, i32 %data_3_c, i32 %data_4_c, i32 %data_5_c, i32 %data_6_c, i32 %data_7_c" [detector_solid/abs_solid_detector.cpp:547]   --->   Operation 34 'call' 'error' <Predicate = true> <Delay = 7.26> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 35 [1/2] (1.58ns)   --->   "%error = call i1 @run_test, i32 %regions, i6 %taskId_V_load_cast_loc_channel, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6, i32 %regions_7, i32 %regions_8, i32 %regions_9, i32 %regions_10, i32 %regions_11, i32 %regions_12, i32 %regions_13, i32 %regions_14, i32 %regions_15, i32 %regions_16, i32 %regions_17, i32 %regions_18, i32 %regions_19, i32 %regions_20, i32 %regions_21, i32 %regions_22, i32 %regions_23, i32 %regions_24, i32 %regions_25, i32 %regions_26, i32 %regions_27, i32 %regions_28, i32 %regions_29, i32 %regions_30, i32 %regions_31, i32 %regions_32, i32 %regions_33, i32 %regions_34, i32 %regions_35, i32 %regions_36, i32 %regions_37, i32 %regions_38, i32 %regions_39, i32 %regions_40, i32 %regions_41, i32 %regions_42, i32 %regions_43, i32 %regions_44, i32 %regions_45, i32 %regions_46, i32 %regions_47, i8 %n_regions_V_load_loc_channel, i32 %data_c21_channel, i32 %data_1_c22_channel, i32 %data_2_c23_channel, i32 %data_3_c24_channel, i32 %data_4_c25_channel, i32 %data_5_c26_channel, i32 %data_6_c27_channel, i32 %data_7_c28_channel, i32 %data_c, i32 %data_1_c, i32 %data_2_c, i32 %data_3_c, i32 %data_4_c, i32 %data_5_c, i32 %data_6_c, i32 %data_7_c" [detector_solid/abs_solid_detector.cpp:547]   --->   Operation 35 'call' 'error' <Predicate = true> <Delay = 1.58> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 36 [2/2] (3.63ns)   --->   "%call_ln548 = call void @writeOutcome, i1 %errorInTask, i4 %taskId_V_load_cast5_loc_channel, i8 %checkId_V, i8 %taskId_V_load_loc_channel, i16 %uniId_V, i1 %error, i8 %toScheduler, i288 %outcomeInRam, i32 %data_c, i32 %data_1_c, i32 %data_2_c, i32 %data_3_c, i32 %data_4_c, i32 %data_5_c, i32 %data_6_c, i32 %data_7_c" [detector_solid/abs_solid_detector.cpp:548]   --->   Operation 36 'call' 'call_ln548' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.30>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @data_7_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_7_c, i32 %data_7_c"   --->   Operation 37 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @data_6_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_6_c, i32 %data_6_c"   --->   Operation 39 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @data_5_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_5_c, i32 %data_5_c"   --->   Operation 41 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @data_4_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_4_c, i32 %data_4_c"   --->   Operation 43 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @data_3_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_3_c, i32 %data_3_c"   --->   Operation 45 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @data_2_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_2_c, i32 %data_2_c"   --->   Operation 47 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @data_1_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_1_c, i32 %data_1_c"   --->   Operation 49 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @data_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %data_c, i32 %data_c"   --->   Operation 51 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_10"   --->   Operation 53 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %testStream, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_0, i32 0, i32 0, void @empty_10, i32 1, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_0, i32 0, i32 0, void @empty_10, i32 1, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 60 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (1.30ns)   --->   "%call_ln548 = call void @writeOutcome, i1 %errorInTask, i4 %taskId_V_load_cast5_loc_channel, i8 %checkId_V, i8 %taskId_V_load_loc_channel, i16 %uniId_V, i1 %error, i8 %toScheduler, i288 %outcomeInRam, i32 %data_c, i32 %data_1_c, i32 %data_2_c, i32 %data_3_c, i32 %data_4_c, i32 %data_5_c, i32 %data_6_c, i32 %data_7_c" [detector_solid/abs_solid_detector.cpp:548]   --->   Operation 61 'call' 'call_ln548' <Predicate = true> <Delay = 1.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln555 = ret" [detector_solid/abs_solid_detector.cpp:555]   --->   Operation 62 'ret' 'ret_ln555' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ testStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ n_regions_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_28]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_29]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_30]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_31]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_32]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_33]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_34]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_35]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_36]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_37]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_38]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_39]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_40]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_41]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_42]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_43]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_44]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_45]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_46]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ regions_47]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_7_c                        (alloca                ) [ 0011111]
data_6_c                        (alloca                ) [ 0011111]
data_5_c                        (alloca                ) [ 0011111]
data_4_c                        (alloca                ) [ 0011111]
data_3_c                        (alloca                ) [ 0011111]
data_2_c                        (alloca                ) [ 0011111]
data_1_c                        (alloca                ) [ 0011111]
data_c                          (alloca                ) [ 0011111]
call_ret                        (call                  ) [ 0000000]
taskId_V                        (extractvalue          ) [ 0001000]
checkId_V                       (extractvalue          ) [ 0001111]
uniId_V                         (extractvalue          ) [ 0001111]
data_c21_channel                (extractvalue          ) [ 0001100]
data_1_c22_channel              (extractvalue          ) [ 0001100]
data_2_c23_channel              (extractvalue          ) [ 0001100]
data_3_c24_channel              (extractvalue          ) [ 0001100]
data_4_c25_channel              (extractvalue          ) [ 0001100]
data_5_c26_channel              (extractvalue          ) [ 0001100]
data_6_c27_channel              (extractvalue          ) [ 0001100]
data_7_c28_channel              (extractvalue          ) [ 0001100]
call_ret1                       (call                  ) [ 0000000]
taskId_V_load_loc_channel       (extractvalue          ) [ 0000111]
taskId_V_load_cast_loc_channel  (extractvalue          ) [ 0000100]
taskId_V_load_cast5_loc_channel (extractvalue          ) [ 0000111]
n_regions_V_load_loc_channel    (extractvalue          ) [ 0000100]
error                           (call                  ) [ 0000011]
empty                           (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_48                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_49                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_50                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_51                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_52                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_53                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
empty_54                        (specchannel           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
specdataflowpipeline_ln0        (specdataflowpipeline  ) [ 0000000]
specmemcore_ln0                 (specmemcore           ) [ 0000000]
specmemcore_ln0                 (specmemcore           ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
specinterface_ln0               (specinterface         ) [ 0000000]
specbramwithbyteenable_ln0      (specbramwithbyteenable) [ 0000000]
call_ln548                      (call                  ) [ 0000000]
ret_ln555                       (ret                   ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="testStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="testStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outcomeInRam">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="toScheduler">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="errorInTask">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_regions_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regions">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regions_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regions_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regions_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regions_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="regions_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="regions_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="regions_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="regions_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_8"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="regions_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_9"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="regions_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_10"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="regions_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="regions_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="regions_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_13"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="regions_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_14"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="regions_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_15"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="regions_16">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_16"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="regions_17">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_17"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="regions_18">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_18"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="regions_19">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_19"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="regions_20">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_20"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="regions_21">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_21"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="regions_22">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_22"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="regions_23">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_23"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="regions_24">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_24"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="regions_25">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_25"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="regions_26">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_26"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="regions_27">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_27"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="regions_28">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_28"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="regions_29">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_29"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="regions_30">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_30"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="regions_31">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_31"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="regions_32">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_32"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="regions_33">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_33"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="regions_34">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_34"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="regions_35">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_35"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="regions_36">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_36"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="regions_37">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_37"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="regions_38">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_38"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="regions_39">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_39"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="regions_40">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_40"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="regions_41">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_41"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="regions_42">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_42"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="regions_43">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_43"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="regions_44">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_44"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="regions_45">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_45"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="regions_46">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_46"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="regions_47">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_47"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_test"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runTestAfterInit_Block_entry1012_proc"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_test"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeOutcome"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_c_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_c_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_c_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_c_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_c_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_c_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_c_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="data_7_c_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_7_c/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data_6_c_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_6_c/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="data_5_c_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_5_c/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="data_4_c_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_4_c/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="data_3_c_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_3_c/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="data_2_c_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_2_c/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="data_1_c_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_1_c/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="data_c_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_c/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_read_test_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="288" slack="0"/>
<pin id="202" dir="0" index="1" bw="288" slack="0"/>
<pin id="203" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_runTestAfterInit_Block_entry1012_proc_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="26" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_run_test_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="6" slack="0"/>
<pin id="217" dir="0" index="3" bw="32" slack="0"/>
<pin id="218" dir="0" index="4" bw="32" slack="0"/>
<pin id="219" dir="0" index="5" bw="32" slack="0"/>
<pin id="220" dir="0" index="6" bw="32" slack="0"/>
<pin id="221" dir="0" index="7" bw="32" slack="0"/>
<pin id="222" dir="0" index="8" bw="32" slack="0"/>
<pin id="223" dir="0" index="9" bw="32" slack="0"/>
<pin id="224" dir="0" index="10" bw="32" slack="0"/>
<pin id="225" dir="0" index="11" bw="32" slack="0"/>
<pin id="226" dir="0" index="12" bw="32" slack="0"/>
<pin id="227" dir="0" index="13" bw="32" slack="0"/>
<pin id="228" dir="0" index="14" bw="32" slack="0"/>
<pin id="229" dir="0" index="15" bw="32" slack="0"/>
<pin id="230" dir="0" index="16" bw="32" slack="0"/>
<pin id="231" dir="0" index="17" bw="32" slack="0"/>
<pin id="232" dir="0" index="18" bw="32" slack="0"/>
<pin id="233" dir="0" index="19" bw="32" slack="0"/>
<pin id="234" dir="0" index="20" bw="32" slack="0"/>
<pin id="235" dir="0" index="21" bw="32" slack="0"/>
<pin id="236" dir="0" index="22" bw="32" slack="0"/>
<pin id="237" dir="0" index="23" bw="32" slack="0"/>
<pin id="238" dir="0" index="24" bw="32" slack="0"/>
<pin id="239" dir="0" index="25" bw="32" slack="0"/>
<pin id="240" dir="0" index="26" bw="32" slack="0"/>
<pin id="241" dir="0" index="27" bw="32" slack="0"/>
<pin id="242" dir="0" index="28" bw="32" slack="0"/>
<pin id="243" dir="0" index="29" bw="32" slack="0"/>
<pin id="244" dir="0" index="30" bw="32" slack="0"/>
<pin id="245" dir="0" index="31" bw="32" slack="0"/>
<pin id="246" dir="0" index="32" bw="32" slack="0"/>
<pin id="247" dir="0" index="33" bw="32" slack="0"/>
<pin id="248" dir="0" index="34" bw="32" slack="0"/>
<pin id="249" dir="0" index="35" bw="32" slack="0"/>
<pin id="250" dir="0" index="36" bw="32" slack="0"/>
<pin id="251" dir="0" index="37" bw="32" slack="0"/>
<pin id="252" dir="0" index="38" bw="32" slack="0"/>
<pin id="253" dir="0" index="39" bw="32" slack="0"/>
<pin id="254" dir="0" index="40" bw="32" slack="0"/>
<pin id="255" dir="0" index="41" bw="32" slack="0"/>
<pin id="256" dir="0" index="42" bw="32" slack="0"/>
<pin id="257" dir="0" index="43" bw="32" slack="0"/>
<pin id="258" dir="0" index="44" bw="32" slack="0"/>
<pin id="259" dir="0" index="45" bw="32" slack="0"/>
<pin id="260" dir="0" index="46" bw="32" slack="0"/>
<pin id="261" dir="0" index="47" bw="32" slack="0"/>
<pin id="262" dir="0" index="48" bw="32" slack="0"/>
<pin id="263" dir="0" index="49" bw="32" slack="0"/>
<pin id="264" dir="0" index="50" bw="8" slack="0"/>
<pin id="265" dir="0" index="51" bw="32" slack="1"/>
<pin id="266" dir="0" index="52" bw="32" slack="1"/>
<pin id="267" dir="0" index="53" bw="32" slack="1"/>
<pin id="268" dir="0" index="54" bw="32" slack="1"/>
<pin id="269" dir="0" index="55" bw="32" slack="1"/>
<pin id="270" dir="0" index="56" bw="32" slack="1"/>
<pin id="271" dir="0" index="57" bw="32" slack="1"/>
<pin id="272" dir="0" index="58" bw="32" slack="1"/>
<pin id="273" dir="0" index="59" bw="32" slack="2"/>
<pin id="274" dir="0" index="60" bw="32" slack="2"/>
<pin id="275" dir="0" index="61" bw="32" slack="2"/>
<pin id="276" dir="0" index="62" bw="32" slack="2"/>
<pin id="277" dir="0" index="63" bw="32" slack="2"/>
<pin id="278" dir="0" index="64" bw="32" slack="2"/>
<pin id="279" dir="0" index="65" bw="32" slack="2"/>
<pin id="280" dir="0" index="66" bw="32" slack="2"/>
<pin id="281" dir="1" index="67" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="error/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_writeOutcome_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="0" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="4" slack="2"/>
<pin id="335" dir="0" index="3" bw="8" slack="3"/>
<pin id="336" dir="0" index="4" bw="8" slack="2"/>
<pin id="337" dir="0" index="5" bw="16" slack="3"/>
<pin id="338" dir="0" index="6" bw="1" slack="1"/>
<pin id="339" dir="0" index="7" bw="8" slack="0"/>
<pin id="340" dir="0" index="8" bw="288" slack="0"/>
<pin id="341" dir="0" index="9" bw="32" slack="4"/>
<pin id="342" dir="0" index="10" bw="32" slack="4"/>
<pin id="343" dir="0" index="11" bw="32" slack="4"/>
<pin id="344" dir="0" index="12" bw="32" slack="4"/>
<pin id="345" dir="0" index="13" bw="32" slack="4"/>
<pin id="346" dir="0" index="14" bw="32" slack="4"/>
<pin id="347" dir="0" index="15" bw="32" slack="4"/>
<pin id="348" dir="0" index="16" bw="32" slack="4"/>
<pin id="349" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln548/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="taskId_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="288" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="taskId_V/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="checkId_V_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="288" slack="0"/>
<pin id="361" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="checkId_V/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="uniId_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="288" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="uniId_V/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="data_c21_channel_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="288" slack="0"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_c21_channel/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="data_1_c22_channel_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="288" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_1_c22_channel/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="data_2_c23_channel_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="288" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_2_c23_channel/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="data_3_c24_channel_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="288" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_3_c24_channel/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="data_4_c25_channel_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="288" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_4_c25_channel/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="data_5_c26_channel_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="288" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_5_c26_channel/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="data_6_c27_channel_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="288" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_6_c27_channel/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="data_7_c28_channel_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="288" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_7_c28_channel/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="taskId_V_load_loc_channel_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="26" slack="0"/>
<pin id="401" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="taskId_V_load_loc_channel/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="taskId_V_load_cast_loc_channel_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="26" slack="0"/>
<pin id="405" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="taskId_V_load_cast_loc_channel/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="taskId_V_load_cast5_loc_channel_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="26" slack="0"/>
<pin id="410" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="taskId_V_load_cast5_loc_channel/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="n_regions_V_load_loc_channel_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="26" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="n_regions_V_load_loc_channel/3 "/>
</bind>
</comp>

<comp id="417" class="1005" name="data_7_c_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="2"/>
<pin id="419" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_7_c "/>
</bind>
</comp>

<comp id="423" class="1005" name="data_6_c_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="2"/>
<pin id="425" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_6_c "/>
</bind>
</comp>

<comp id="429" class="1005" name="data_5_c_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="2"/>
<pin id="431" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_5_c "/>
</bind>
</comp>

<comp id="435" class="1005" name="data_4_c_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="2"/>
<pin id="437" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_4_c "/>
</bind>
</comp>

<comp id="441" class="1005" name="data_3_c_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="2"/>
<pin id="443" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_3_c "/>
</bind>
</comp>

<comp id="447" class="1005" name="data_2_c_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="2"/>
<pin id="449" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_2_c "/>
</bind>
</comp>

<comp id="453" class="1005" name="data_1_c_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="2"/>
<pin id="455" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_1_c "/>
</bind>
</comp>

<comp id="459" class="1005" name="data_c_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="2"/>
<pin id="461" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_c "/>
</bind>
</comp>

<comp id="465" class="1005" name="taskId_V_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="1"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="taskId_V "/>
</bind>
</comp>

<comp id="470" class="1005" name="checkId_V_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="3"/>
<pin id="472" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="checkId_V "/>
</bind>
</comp>

<comp id="475" class="1005" name="uniId_V_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="3"/>
<pin id="477" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="uniId_V "/>
</bind>
</comp>

<comp id="480" class="1005" name="data_c21_channel_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_c21_channel "/>
</bind>
</comp>

<comp id="485" class="1005" name="data_1_c22_channel_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1_c22_channel "/>
</bind>
</comp>

<comp id="490" class="1005" name="data_2_c23_channel_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_2_c23_channel "/>
</bind>
</comp>

<comp id="495" class="1005" name="data_3_c24_channel_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_3_c24_channel "/>
</bind>
</comp>

<comp id="500" class="1005" name="data_4_c25_channel_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_4_c25_channel "/>
</bind>
</comp>

<comp id="505" class="1005" name="data_5_c26_channel_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_5_c26_channel "/>
</bind>
</comp>

<comp id="510" class="1005" name="data_6_c27_channel_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_6_c27_channel "/>
</bind>
</comp>

<comp id="515" class="1005" name="data_7_c28_channel_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_7_c28_channel "/>
</bind>
</comp>

<comp id="520" class="1005" name="taskId_V_load_loc_channel_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="2"/>
<pin id="522" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="taskId_V_load_loc_channel "/>
</bind>
</comp>

<comp id="525" class="1005" name="taskId_V_load_cast_loc_channel_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="1"/>
<pin id="527" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="taskId_V_load_cast_loc_channel "/>
</bind>
</comp>

<comp id="530" class="1005" name="taskId_V_load_cast5_loc_channel_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="2"/>
<pin id="532" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="taskId_V_load_cast5_loc_channel "/>
</bind>
</comp>

<comp id="535" class="1005" name="n_regions_V_load_loc_channel_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="1"/>
<pin id="537" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_regions_V_load_loc_channel "/>
</bind>
</comp>

<comp id="540" class="1005" name="error_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="error "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="106" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="106" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="106" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="106" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="106" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="106" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="106" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="106" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="108" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="110" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="282"><net_src comp="112" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="284"><net_src comp="12" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="213" pin=4"/></net>

<net id="286"><net_src comp="16" pin="0"/><net_sink comp="213" pin=5"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="213" pin=6"/></net>

<net id="288"><net_src comp="20" pin="0"/><net_sink comp="213" pin=7"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="213" pin=8"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="213" pin=9"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="213" pin=10"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="213" pin=11"/></net>

<net id="293"><net_src comp="30" pin="0"/><net_sink comp="213" pin=12"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="213" pin=13"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="213" pin=14"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="213" pin=15"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="213" pin=16"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="213" pin=17"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="213" pin=18"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="213" pin=19"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="213" pin=20"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="213" pin=21"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="213" pin=22"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="213" pin=23"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="213" pin=24"/></net>

<net id="306"><net_src comp="56" pin="0"/><net_sink comp="213" pin=25"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="213" pin=26"/></net>

<net id="308"><net_src comp="60" pin="0"/><net_sink comp="213" pin=27"/></net>

<net id="309"><net_src comp="62" pin="0"/><net_sink comp="213" pin=28"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="213" pin=29"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="213" pin=30"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="213" pin=31"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="213" pin=32"/></net>

<net id="314"><net_src comp="72" pin="0"/><net_sink comp="213" pin=33"/></net>

<net id="315"><net_src comp="74" pin="0"/><net_sink comp="213" pin=34"/></net>

<net id="316"><net_src comp="76" pin="0"/><net_sink comp="213" pin=35"/></net>

<net id="317"><net_src comp="78" pin="0"/><net_sink comp="213" pin=36"/></net>

<net id="318"><net_src comp="80" pin="0"/><net_sink comp="213" pin=37"/></net>

<net id="319"><net_src comp="82" pin="0"/><net_sink comp="213" pin=38"/></net>

<net id="320"><net_src comp="84" pin="0"/><net_sink comp="213" pin=39"/></net>

<net id="321"><net_src comp="86" pin="0"/><net_sink comp="213" pin=40"/></net>

<net id="322"><net_src comp="88" pin="0"/><net_sink comp="213" pin=41"/></net>

<net id="323"><net_src comp="90" pin="0"/><net_sink comp="213" pin=42"/></net>

<net id="324"><net_src comp="92" pin="0"/><net_sink comp="213" pin=43"/></net>

<net id="325"><net_src comp="94" pin="0"/><net_sink comp="213" pin=44"/></net>

<net id="326"><net_src comp="96" pin="0"/><net_sink comp="213" pin=45"/></net>

<net id="327"><net_src comp="98" pin="0"/><net_sink comp="213" pin=46"/></net>

<net id="328"><net_src comp="100" pin="0"/><net_sink comp="213" pin=47"/></net>

<net id="329"><net_src comp="102" pin="0"/><net_sink comp="213" pin=48"/></net>

<net id="330"><net_src comp="104" pin="0"/><net_sink comp="213" pin=49"/></net>

<net id="350"><net_src comp="114" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="351"><net_src comp="6" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="352"><net_src comp="4" pin="0"/><net_sink comp="331" pin=7"/></net>

<net id="353"><net_src comp="2" pin="0"/><net_sink comp="331" pin=8"/></net>

<net id="357"><net_src comp="200" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="362"><net_src comp="200" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="200" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="200" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="200" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="200" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="200" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="200" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="200" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="200" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="200" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="206" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="206" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="411"><net_src comp="206" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="206" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="213" pin=50"/></net>

<net id="420"><net_src comp="168" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="213" pin=66"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="331" pin=16"/></net>

<net id="426"><net_src comp="172" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="213" pin=65"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="331" pin=15"/></net>

<net id="432"><net_src comp="176" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="213" pin=64"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="331" pin=14"/></net>

<net id="438"><net_src comp="180" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="213" pin=63"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="331" pin=13"/></net>

<net id="444"><net_src comp="184" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="213" pin=62"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="331" pin=12"/></net>

<net id="450"><net_src comp="188" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="213" pin=61"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="331" pin=11"/></net>

<net id="456"><net_src comp="192" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="213" pin=60"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="331" pin=10"/></net>

<net id="462"><net_src comp="196" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="213" pin=59"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="331" pin=9"/></net>

<net id="468"><net_src comp="354" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="473"><net_src comp="359" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="331" pin=3"/></net>

<net id="478"><net_src comp="363" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="331" pin=5"/></net>

<net id="483"><net_src comp="367" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="213" pin=51"/></net>

<net id="488"><net_src comp="371" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="213" pin=52"/></net>

<net id="493"><net_src comp="375" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="213" pin=53"/></net>

<net id="498"><net_src comp="379" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="213" pin=54"/></net>

<net id="503"><net_src comp="383" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="213" pin=55"/></net>

<net id="508"><net_src comp="387" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="213" pin=56"/></net>

<net id="513"><net_src comp="391" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="213" pin=57"/></net>

<net id="518"><net_src comp="395" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="213" pin=58"/></net>

<net id="523"><net_src comp="399" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="331" pin=4"/></net>

<net id="528"><net_src comp="403" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="533"><net_src comp="408" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="538"><net_src comp="412" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="213" pin=50"/></net>

<net id="543"><net_src comp="213" pin="67"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="331" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outcomeInRam | {5 6 }
	Port: toScheduler | {5 6 }
	Port: errorInTask | {5 6 }
 - Input state : 
	Port: runTestAfterInit : testStream | {1 2 }
	Port: runTestAfterInit : n_regions_V | {2 3 }
	Port: runTestAfterInit : regions | {3 4 }
	Port: runTestAfterInit : regions_1 | {3 4 }
	Port: runTestAfterInit : regions_2 | {3 4 }
	Port: runTestAfterInit : regions_3 | {3 4 }
	Port: runTestAfterInit : regions_4 | {3 4 }
	Port: runTestAfterInit : regions_5 | {3 4 }
	Port: runTestAfterInit : regions_6 | {3 4 }
	Port: runTestAfterInit : regions_7 | {3 4 }
	Port: runTestAfterInit : regions_8 | {3 4 }
	Port: runTestAfterInit : regions_9 | {3 4 }
	Port: runTestAfterInit : regions_10 | {3 4 }
	Port: runTestAfterInit : regions_11 | {3 4 }
	Port: runTestAfterInit : regions_12 | {3 4 }
	Port: runTestAfterInit : regions_13 | {3 4 }
	Port: runTestAfterInit : regions_14 | {3 4 }
	Port: runTestAfterInit : regions_15 | {3 4 }
	Port: runTestAfterInit : regions_16 | {3 4 }
	Port: runTestAfterInit : regions_17 | {3 4 }
	Port: runTestAfterInit : regions_18 | {3 4 }
	Port: runTestAfterInit : regions_19 | {3 4 }
	Port: runTestAfterInit : regions_20 | {3 4 }
	Port: runTestAfterInit : regions_21 | {3 4 }
	Port: runTestAfterInit : regions_22 | {3 4 }
	Port: runTestAfterInit : regions_23 | {3 4 }
	Port: runTestAfterInit : regions_24 | {3 4 }
	Port: runTestAfterInit : regions_25 | {3 4 }
	Port: runTestAfterInit : regions_26 | {3 4 }
	Port: runTestAfterInit : regions_27 | {3 4 }
	Port: runTestAfterInit : regions_28 | {3 4 }
	Port: runTestAfterInit : regions_29 | {3 4 }
	Port: runTestAfterInit : regions_30 | {3 4 }
	Port: runTestAfterInit : regions_31 | {3 4 }
	Port: runTestAfterInit : regions_32 | {3 4 }
	Port: runTestAfterInit : regions_33 | {3 4 }
	Port: runTestAfterInit : regions_34 | {3 4 }
	Port: runTestAfterInit : regions_35 | {3 4 }
	Port: runTestAfterInit : regions_36 | {3 4 }
	Port: runTestAfterInit : regions_37 | {3 4 }
	Port: runTestAfterInit : regions_38 | {3 4 }
	Port: runTestAfterInit : regions_39 | {3 4 }
	Port: runTestAfterInit : regions_40 | {3 4 }
	Port: runTestAfterInit : regions_41 | {3 4 }
	Port: runTestAfterInit : regions_42 | {3 4 }
	Port: runTestAfterInit : regions_43 | {3 4 }
	Port: runTestAfterInit : regions_44 | {3 4 }
	Port: runTestAfterInit : regions_45 | {3 4 }
	Port: runTestAfterInit : regions_46 | {3 4 }
	Port: runTestAfterInit : regions_47 | {3 4 }
  - Chain level:
	State 1
	State 2
		taskId_V : 1
		checkId_V : 1
		uniId_V : 1
		data_c21_channel : 1
		data_1_c22_channel : 1
		data_2_c23_channel : 1
		data_3_c24_channel : 1
		data_4_c25_channel : 1
		data_5_c26_channel : 1
		data_6_c27_channel : 1
		data_7_c28_channel : 1
		call_ret1 : 2
	State 3
		taskId_V_load_loc_channel : 1
		taskId_V_load_cast_loc_channel : 1
		taskId_V_load_cast5_loc_channel : 1
		n_regions_V_load_loc_channel : 1
		error : 2
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               grp_read_test_fu_200               |    0    |    0    |  7.545  |   558   |   117   |    0    |
|   call   | grp_runTestAfterInit_Block_entry1012_proc_fu_206 |    0    |    0    |  1.588  |    24   |    9    |    0    |
|          |                grp_run_test_fu_213               |    0    |    56   | 411.966 |  35563  |  14915  |    0    |
|          |              grp_writeOutcome_fu_331             |    0    |    0    |  7.9029 |   933   |   176   |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                  taskId_V_fu_354                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 checkId_V_fu_359                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  uniId_V_fu_363                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |              data_c21_channel_fu_367             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             data_1_c22_channel_fu_371            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             data_2_c23_channel_fu_375            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             data_3_c24_channel_fu_379            |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|             data_4_c25_channel_fu_383            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             data_5_c26_channel_fu_387            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             data_6_c27_channel_fu_391            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             data_7_c28_channel_fu_395            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         taskId_V_load_loc_channel_fu_399         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       taskId_V_load_cast_loc_channel_fu_403      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      taskId_V_load_cast5_loc_channel_fu_408      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        n_regions_V_load_loc_channel_fu_412       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                  |    0    |    56   | 429.002 |  37078  |  15217  |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|           checkId_V_reg_470           |    8   |
|       data_1_c22_channel_reg_485      |   32   |
|            data_1_c_reg_453           |   32   |
|       data_2_c23_channel_reg_490      |   32   |
|            data_2_c_reg_447           |   32   |
|       data_3_c24_channel_reg_495      |   32   |
|            data_3_c_reg_441           |   32   |
|       data_4_c25_channel_reg_500      |   32   |
|            data_4_c_reg_435           |   32   |
|       data_5_c26_channel_reg_505      |   32   |
|            data_5_c_reg_429           |   32   |
|       data_6_c27_channel_reg_510      |   32   |
|            data_6_c_reg_423           |   32   |
|       data_7_c28_channel_reg_515      |   32   |
|            data_7_c_reg_417           |   32   |
|        data_c21_channel_reg_480       |   32   |
|             data_c_reg_459            |   32   |
|             error_reg_540             |    1   |
|  n_regions_V_load_loc_channel_reg_535 |    8   |
|taskId_V_load_cast5_loc_channel_reg_530|    4   |
| taskId_V_load_cast_loc_channel_reg_525|    6   |
|   taskId_V_load_loc_channel_reg_520   |    8   |
|            taskId_V_reg_465           |    8   |
|            uniId_V_reg_475            |   16   |
+---------------------------------------+--------+
|                 Total                 |   571  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
| grp_runTestAfterInit_Block_entry1012_proc_fu_206 |  p1  |   2  |   8  |   16   ||    9    |
|                grp_run_test_fu_213               |  p2  |   2  |   6  |   12   ||    9    |
|                grp_run_test_fu_213               |  p50 |   2  |   8  |   16   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   44   ||  4.764  ||    27   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   56   |   429  |  37078 |  15217 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    4   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   571  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   56   |   433  |  37649 |  15244 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
