 ispLEVER Classic 2.0.00.17.20.15 Fitter Report File 
Project Name,gigacart
Project Path,D:\work\TI\dragonslair\cart\cpld.seahorseLoad
Project Fitted on,Sat Apr 06 20:43:26 2019

Pin,Pin_Type,Bank,GLB_Pad,Assigned,I/O_Type,Signal_Type,Signal_Name
1,GND,-,,,,,
2,TDI,-,,,,,
3,I_O,0,A8,*,LVTTL_5V,Input,ti_adr_14_
4,I_O,0,A9,*,LVTTL,Bidir,ti_data_0_
5,I_O,0,A10,*,LVTTL,Bidir,ti_data_1_
6,I_O,0,A11,*,LVTTL,Bidir,ti_data_2_
7,GNDIO0,-,,,,,
8,I_O,0,A12,*,LVTTL,Bidir,ti_data_3_
9,I_O,0,A13,*,LVTTL,Bidir,ti_data_4_
10,I_O,0,A14,*,LVTTL,Bidir,ti_data_5_
11,I_O,0,A15,*,LVTTL,Bidir,ti_data_6_
12,IN0,0,,,,,
13,VCCIO0,-,,,,,
14,I_O,0,B15,*,LVTTL,Bidir,ti_data_7_
15,I_O,0,B14,*,LVTTL_5V,Input,ti_rom
16,I_O,0,B13,*,LVTTL_5V,Input,ti_we
17,I_O,0,B12,*,LVTTL_5V,Input,ti_adr_4_
18,GNDIO0,-,,,,,
19,I_O,0,B11,*,LVTTL_5V,Input,ti_adr_5_
20,I_O,0,B10,*,LVTTL_5V,Input,ti_adr_6_
21,I_O,0,B9,*,LVTTL_5V,Input,ti_adr_3_
22,I_O,0,B8,*,LVTTL_5V,Input,ti_adr_7_
23,IN1,0,,*,LVTTL_5V,Input,ti_adr_8_
24,TCK,-,,,,,
25,VCC,-,,,,,
26,GND,-,,,,,
27,IN2,0,,*,LVTTL_5V,Input,ti_adr_9_
28,I_O,0,B7,*,LVTTL_5V,Input,ti_adr_10_
29,I_O,0,B6,*,LVTTL_5V,Input,ti_adr_11_
30,I_O,0,B5,*,LVTTL_5V,Input,ti_adr_12_
31,I_O,0,B4,*,LVTTL_5V,Input,ti_adr_13_
32,GNDIO0,-,,,,,
33,VCCIO0,-,,,,,
34,I_O,0,B3,*,LVTTL_5V,Input,ti_adr_15_
35,I_O,0,B2,*,LVTTL,Output,out_oe
36,I_O,0,B1,*,LVTTL_5V,Input,ti_gclk
37,I_O,0,B0,,,,
38,INCLK1,0,,,,,
39,INCLK2,1,,,,,
40,VCC,-,,,,,
41,I_O,1,C0,*,LVCMOS33,Input,out_data_2_
42,I_O,1,C1,*,LVCMOS33,Input,out_data_3_
43,I_O,1,C2,,,,
44,I_O,1,C3,*,LVTTL_5V,Input,ti_gsel
45,VCCIO1,-,,,,,
46,GNDIO1,-,,,,,
47,I_O,1,C4,*,LVTTL,Output,out_reset
48,I_O,1,C5,,,,
49,I_O,1,C6,*,LVTTL,Output,out_adr_2_
50,I_O,1,C7,*,LVTTL,Output,out_adr_3_
51,GND,-,,,,,
52,TMS,-,,,,,
53,I_O,1,C8,*,LVTTL,Output,out_adr_4_
54,I_O,1,C9,*,LVTTL,Output,out_adr_5_
55,I_O,1,C10,*,LVTTL,Output,out_adr_6_
56,I_O,1,C11,*,LVTTL,Output,out_adr_7_
57,GNDIO1,-,,,,,
58,I_O,1,C12,*,LVTTL,Output,out_adr_8_
59,I_O,1,C13,*,LVTTL,Output,out_adr_18_
60,I_O,1,C14,*,LVTTL,Output,out_adr_19_
61,I_O,1,C15,*,LVTTL,Output,out_adr_22_
62,IN3,1,,,,,
63,VCCIO1,-,,,,,
64,I_O,1,D15,*,LVTTL,Output,out_adr_21_
65,I_O,1,D14,*,LVTTL,Output,out_adr_20_
66,I_O,1,D13,*,LVTTL,Output,out_adr_9_
67,I_O,1,D12,*,LVTTL,Output,out_adr_10_
68,GNDIO1,-,,,,,
69,I_O,1,D11,*,LVTTL,Output,out_adr_11_
70,I_O,1,D10,*,LVTTL,Output,out_adr_12_
71,I_O,1,D9,*,LVTTL,Output,out_adr_13_
72,I_O,1,D8,*,LVTTL,Output,out_adr_14_
73,IN4,1,,,,,
74,TDO,-,,,,,
75,VCC,-,,,,,
76,GND,-,,,,,
77,IN5,1,,,,,
78,I_O,1,D7,*,LVTTL,Output,out_adr_15_
79,I_O,1,D6,*,LVTTL,Output,out_adr_16_
80,I_O,1,D5,*,LVTTL,Output,out_adr_23_
81,I_O,1,D4,*,LVTTL,Output,out_adr_24_
82,GNDIO1,-,,,,,
83,VCCIO1,-,,,,,
84,I_O,1,D3,*,LVTTL,Output,out_adr_1_
85,I_O,1,D2,,,,
86,I_O,1,D1,*,LVCMOS33,Input,out_data_0_
87,I_O/OE,1,D0,*,LVCMOS33,Input,out_data_1_
88,INCLK3,1,,,,,
89,INCLK0,0,,,,,
90,VCC,-,,,,,
91,I_O/OE,0,A0,*,LVCMOS33,Input,out_data_4_
92,I_O,0,A1,*,LVCMOS33,Input,out_data_5_
93,I_O,0,A2,*,LVCMOS33,Input,out_data_6_
94,I_O,0,A3,*,LVCMOS33,Input,out_data_7_
95,VCCIO0,-,,,,,
96,GNDIO0,-,,,,,
97,I_O,0,A4,*,LVTTL,Output,out_adr_0_
98,I_O,0,A5,*,LVTTL,Output,out_adr_17_
99,I_O,0,A6,*,LVTTL,Output,out_adr_26_
100,I_O,0,A7,*,LVTTL,Output,out_adr_25_
