// Seed: 3134589485
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout uwire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_3 && 1;
  initial begin : LABEL_0
    wait (-1);
  end
  wire id_6;
  logic [~  1 : -1 'b0] id_7;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_1
  );
  inout wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  parameter id_9 = -1 + 1;
endmodule
