
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118765                       # Number of seconds simulated
sim_ticks                                118765479798                       # Number of ticks simulated
final_tick                               1176624301111                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47915                       # Simulator instruction rate (inst/s)
host_op_rate                                    60471                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1287746                       # Simulator tick rate (ticks/s)
host_mem_usage                               16949656                       # Number of bytes of host memory used
host_seconds                                 92227.41                       # Real time elapsed on the host
sim_insts                                  4419032186                       # Number of instructions simulated
sim_ops                                    5577088794                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       777088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1591296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       242816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       233984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2851840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1524224                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1524224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6071                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12432                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1828                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22280                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11908                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11908                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6543046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13398641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      2044500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      1970135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                24012365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10778                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14011                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15089                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56043                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12833898                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12833898                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12833898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6543046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13398641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15089                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      2044500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      1970135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36846262                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142575607                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23172640                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19084240                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932442                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9409032                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669824                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437062                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87706                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104463260                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128053635                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23172640                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11106886                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27188874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263191                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4548957                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12102205                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573210                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140500052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113311178     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2780853      1.98%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364165      1.68%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381372      1.69%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2263381      1.61%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125748      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779793      0.56%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980961      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13512601      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140500052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162529                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.898145                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103298295                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5958367                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26841237                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109652                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292492                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729480                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6470                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154455386                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51218                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292492                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103812782                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3529122                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1278204                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425931                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1161513                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153011923                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          509                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403221                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622660                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8310                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214087022                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713210805                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713210805                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45827797                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33396                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17374                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3803555                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900938                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309770                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1686899                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149152675                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33395                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139198011                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108826                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25219232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57223781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1351                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140500052                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990733                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585958                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83131743     59.17%     59.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23714913     16.88%     76.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11944425      8.50%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7820657      5.57%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6903129      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701782      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3068651      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119071      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95681      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140500052                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976424     74.79%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156686     12.00%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172500     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114966801     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013037      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14357929     10.31%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844222      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139198011                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.976310                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305610                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009380                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420310510                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174405964                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135086633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140503621                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201975                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974665                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          673                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159268                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          592                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292492                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2870043                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       250780                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149186070                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1162210                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186794                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900938                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17373                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        199892                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13013                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          673                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084570                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235552                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136826205                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14109594                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371806                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952261                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19291049                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842667                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.959675                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135093310                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135086633                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81524454                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221182650                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.947474                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368584                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26772178                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957235                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136207560                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.898789                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713878                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87105075     63.95%     63.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22511806     16.53%     80.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808505      7.94%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4812176      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764075      2.76%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1540298      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564871      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096476      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004278      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136207560                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004278                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282397376                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302681023                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2075555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.425756                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.425756                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.701382                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.701382                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618314631                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186410460                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145825907                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142575291                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23623651                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19142572                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2049090                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9495397                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9058653                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2524981                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90531                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103007542                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130019785                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23623651                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11583634                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28407457                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6664759                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3153727                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12022792                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1655559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139138205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.555645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110730748     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2674526      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2033219      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4999015      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1125804      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1615129      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1218271      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          768633      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13972860     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139138205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.165692                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.911938                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101803574                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4725418                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27970266                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       111810                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4527128                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4078666                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42353                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156886988                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81017                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4527128                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102665155                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1298713                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1970085                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27211216                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1465900                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155267144                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        17817                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271714                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       605962                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       155676                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218117338                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    723162572                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    723162572                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172002540                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46114709                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38515                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21855                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5010180                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15001844                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7313379                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123230                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1627333                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152502462                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38492                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141570344                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       194396                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27974430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60705341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5172                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139138205                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017480                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564868                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     79859119     57.40%     57.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24896324     17.89%     75.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11640335      8.37%     83.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8541236      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7593229      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3012829      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2982816      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       462851      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149466      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139138205                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         570701     68.60%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117589     14.14%     82.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143587     17.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118822879     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2126968      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16660      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13362394      9.44%     94.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7241443      5.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141570344                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.992951                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             831877                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005876                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    423305166                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180515814                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138007319                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142402221                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       345441                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3681991                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1025                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233924                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4527128                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         822997                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92813                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152540954                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52298                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15001844                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7313379                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21832                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80925                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1111811                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171924                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2283735                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139017266                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12839369                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2553078                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20079004                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19744663                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7239635                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.975045                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138187571                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138007319                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82771902                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229352976                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.967961                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360893                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100764950                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123748933                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28793737                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2052660                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134611077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919307                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692696                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83852834     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23751563     17.64%     79.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10464686      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5482221      4.07%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4370500      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1568933      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1335590      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       996870      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2787880      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134611077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100764950                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123748933                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18399303                       # Number of memory references committed
system.switch_cpus1.commit.loads             11319848                       # Number of loads committed
system.switch_cpus1.commit.membars              16660                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17780376                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111502224                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2519304                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2787880                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           284365867                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309612786                       # The number of ROB writes
system.switch_cpus1.timesIdled                  68638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3437086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100764950                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123748933                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100764950                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.414929                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.414929                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.706749                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.706749                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       626815470                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192219473                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146724705                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33320                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142575607                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23984675                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19451109                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2047638                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9853465                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9230652                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2579659                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95000                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104779172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131145887                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23984675                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11810311                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28861191                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6667313                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2599477                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12240276                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1609909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140833384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.543699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111972193     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2032541      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3716980      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3375145      2.40%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2146587      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1759736      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1021088      0.73%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1064614      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13744500      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140833384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168224                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.919834                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103718891                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3985768                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28488968                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        47977                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4591774                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4148030                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1774                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158702125                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        13661                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4591774                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104553712                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1084750                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1717808                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27683038                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1202296                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156924142                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        228505                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       518841                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    221979384                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    730707557                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    730707557                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175714619                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46264765                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34603                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17302                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4319383                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14871298                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7381985                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83081                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1656468                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153943549                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34604                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143069309                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       162276                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26984066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59178035                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    140833384                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015876                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560884                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80909877     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24659635     17.51%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12965882      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7498023      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8296300      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3078202      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2735973      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       524143      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165349      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140833384                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573269     68.86%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118163     14.19%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141086     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120481122     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2024098      1.41%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17301      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13203355      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7343433      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143069309                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.003463                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             832518                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005819                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427966796                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180962433                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139923808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143901827                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       274423                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3416429                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       125394                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4591774                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         703285                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107710                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153978153                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14871298                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7381985                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17302                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         93329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1144514                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1144353                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2288867                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140704410                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12680421                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2364899                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20023511                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20022174                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7343090                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.986876                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140052021                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139923808                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81641929                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229288049                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.981401                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356067                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102335790                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126005278                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27973246                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2071821                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136241610                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924866                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694706                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84408090     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24011374     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11929903      8.76%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4057115      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4995206      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1749827      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1233560      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1020846      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2835689      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136241610                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102335790                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126005278                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18711460                       # Number of memory references committed
system.switch_cpus2.commit.loads             11454869                       # Number of loads committed
system.switch_cpus2.commit.membars              17302                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18187476                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113521087                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2598839                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2835689                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287384445                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312549005                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1742223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102335790                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126005278                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102335790                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.393214                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.393214                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.717765                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.717765                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       633537756                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195864093                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147874342                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34604                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142575607                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24054918                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19707562                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2041379                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9814707                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9504132                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2462623                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93862                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    106750700                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129119839                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24054918                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11966755                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27975213                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6116703                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3279695                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12490688                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1596557                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142063366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.112290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.536843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114088153     80.31%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2257019      1.59%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3830984      2.70%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2228891      1.57%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1746957      1.23%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1540369      1.08%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          943398      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2360776      1.66%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13066819      9.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142063366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168717                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.905624                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       106077927                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4470644                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27384377                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        72933                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4057479                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3942976                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     155666276                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4057479                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106613706                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         608135                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2948083                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26904160                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       931798                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     154608344                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         94957                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       537554                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    218277802                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    719290571                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    719290571                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174679305                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43598479                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34761                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17409                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2712304                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14374412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7339154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71077                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1674835                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149528325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34761                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        140329678                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        89776                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22321202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49576050                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142063366                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.987796                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.547887                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84804024     59.69%     59.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21974215     15.47%     75.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11833167      8.33%     83.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8797743      6.19%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8573072      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3168649      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2408415      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       322771      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       181310      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142063366                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         124542     27.96%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        166770     37.45%     65.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       154048     34.59%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118444906     84.40%     84.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1899783      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17352      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12653940      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7313697      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     140329678                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.984247                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             445360                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003174                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    423257856                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    171884528                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137334774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     140775038                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       286653                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3023965                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       121333                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4057479                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         407469                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54435                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149563086                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       775789                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14374412                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7339154                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17409                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1173292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1087150                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2260442                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138144934                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12335917                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2184742                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19649394                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19549526                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7313477                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.968924                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137334833                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137334774                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81194622                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        224955813                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.963242                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.360936                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101563166                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125190959                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24372364                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2058509                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138005887                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.907142                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.715316                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87372064     63.31%     63.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24405701     17.68%     80.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9544035      6.92%     87.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5018010      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4272648      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2054260      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       966831      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1498424      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2873914      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138005887                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101563166                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125190959                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18568266                       # Number of memory references committed
system.switch_cpus3.commit.loads             11350445                       # Number of loads committed
system.switch_cpus3.commit.membars              17352                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18163840                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112704106                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2589300                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2873914                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           284695296                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          303185833                       # The number of ROB writes
system.switch_cpus3.timesIdled                  23871                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 512241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101563166                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125190959                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101563166                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.403812                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.403812                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.712346                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.712346                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       621212327                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      191751404                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      145300004                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34704                       # number of misc regfile writes
system.l20.replacements                          6081                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075026                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38849                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.671909                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11946.796888                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.812580                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3101.757331                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088152                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17705.545048                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364587                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000299                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094658                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540330                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90502                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90502                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37735                       # number of Writeback hits
system.l20.Writeback_hits::total                37735                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90502                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90502                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90502                       # number of overall hits
system.l20.overall_hits::total                  90502                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6071                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6081                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6071                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6081                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6071                       # number of overall misses
system.l20.overall_misses::total                 6081                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2909265                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1779292808                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1782202073                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2909265                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1779292808                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1782202073                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2909265                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1779292808                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1782202073                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96573                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96583                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37735                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37735                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96573                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96583                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96573                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96583                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062864                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062961                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062864                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062961                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062864                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062961                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 290926.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 293080.679954                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 293077.137477                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 290926.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 293080.679954                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 293077.137477                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 290926.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 293080.679954                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 293077.137477                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4385                       # number of writebacks
system.l20.writebacks::total                     4385                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6071                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6081                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6071                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6081                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6071                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6081                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2269645                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1391483136                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1393752781                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2269645                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1391483136                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1393752781                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2269645                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1391483136                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1393752781                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062864                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062961                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062864                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062961                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062864                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062961                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226964.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 229201.636633                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 229197.957737                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226964.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 229201.636633                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 229197.957737                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226964.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 229201.636633                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 229197.957737                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12445                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          915489                       # Total number of references to valid blocks.
system.l21.sampled_refs                         45213                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.248358                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6710.891061                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.004241                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5172.987357                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            73.304690                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         20798.812651                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.204800                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000366                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.157867                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002237                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.634729                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        61169                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  61169                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24153                       # number of Writeback hits
system.l21.Writeback_hits::total                24153                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        61169                       # number of demand (read+write) hits
system.l21.demand_hits::total                   61169                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        61169                       # number of overall hits
system.l21.overall_hits::total                  61169                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12433                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12446                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12433                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12446                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12433                       # number of overall misses
system.l21.overall_misses::total                12446                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3705299                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4126468693                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4130173992                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3705299                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4126468693                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4130173992                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3705299                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4126468693                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4130173992                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73602                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73615                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24153                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24153                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73602                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73615                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73602                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73615                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168922                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.169069                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168922                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.169069                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168922                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.169069                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       285023                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 331896.460468                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 331847.500562                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       285023                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 331896.460468                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 331847.500562                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       285023                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 331896.460468                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 331847.500562                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4006                       # number of writebacks
system.l21.writebacks::total                     4006                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12433                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12446                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12433                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12446                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12433                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12446                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2872727                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3331509327                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3334382054                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2872727                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3331509327                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3334382054                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2872727                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3331509327                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3334382054                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168922                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.169069                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168922                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.169069                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168922                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.169069                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       220979                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 267956.995657                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 267907.926563                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       220979                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 267956.995657                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 267907.926563                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       220979                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 267956.995657                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 267907.926563                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1911                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          470208                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34679                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.558868                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         7075.154441                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.996662                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   972.093993                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           107.042176                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         24599.712727                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.215917                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.029666                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.003267                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.750724                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37954                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37954                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11491                       # number of Writeback hits
system.l22.Writeback_hits::total                11491                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37954                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37954                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37954                       # number of overall hits
system.l22.overall_hits::total                  37954                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1897                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1911                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1897                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1911                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1897                       # number of overall misses
system.l22.overall_misses::total                 1911                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4189886                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    553004879                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      557194765                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4189886                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    553004879                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       557194765                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4189886                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    553004879                       # number of overall miss cycles
system.l22.overall_miss_latency::total      557194765                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39851                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39865                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11491                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11491                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39851                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39865                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39851                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39865                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.047602                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.047937                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.047602                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.047937                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.047602                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.047937                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 291515.487085                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 291572.352172                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 291515.487085                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 291572.352172                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 291515.487085                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 291572.352172                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1801                       # number of writebacks
system.l22.writebacks::total                     1801                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1897                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1911                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1897                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1911                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1897                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1911                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    431807506                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    435102914                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    431807506                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    435102914                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    431807506                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    435102914                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.047602                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.047937                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.047602                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.047937                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.047602                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.047937                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 227626.518714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 227683.366824                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 227626.518714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 227683.366824                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 227626.518714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 227683.366824                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1843                       # number of replacements
system.l23.tagsinuse                            32768                       # Cycle average of tags in use
system.l23.total_refs                          395294                       # Total number of references to valid blocks.
system.l23.sampled_refs                         34611                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.421051                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         9571.216023                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.010838                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   927.807166                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           159.711607                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         22095.254366                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.292090                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000428                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.028314                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.004874                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.674294                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31607                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31608                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10660                       # number of Writeback hits
system.l23.Writeback_hits::total                10660                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31607                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31608                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31607                       # number of overall hits
system.l23.overall_hits::total                  31608                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1828                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1843                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1828                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1843                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1828                       # number of overall misses
system.l23.overall_misses::total                 1843                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4856119                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    610226233                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      615082352                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4856119                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    610226233                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       615082352                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4856119                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    610226233                       # number of overall miss cycles
system.l23.overall_miss_latency::total      615082352                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33435                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33451                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10660                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10660                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33435                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33451                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33435                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33451                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.937500                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.054673                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.055096                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.937500                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.054673                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.055096                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.937500                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.054673                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.055096                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 323741.266667                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 333821.790481                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 333739.746066                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 323741.266667                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 333821.790481                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 333739.746066                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 323741.266667                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 333821.790481                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 333739.746066                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1716                       # number of writebacks
system.l23.writebacks::total                     1716                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1828                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1843                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1828                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1843                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1828                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1843                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3895376                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    493420213                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    497315589                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3895376                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    493420213                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    497315589                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3895376                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    493420213                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    497315589                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054673                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.055096                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.937500                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.054673                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.055096                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.937500                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.054673                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.055096                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 259691.733333                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 269923.530088                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 269840.254476                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 259691.733333                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 269923.530088                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 269840.254476                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 259691.733333                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 269923.530088                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 269840.254476                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812575                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012109856                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840199.738182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812575                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12102195                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12102195                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12102195                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12102195                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12102195                       # number of overall hits
system.cpu0.icache.overall_hits::total       12102195                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3097265                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3097265                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3097265                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3097265                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3097265                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3097265                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12102205                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12102205                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12102205                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12102205                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12102205                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12102205                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 309726.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 309726.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 309726.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 309726.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 309726.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 309726.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2992265                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2992265                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2992265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2992265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2992265                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2992265                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 299226.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 299226.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 299226.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 299226.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 299226.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 299226.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96573                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191228866                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96829                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1974.913156                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500135                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499865                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10964567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10964567                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17025                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17025                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18673997                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18673997                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18673997                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18673997                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398749                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398749                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398844                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398844                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398844                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398844                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36020021566                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36020021566                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18785891                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18785891                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36038807457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36038807457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36038807457                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36038807457                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072841                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072841                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072841                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072841                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035091                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035091                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020912                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020912                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020912                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020912                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90332.569025                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90332.569025                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 197746.221053                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 197746.221053                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90358.153707                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90358.153707                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90358.153707                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90358.153707                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37735                       # number of writebacks
system.cpu0.dcache.writebacks::total            37735                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302176                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302176                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302271                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302271                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302271                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302271                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96573                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96573                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96573                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96573                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96573                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7882023436                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7882023436                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7882023436                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7882023436                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7882023436                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7882023436                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008499                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008499                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005063                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005063                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005063                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005063                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81617.257784                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81617.257784                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81617.257784                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81617.257784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81617.257784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81617.257784                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996197                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017103530                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050611.955645                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996197                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12022775                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12022775                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12022775                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12022775                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12022775                       # number of overall hits
system.cpu1.icache.overall_hits::total       12022775                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4672318                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4672318                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4672318                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4672318                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4672318                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4672318                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12022792                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12022792                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12022792                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12022792                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12022792                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12022792                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 274842.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 274842.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 274842.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 274842.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 274842.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 274842.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3813199                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3813199                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3813199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3813199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3813199                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3813199                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       293323                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       293323                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       293323                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       293323                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       293323                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       293323                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73601                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180484222                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 73857                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2443.698255                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.736864                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.263136                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901316                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098684                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9666278                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9666278                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7046135                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7046135                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21589                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21589                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16660                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16660                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16712413                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16712413                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16712413                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16712413                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178883                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178883                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       178883                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178883                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       178883                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178883                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22554856745                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22554856745                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22554856745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22554856745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22554856745                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22554856745                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9845161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9845161                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7046135                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7046135                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16660                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16660                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16891296                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16891296                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16891296                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16891296                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018170                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018170                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010590                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010590                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010590                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010590                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 126087.200824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 126087.200824                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 126087.200824                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126087.200824                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 126087.200824                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126087.200824                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24153                       # number of writebacks
system.cpu1.dcache.writebacks::total            24153                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       105281                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       105281                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105281                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105281                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105281                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105281                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73602                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73602                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73602                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73602                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8228428446                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8228428446                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8228428446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8228428446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8228428446                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8228428446                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111796.261596                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111796.261596                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 111796.261596                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111796.261596                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 111796.261596                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111796.261596                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996655                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015200133                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192656.874730                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996655                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12240259                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12240259                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12240259                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12240259                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12240259                       # number of overall hits
system.cpu2.icache.overall_hits::total       12240259                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5167659                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5167659                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12240276                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12240276                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12240276                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12240276                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12240276                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12240276                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39851                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168896579                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40107                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4211.149650                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.868497                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.131503                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905736                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094264                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9539654                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9539654                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7222557                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7222557                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17302                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17302                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17302                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17302                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16762211                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16762211                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16762211                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16762211                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120425                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120425                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120425                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120425                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120425                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120425                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12003410295                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12003410295                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12003410295                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12003410295                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12003410295                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12003410295                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9660079                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9660079                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7222557                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7222557                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17302                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17302                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16882636                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16882636                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16882636                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16882636                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012466                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012466                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007133                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007133                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 99675.402076                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99675.402076                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 99675.402076                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99675.402076                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 99675.402076                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99675.402076                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11491                       # number of writebacks
system.cpu2.dcache.writebacks::total            11491                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80574                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80574                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80574                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80574                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80574                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80574                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39851                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39851                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39851                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39851                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39851                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39851                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3041233639                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3041233639                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3041233639                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3041233639                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3041233639                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3041233639                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76315.114778                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76315.114778                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 76315.114778                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76315.114778                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 76315.114778                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76315.114778                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.010592                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018841236                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205284.060606                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.010592                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024055                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738799                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12490671                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12490671                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12490671                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12490671                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12490671                       # number of overall hits
system.cpu3.icache.overall_hits::total       12490671                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5384268                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5384268                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5384268                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5384268                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5384268                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5384268                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12490688                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12490688                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12490688                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12490688                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12490688                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12490688                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 316721.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 316721.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 316721.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 316721.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 316721.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 316721.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5044748                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5044748                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5044748                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5044748                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5044748                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5044748                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 315296.750000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 315296.750000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 315296.750000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 315296.750000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 315296.750000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 315296.750000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33435                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163559053                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33691                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4854.680864                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.012515                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.987485                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902393                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097607                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9200503                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9200503                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7183117                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7183117                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17379                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17379                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17352                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17352                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16383620                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16383620                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16383620                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16383620                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        85482                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        85482                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        85482                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         85482                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        85482                       # number of overall misses
system.cpu3.dcache.overall_misses::total        85482                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7788725216                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7788725216                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   7788725216                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7788725216                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   7788725216                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7788725216                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9285985                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9285985                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7183117                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7183117                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17352                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17352                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16469102                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16469102                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16469102                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16469102                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009205                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009205                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005190                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005190                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005190                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005190                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 91115.383543                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91115.383543                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 91115.383543                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91115.383543                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 91115.383543                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91115.383543                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10660                       # number of writebacks
system.cpu3.dcache.writebacks::total            10660                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52047                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52047                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52047                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52047                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52047                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52047                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33435                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33435                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33435                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33435                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33435                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33435                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2689879085                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2689879085                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2689879085                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2689879085                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2689879085                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2689879085                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 80450.997009                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 80450.997009                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 80450.997009                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80450.997009                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 80450.997009                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80450.997009                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
