$date
	Sat May 29 23:31:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$var integer 32 ' i [31:0] $end
$scope module sut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qbar $end
$var wire 1 & reset $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
x%
x$
0#
x"
x!
$end
#3
1&
#5
1!
0"
1#
#10
0#
#13
b1 '
0$
0%
0&
#15
1#
#20
0#
#23
