Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 14 20:29:38 2018
| Host         : C09-COMPUTE-A7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt1_reg[9]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[0]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[10]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[11]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[12]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[1]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[2]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[3]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[4]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[5]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[6]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[7]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[8]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cnt2_reg[9]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[0]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[10]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[11]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[12]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[13]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[14]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[15]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[16]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[17]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[18]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[19]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[1]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[20]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[21]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[2]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[3]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[4]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[5]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[6]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[7]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[8]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cnt3_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.937        0.000                      0                  116        0.182        0.000                      0                  116        3.000        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk100mhz             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      194.937        0.000                      0                  116        0.182        0.000                      0                  116       13.360        0.000                       0                    60  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz
  To Clock:  clk100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.937ns  (required time - arrival time)
  Source:                 cnt3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt3_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.828ns (19.281%)  route 3.466ns (80.719%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.712    -0.828    clk5mhz
    SLICE_X1Y79          FDRE                                         r  cnt3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  cnt3_reg[14]/Q
                         net (fo=3, routed)           0.455     0.083    cnt3_reg[14]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.207 r  cnt3[0]_i_10/O
                         net (fo=1, routed)           0.969     1.177    cnt3[0]_i_10_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.301 r  cnt3[0]_i_3/O
                         net (fo=1, routed)           0.654     1.954    cnt3[0]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.078 r  cnt3[0]_i_1/O
                         net (fo=22, routed)          1.389     3.467    clear
    SLICE_X1Y81          FDRE                                         r  cnt3_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.595   198.575    clk5mhz
    SLICE_X1Y81          FDRE                                         r  cnt3_reg[20]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.429   198.404    cnt3_reg[20]
  -------------------------------------------------------------------
                         required time                        198.404    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                194.937    

Slack (MET) :             194.937ns  (required time - arrival time)
  Source:                 cnt3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt3_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.828ns (19.281%)  route 3.466ns (80.719%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.712    -0.828    clk5mhz
    SLICE_X1Y79          FDRE                                         r  cnt3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  cnt3_reg[14]/Q
                         net (fo=3, routed)           0.455     0.083    cnt3_reg[14]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.207 r  cnt3[0]_i_10/O
                         net (fo=1, routed)           0.969     1.177    cnt3[0]_i_10_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.301 r  cnt3[0]_i_3/O
                         net (fo=1, routed)           0.654     1.954    cnt3[0]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.078 r  cnt3[0]_i_1/O
                         net (fo=22, routed)          1.389     3.467    clear
    SLICE_X1Y81          FDRE                                         r  cnt3_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.595   198.575    clk5mhz
    SLICE_X1Y81          FDRE                                         r  cnt3_reg[21]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.429   198.404    cnt3_reg[21]
  -------------------------------------------------------------------
                         required time                        198.404    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                194.937    

Slack (MET) :             195.010ns  (required time - arrival time)
  Source:                 cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.828ns (19.692%)  route 3.377ns (80.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.704    -0.836    clk5mhz
    SLICE_X7Y75          FDRE                                         r  cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  cnt1_reg[4]/Q
                         net (fo=4, routed)           1.112     0.732    cnt1_reg[4]
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     0.856 r  cnt1[0]_i_11/O
                         net (fo=1, routed)           0.833     1.689    cnt1[0]_i_11_n_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.813 r  cnt1[0]_i_4/O
                         net (fo=1, routed)           0.590     2.403    cnt1[0]_i_4_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I4_O)        0.124     2.527 r  cnt1[0]_i_1/O
                         net (fo=23, routed)          0.842     3.369    cnt1[0]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.586   198.566    clk5mhz
    SLICE_X7Y74          FDRE                                         r  cnt1_reg[0]/C
                         clock pessimism              0.559   199.125    
                         clock uncertainty           -0.318   198.808    
    SLICE_X7Y74          FDRE (Setup_fdre_C_R)       -0.429   198.379    cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                195.010    

Slack (MET) :             195.010ns  (required time - arrival time)
  Source:                 cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.828ns (19.692%)  route 3.377ns (80.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.704    -0.836    clk5mhz
    SLICE_X7Y75          FDRE                                         r  cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  cnt1_reg[4]/Q
                         net (fo=4, routed)           1.112     0.732    cnt1_reg[4]
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     0.856 r  cnt1[0]_i_11/O
                         net (fo=1, routed)           0.833     1.689    cnt1[0]_i_11_n_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.813 r  cnt1[0]_i_4/O
                         net (fo=1, routed)           0.590     2.403    cnt1[0]_i_4_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I4_O)        0.124     2.527 r  cnt1[0]_i_1/O
                         net (fo=23, routed)          0.842     3.369    cnt1[0]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.586   198.566    clk5mhz
    SLICE_X7Y74          FDRE                                         r  cnt1_reg[1]/C
                         clock pessimism              0.559   199.125    
                         clock uncertainty           -0.318   198.808    
    SLICE_X7Y74          FDRE (Setup_fdre_C_R)       -0.429   198.379    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                195.010    

Slack (MET) :             195.010ns  (required time - arrival time)
  Source:                 cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.828ns (19.692%)  route 3.377ns (80.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.704    -0.836    clk5mhz
    SLICE_X7Y75          FDRE                                         r  cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  cnt1_reg[4]/Q
                         net (fo=4, routed)           1.112     0.732    cnt1_reg[4]
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     0.856 r  cnt1[0]_i_11/O
                         net (fo=1, routed)           0.833     1.689    cnt1[0]_i_11_n_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.813 r  cnt1[0]_i_4/O
                         net (fo=1, routed)           0.590     2.403    cnt1[0]_i_4_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I4_O)        0.124     2.527 r  cnt1[0]_i_1/O
                         net (fo=23, routed)          0.842     3.369    cnt1[0]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.586   198.566    clk5mhz
    SLICE_X7Y74          FDRE                                         r  cnt1_reg[2]/C
                         clock pessimism              0.559   199.125    
                         clock uncertainty           -0.318   198.808    
    SLICE_X7Y74          FDRE (Setup_fdre_C_R)       -0.429   198.379    cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                195.010    

Slack (MET) :             195.010ns  (required time - arrival time)
  Source:                 cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.828ns (19.692%)  route 3.377ns (80.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.704    -0.836    clk5mhz
    SLICE_X7Y75          FDRE                                         r  cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  cnt1_reg[4]/Q
                         net (fo=4, routed)           1.112     0.732    cnt1_reg[4]
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     0.856 r  cnt1[0]_i_11/O
                         net (fo=1, routed)           0.833     1.689    cnt1[0]_i_11_n_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.813 r  cnt1[0]_i_4/O
                         net (fo=1, routed)           0.590     2.403    cnt1[0]_i_4_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I4_O)        0.124     2.527 r  cnt1[0]_i_1/O
                         net (fo=23, routed)          0.842     3.369    cnt1[0]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.586   198.566    clk5mhz
    SLICE_X7Y74          FDRE                                         r  cnt1_reg[3]/C
                         clock pessimism              0.559   199.125    
                         clock uncertainty           -0.318   198.808    
    SLICE_X7Y74          FDRE (Setup_fdre_C_R)       -0.429   198.379    cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                        198.379    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                195.010    

Slack (MET) :             195.074ns  (required time - arrival time)
  Source:                 cnt3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt3_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.923%)  route 3.328ns (80.077%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.712    -0.828    clk5mhz
    SLICE_X1Y79          FDRE                                         r  cnt3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  cnt3_reg[14]/Q
                         net (fo=3, routed)           0.455     0.083    cnt3_reg[14]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.207 r  cnt3[0]_i_10/O
                         net (fo=1, routed)           0.969     1.177    cnt3[0]_i_10_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.301 r  cnt3[0]_i_3/O
                         net (fo=1, routed)           0.654     1.954    cnt3[0]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.078 r  cnt3[0]_i_1/O
                         net (fo=22, routed)          1.250     3.328    clear
    SLICE_X1Y80          FDRE                                         r  cnt3_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.594   198.574    clk5mhz
    SLICE_X1Y80          FDRE                                         r  cnt3_reg[16]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429   198.403    cnt3_reg[16]
  -------------------------------------------------------------------
                         required time                        198.403    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                195.074    

Slack (MET) :             195.074ns  (required time - arrival time)
  Source:                 cnt3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt3_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.923%)  route 3.328ns (80.077%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.712    -0.828    clk5mhz
    SLICE_X1Y79          FDRE                                         r  cnt3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  cnt3_reg[14]/Q
                         net (fo=3, routed)           0.455     0.083    cnt3_reg[14]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.207 r  cnt3[0]_i_10/O
                         net (fo=1, routed)           0.969     1.177    cnt3[0]_i_10_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.301 r  cnt3[0]_i_3/O
                         net (fo=1, routed)           0.654     1.954    cnt3[0]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.078 r  cnt3[0]_i_1/O
                         net (fo=22, routed)          1.250     3.328    clear
    SLICE_X1Y80          FDRE                                         r  cnt3_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.594   198.574    clk5mhz
    SLICE_X1Y80          FDRE                                         r  cnt3_reg[17]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429   198.403    cnt3_reg[17]
  -------------------------------------------------------------------
                         required time                        198.403    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                195.074    

Slack (MET) :             195.074ns  (required time - arrival time)
  Source:                 cnt3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt3_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.923%)  route 3.328ns (80.077%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.712    -0.828    clk5mhz
    SLICE_X1Y79          FDRE                                         r  cnt3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  cnt3_reg[14]/Q
                         net (fo=3, routed)           0.455     0.083    cnt3_reg[14]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.207 r  cnt3[0]_i_10/O
                         net (fo=1, routed)           0.969     1.177    cnt3[0]_i_10_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.301 r  cnt3[0]_i_3/O
                         net (fo=1, routed)           0.654     1.954    cnt3[0]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.078 r  cnt3[0]_i_1/O
                         net (fo=22, routed)          1.250     3.328    clear
    SLICE_X1Y80          FDRE                                         r  cnt3_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.594   198.574    clk5mhz
    SLICE_X1Y80          FDRE                                         r  cnt3_reg[18]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429   198.403    cnt3_reg[18]
  -------------------------------------------------------------------
                         required time                        198.403    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                195.074    

Slack (MET) :             195.074ns  (required time - arrival time)
  Source:                 cnt3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt3_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.923%)  route 3.328ns (80.077%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.712    -0.828    clk5mhz
    SLICE_X1Y79          FDRE                                         r  cnt3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  cnt3_reg[14]/Q
                         net (fo=3, routed)           0.455     0.083    cnt3_reg[14]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.207 r  cnt3[0]_i_10/O
                         net (fo=1, routed)           0.969     1.177    cnt3[0]_i_10_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.301 r  cnt3[0]_i_3/O
                         net (fo=1, routed)           0.654     1.954    cnt3[0]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.078 r  cnt3[0]_i_1/O
                         net (fo=22, routed)          1.250     3.328    clear
    SLICE_X1Y80          FDRE                                         r  cnt3_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          1.594   198.574    clk5mhz
    SLICE_X1Y80          FDRE                                         r  cnt3_reg[19]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429   198.403    cnt3_reg[19]
  -------------------------------------------------------------------
                         required time                        198.403    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                195.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.252ns (76.564%)  route 0.077ns (23.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.590    -0.574    clk5mhz
    SLICE_X7Y74          FDRE                                         r  cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  cnt1_reg[2]/Q
                         net (fo=3, routed)           0.077    -0.356    cnt1_reg[2]
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.245 r  cnt2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.245    p_1_in[2]
    SLICE_X6Y74          FDRE                                         r  cnt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.858    -0.815    clk5mhz
    SLICE_X6Y74          FDRE                                         r  cnt2_reg[2]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.134    -0.427    cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cnt1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.252ns (76.549%)  route 0.077ns (23.451%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.590    -0.574    clk5mhz
    SLICE_X7Y75          FDRE                                         r  cnt1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  cnt1_reg[6]/Q
                         net (fo=4, routed)           0.077    -0.356    cnt1_reg[6]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.245 r  cnt2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.245    p_1_in[6]
    SLICE_X6Y75          FDRE                                         r  cnt2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.858    -0.815    clk5mhz
    SLICE_X6Y75          FDRE                                         r  cnt2_reg[6]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.134    -0.427    cnt2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cnt1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.252ns (73.842%)  route 0.089ns (26.158%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.591    -0.573    clk5mhz
    SLICE_X7Y76          FDRE                                         r  cnt1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cnt1_reg[10]/Q
                         net (fo=4, routed)           0.089    -0.343    cnt1_reg[10]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.232 r  cnt2_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.232    p_1_in[10]
    SLICE_X6Y76          FDRE                                         r  cnt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.859    -0.814    clk5mhz
    SLICE_X6Y76          FDRE                                         r  cnt2_reg[10]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.134    -0.426    cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.250ns (62.861%)  route 0.148ns (37.139%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.590    -0.574    clk5mhz
    SLICE_X7Y75          FDRE                                         r  cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  cnt1_reg[4]/Q
                         net (fo=4, routed)           0.148    -0.286    cnt1_reg[4]
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.177 r  cnt2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    p_1_in[4]
    SLICE_X6Y74          FDRE                                         r  cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.858    -0.815    clk5mhz
    SLICE_X6Y74          FDRE                                         r  cnt2_reg[4]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.134    -0.406    cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 cnt1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.250ns (65.758%)  route 0.130ns (34.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.591    -0.573    clk5mhz
    SLICE_X7Y76          FDRE                                         r  cnt1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cnt1_reg[8]/Q
                         net (fo=4, routed)           0.130    -0.302    cnt1_reg[8]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.193 r  cnt2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    p_1_in[8]
    SLICE_X6Y75          FDRE                                         r  cnt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.858    -0.815    clk5mhz
    SLICE_X6Y75          FDRE                                         r  cnt2_reg[8]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.134    -0.427    cnt2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cnt1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.250ns (65.369%)  route 0.132ns (34.631%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.593    -0.571    clk5mhz
    SLICE_X7Y77          FDRE                                         r  cnt1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  cnt1_reg[12]/Q
                         net (fo=4, routed)           0.132    -0.298    cnt1_reg[12]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.189 r  cnt2_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.189    p_1_in[12]
    SLICE_X6Y76          FDRE                                         r  cnt2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.859    -0.814    clk5mhz
    SLICE_X6Y76          FDRE                                         r  cnt2_reg[12]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.134    -0.426    cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 cnt1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.251ns (64.417%)  route 0.139ns (35.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.591    -0.573    clk5mhz
    SLICE_X7Y76          FDRE                                         r  cnt1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cnt1_reg[11]/Q
                         net (fo=4, routed)           0.139    -0.294    cnt1_reg[11]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  cnt2_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.184    p_1_in[11]
    SLICE_X6Y76          FDRE                                         r  cnt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.859    -0.814    clk5mhz
    SLICE_X6Y76          FDRE                                         r  cnt2_reg[11]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.134    -0.426    cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.251ns (64.406%)  route 0.139ns (35.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.590    -0.574    clk5mhz
    SLICE_X7Y74          FDRE                                         r  cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  cnt1_reg[3]/Q
                         net (fo=3, routed)           0.139    -0.295    cnt1_reg[3]
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.185 r  cnt2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    p_1_in[3]
    SLICE_X6Y74          FDRE                                         r  cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.858    -0.815    clk5mhz
    SLICE_X6Y74          FDRE                                         r  cnt2_reg[3]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.134    -0.427    cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 cnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.251ns (64.406%)  route 0.139ns (35.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.590    -0.574    clk5mhz
    SLICE_X7Y75          FDRE                                         r  cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  cnt1_reg[7]/Q
                         net (fo=4, routed)           0.139    -0.295    cnt1_reg[7]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.185 r  cnt2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    p_1_in[7]
    SLICE_X6Y75          FDRE                                         r  cnt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.858    -0.815    clk5mhz
    SLICE_X6Y75          FDRE                                         r  cnt2_reg[7]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.134    -0.427    cnt2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cnt3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.596    -0.568    clk5mhz
    SLICE_X1Y80          FDRE                                         r  cnt3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cnt3_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.309    cnt3_reg[19]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  cnt3_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    cnt3_reg[16]_i_1_n_4
    SLICE_X1Y80          FDRE                                         r  cnt3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=58, routed)          0.867    -0.806    clk5mhz
    SLICE_X1Y80          FDRE                                         r  cnt3_reg[19]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105    -0.463    cnt3_reg[19]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { DUT1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   DUT1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y74      cnt1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y76      cnt1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y76      cnt1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y77      cnt1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y77      cnt1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y77      cnt1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y77      cnt1_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y78      cnt1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y74      cnt1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y77      cnt1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y77      cnt1_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y77      cnt1_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y77      cnt1_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y77      cnt1_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y77      cnt1_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y77      cnt1_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y77      cnt1_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y78      cnt1_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y74      cnt1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cnt1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cnt1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cnt1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cnt1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y78      cnt1_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y78      cnt1_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y78      cnt1_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y78      cnt1_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y78      cnt1_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DUT1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   DUT1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBOUT



